#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sun Dec 12 11:10:43 2021
# Process ID: 10568
# Current directory: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15984 C:\Users\yorbe\Documents\School\3_Basis_Digitale_Elektronica_2\Opdracht4\Bresenham\Bresenham.xpr
# Log file: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/vivado.log
# Journal file: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham'
INFO: [Project 1-313] Project file moved from 'C:/Users/yorbe/Documents/Folders/School/3_Digitale_Elektronica_2/Opdracht4/Bresenham' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/yorbe/AppData/Roaming/Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store' instead.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.gen/sources_1', nor could it be found using path 'C:/Users/yorbe/Documents/Folders/School/3_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.473 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/new
close [ open C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/new/TB.vhd w ]
add_files C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/new/TB.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/new/TB.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/new/TB.vhd
file mkdir C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd w ]
add_files -fileset sim_1 C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/VGAPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/BresenhamPackage.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/Bresenham.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bresenham'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <0> is out of range [1:2147483647] of array <string> [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd:53]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1247.473 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.vgapackage
Compiling package xil_defaultlib.components
Compiling package xil_defaultlib.bresenhampackage
Compiling architecture rtl of entity xil_defaultlib.Bresenham [bresenham_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec 12 12:09:12 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 86.148 ; gain = 4.488
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 12 12:09:12 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Warning: File TestBresenham.txt could not be opened
on HDL file C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd line 49
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: File TestBresenham.txt is not open. Cannot call endfile on it
Time: 45 ns  Iteration: 0  Process: /TB/pMain
  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd

HDL Line: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd:62
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1247.473 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 10 elements, right array has 9 elements
Time: 45 ns  Iteration: 0  Process: /TB/pMain
  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd

HDL Line: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/VGAPackage.vhd:38
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 10 elements, right array has 9 elements
Time: 45 ns  Iteration: 0  Process: /TB/pMain
  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd

HDL Line: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/VGAPackage.vhd:38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 10 elements, right array has 9 elements
Time: 45 ns  Iteration: 0  Process: /TB/pMain
  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd

HDL Line: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/VGAPackage.vhd:38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 10 elements, right array has 9 elements
Time: 45 ns  Iteration: 0  Process: /TB/pMain
  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd

HDL Line: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sources_1/imports/imports/VGAPackage.vhd:38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1247.473 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.vgapackage
Compiling package xil_defaultlib.components
Compiling package xil_defaultlib.bresenhampackage
Compiling architecture rtl of entity xil_defaultlib.Bresenham [bresenham_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Error: X_Value 0000000000 does not match expected value 1111111111
Time: 45 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 111111111
Time: 45 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
Warning: Error: X_Value 0000000000 does not match expected value 0100101100
Time: 10025 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011001000
Time: 10025 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100101100
Time: 10055 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011001000
Time: 10055 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100101101
Time: 10085 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011001000
Time: 10085 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100101110
Time: 10115 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000111
Time: 10115 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100101111
Time: 10145 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000111
Time: 10145 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110000
Time: 10175 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000110
Time: 10175 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110001
Time: 10205 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000110
Time: 10205 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110010
Time: 10235 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000101
Time: 10235 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110011
Time: 10265 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000101
Time: 10265 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110100
Time: 10295 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000100
Time: 10295 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110101
Time: 10325 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000100
Time: 10325 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110110
Time: 10355 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000011
Time: 10355 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100110111
Time: 10385 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000011
Time: 10385 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111000
Time: 10415 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000010
Time: 10415 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111001
Time: 10445 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000010
Time: 10445 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111010
Time: 10475 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000001
Time: 10475 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111011
Time: 10505 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000001
Time: 10505 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111100
Time: 10535 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000000
Time: 10535 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111101
Time: 10565 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 011000000
Time: 10565 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111110
Time: 10595 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111111
Time: 10595 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0100111111
Time: 10625 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111111
Time: 10625 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000000
Time: 10655 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111110
Time: 10655 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000001
Time: 10685 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111110
Time: 10685 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000010
Time: 10715 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111101
Time: 10715 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000011
Time: 10745 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111101
Time: 10745 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000100
Time: 10775 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111100
Time: 10775 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000101
Time: 10805 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111100
Time: 10805 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000110
Time: 10835 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111011
Time: 10835 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101000111
Time: 10865 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111011
Time: 10865 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101001000
Time: 10895 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111010
Time: 10895 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101001001
Time: 10925 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111010
Time: 10925 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101001010
Time: 10955 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111001
Time: 10955 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101001011
Time: 10985 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111001
Time: 10985 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0000000000 does not match expected value 0101001100
Time: 11015 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 010111000
Time: 11015 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1247.473 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 10 elements ; expected 9 [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd:19]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.473 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 9 elements ; expected 10 [C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1247.473 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.vgapackage
Compiling package xil_defaultlib.components
Compiling package xil_defaultlib.bresenhampackage
Compiling architecture rtl of entity xil_defaultlib.Bresenham [bresenham_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Error: X_Value 0000000000 does not match expected value 1111111111
Time: 45 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 111111111
Time: 45 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100101101 does not match expected value 0100101100
Time: 65 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001001 does not match expected value 011001000
Time: 65 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100101110 does not match expected value 0100101101
Time: 75 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001001 does not match expected value 011001000
Time: 75 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100101111 does not match expected value 0100101110
Time: 85 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001010 does not match expected value 011000111
Time: 85 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110000 does not match expected value 0100101111
Time: 95 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001010 does not match expected value 011000111
Time: 95 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110001 does not match expected value 0100110000
Time: 105 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001011 does not match expected value 011000110
Time: 105 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110010 does not match expected value 0100110001
Time: 115 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001011 does not match expected value 011000110
Time: 115 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110011 does not match expected value 0100110010
Time: 125 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001100 does not match expected value 011000101
Time: 125 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110100 does not match expected value 0100110011
Time: 135 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001100 does not match expected value 011000101
Time: 135 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110101 does not match expected value 0100110100
Time: 145 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001101 does not match expected value 011000100
Time: 145 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110110 does not match expected value 0100110101
Time: 155 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001101 does not match expected value 011000100
Time: 155 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110111 does not match expected value 0100110110
Time: 165 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001110 does not match expected value 011000011
Time: 165 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111000 does not match expected value 0100110111
Time: 175 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001110 does not match expected value 011000011
Time: 175 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111001 does not match expected value 0100111000
Time: 185 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001111 does not match expected value 011000010
Time: 185 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111010 does not match expected value 0100111001
Time: 195 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001111 does not match expected value 011000010
Time: 195 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111011 does not match expected value 0100111010
Time: 205 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010000 does not match expected value 011000001
Time: 205 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111100 does not match expected value 0100111011
Time: 215 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010000 does not match expected value 011000001
Time: 215 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111101 does not match expected value 0100111100
Time: 225 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010001 does not match expected value 011000000
Time: 225 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111110 does not match expected value 0100111101
Time: 235 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010001 does not match expected value 011000000
Time: 235 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111111 does not match expected value 0100111110
Time: 245 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010010 does not match expected value 010111111
Time: 245 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000000 does not match expected value 0100111111
Time: 255 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010010 does not match expected value 010111111
Time: 255 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000001 does not match expected value 0101000000
Time: 265 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010011 does not match expected value 010111110
Time: 265 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000010 does not match expected value 0101000001
Time: 275 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010011 does not match expected value 010111110
Time: 275 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000011 does not match expected value 0101000010
Time: 285 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010100 does not match expected value 010111101
Time: 285 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000100 does not match expected value 0101000011
Time: 295 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010100 does not match expected value 010111101
Time: 295 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000101 does not match expected value 0101000100
Time: 305 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010101 does not match expected value 010111100
Time: 305 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000110 does not match expected value 0101000101
Time: 315 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010101 does not match expected value 010111100
Time: 315 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000111 does not match expected value 0101000110
Time: 325 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010110 does not match expected value 010111011
Time: 325 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001000 does not match expected value 0101000111
Time: 335 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010110 does not match expected value 010111011
Time: 335 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001001 does not match expected value 0101001000
Time: 345 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010111 does not match expected value 010111010
Time: 345 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001010 does not match expected value 0101001001
Time: 355 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010111 does not match expected value 010111010
Time: 355 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001011 does not match expected value 0101001010
Time: 365 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011000 does not match expected value 010111001
Time: 365 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001100 does not match expected value 0101001011
Time: 375 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011000 does not match expected value 010111001
Time: 375 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001101 does not match expected value 0101001100
Time: 385 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011001 does not match expected value 010111000
Time: 385 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001110 does not match expected value 0101001101
Time: 395 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011001 does not match expected value 010111000
Time: 395 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001111 does not match expected value 0101001110
Time: 405 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011010 does not match expected value 010110111
Time: 405 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010000 does not match expected value 0101001111
Time: 415 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011010 does not match expected value 010110111
Time: 415 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010001 does not match expected value 0101010000
Time: 425 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011011 does not match expected value 010110110
Time: 425 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010010 does not match expected value 0101010001
Time: 435 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011011 does not match expected value 010110110
Time: 435 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010011 does not match expected value 0101010010
Time: 445 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011100 does not match expected value 010110101
Time: 445 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010100 does not match expected value 0101010011
Time: 455 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011100 does not match expected value 010110101
Time: 455 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010101 does not match expected value 0101010100
Time: 465 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011101 does not match expected value 010110100
Time: 465 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010110 does not match expected value 0101010101
Time: 475 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011101 does not match expected value 010110100
Time: 475 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010111 does not match expected value 0101010110
Time: 485 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011110 does not match expected value 010110011
Time: 485 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011000 does not match expected value 0101010111
Time: 495 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011110 does not match expected value 010110011
Time: 495 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011001 does not match expected value 0101011000
Time: 505 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011111 does not match expected value 010110010
Time: 505 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011010 does not match expected value 0101011001
Time: 515 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011111 does not match expected value 010110010
Time: 515 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011011 does not match expected value 0101011010
Time: 525 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100000 does not match expected value 010110001
Time: 525 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011100 does not match expected value 0101011011
Time: 535 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100000 does not match expected value 010110001
Time: 535 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011101 does not match expected value 0101011100
Time: 545 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100001 does not match expected value 010110000
Time: 545 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011110 does not match expected value 0101011101
Time: 555 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100001 does not match expected value 010110000
Time: 555 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011111 does not match expected value 0101011110
Time: 565 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100010 does not match expected value 010101111
Time: 565 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100000 does not match expected value 0101011111
Time: 575 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100010 does not match expected value 010101111
Time: 575 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100001 does not match expected value 0101100000
Time: 585 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100011 does not match expected value 010101110
Time: 585 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100010 does not match expected value 0101100001
Time: 595 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100011 does not match expected value 010101110
Time: 595 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100011 does not match expected value 0101100010
Time: 605 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100100 does not match expected value 010101101
Time: 605 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100100 does not match expected value 0101100011
Time: 615 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100100 does not match expected value 010101101
Time: 615 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100101 does not match expected value 0101100100
Time: 625 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100101 does not match expected value 010101100
Time: 625 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100110 does not match expected value 0101100101
Time: 635 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100101 does not match expected value 010101100
Time: 635 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100111 does not match expected value 0101100110
Time: 645 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100110 does not match expected value 010101011
Time: 645 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101000 does not match expected value 0101100111
Time: 655 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100110 does not match expected value 010101011
Time: 655 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101001 does not match expected value 0101101000
Time: 665 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100111 does not match expected value 010101010
Time: 665 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101010 does not match expected value 0101101001
Time: 675 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100111 does not match expected value 010101010
Time: 675 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101011 does not match expected value 0101101010
Time: 685 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101000 does not match expected value 010101001
Time: 685 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101100 does not match expected value 0101101011
Time: 695 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101000 does not match expected value 010101001
Time: 695 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101101 does not match expected value 0101101100
Time: 705 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101001 does not match expected value 010101000
Time: 705 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101110 does not match expected value 0101101101
Time: 715 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101001 does not match expected value 010101000
Time: 715 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101111 does not match expected value 0101101110
Time: 725 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101010 does not match expected value 010100111
Time: 725 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110000 does not match expected value 0101101111
Time: 735 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101010 does not match expected value 010100111
Time: 735 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110001 does not match expected value 0101110000
Time: 745 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101011 does not match expected value 010100110
Time: 745 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110010 does not match expected value 0101110001
Time: 755 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101011 does not match expected value 010100110
Time: 755 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110011 does not match expected value 0101110010
Time: 765 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101100 does not match expected value 010100101
Time: 765 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110100 does not match expected value 0101110011
Time: 775 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101100 does not match expected value 010100101
Time: 775 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110101 does not match expected value 0101110100
Time: 785 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101101 does not match expected value 010100100
Time: 785 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110110 does not match expected value 0101110101
Time: 795 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101101 does not match expected value 010100100
Time: 795 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110111 does not match expected value 0101110110
Time: 805 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101110 does not match expected value 010100011
Time: 805 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111000 does not match expected value 0101110111
Time: 815 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101110 does not match expected value 010100011
Time: 815 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111001 does not match expected value 0101111000
Time: 825 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101111 does not match expected value 010100010
Time: 825 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111010 does not match expected value 0101111001
Time: 835 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101111 does not match expected value 010100010
Time: 835 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111011 does not match expected value 0101111010
Time: 845 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110000 does not match expected value 010100001
Time: 845 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111100 does not match expected value 0101111011
Time: 855 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110000 does not match expected value 010100001
Time: 855 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111101 does not match expected value 0101111100
Time: 865 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110001 does not match expected value 010100000
Time: 865 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111110 does not match expected value 0101111101
Time: 875 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110001 does not match expected value 010100000
Time: 875 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111111 does not match expected value 0101111110
Time: 885 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110010 does not match expected value 010011111
Time: 885 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000000 does not match expected value 0101111111
Time: 895 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110010 does not match expected value 010011111
Time: 895 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000001 does not match expected value 0110000000
Time: 905 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110011 does not match expected value 010011110
Time: 905 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000010 does not match expected value 0110000001
Time: 915 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110011 does not match expected value 010011110
Time: 915 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000011 does not match expected value 0110000010
Time: 925 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110100 does not match expected value 010011101
Time: 925 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000100 does not match expected value 0110000011
Time: 935 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110100 does not match expected value 010011101
Time: 935 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000101 does not match expected value 0110000100
Time: 945 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110101 does not match expected value 010011100
Time: 945 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000110 does not match expected value 0110000101
Time: 955 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110101 does not match expected value 010011100
Time: 955 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000111 does not match expected value 0110000110
Time: 965 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110110 does not match expected value 010011011
Time: 965 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001000 does not match expected value 0110000111
Time: 975 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110110 does not match expected value 010011011
Time: 975 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001001 does not match expected value 0110001000
Time: 985 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110111 does not match expected value 010011010
Time: 985 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001010 does not match expected value 0110001001
Time: 995 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110111 does not match expected value 010011010
Time: 995 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
Warning: Error: X_Value 0110001011 does not match expected value 0110001010
Time: 1005 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111000 does not match expected value 010011001
Time: 1005 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001100 does not match expected value 0110001011
Time: 1015 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111000 does not match expected value 010011001
Time: 1015 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001101 does not match expected value 0110001100
Time: 1025 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111001 does not match expected value 010011000
Time: 1025 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001110 does not match expected value 0110001101
Time: 1035 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111001 does not match expected value 010011000
Time: 1035 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001111 does not match expected value 0110001110
Time: 1045 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111010 does not match expected value 010010111
Time: 1045 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110010000 does not match expected value 0110001111
Time: 1055 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111010 does not match expected value 010010111
Time: 1055 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Failure: End of simulation. Not an error.
Time: 1065 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
$finish called at time : 1065 ns : File "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" Line 105
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
"xelab -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log"
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto eca2c867e5734e3ea1946c274f00b91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Error: X_Value 0000000000 does not match expected value 1111111111
Time: 45 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 000000000 does not match expected value 111111111
Time: 45 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100101101 does not match expected value 0100101100
Time: 65 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001001 does not match expected value 011001000
Time: 65 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100101110 does not match expected value 0100101101
Time: 75 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001001 does not match expected value 011001000
Time: 75 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100101111 does not match expected value 0100101110
Time: 85 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001010 does not match expected value 011000111
Time: 85 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110000 does not match expected value 0100101111
Time: 95 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001010 does not match expected value 011000111
Time: 95 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110001 does not match expected value 0100110000
Time: 105 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001011 does not match expected value 011000110
Time: 105 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110010 does not match expected value 0100110001
Time: 115 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001011 does not match expected value 011000110
Time: 115 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110011 does not match expected value 0100110010
Time: 125 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001100 does not match expected value 011000101
Time: 125 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110100 does not match expected value 0100110011
Time: 135 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001100 does not match expected value 011000101
Time: 135 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110101 does not match expected value 0100110100
Time: 145 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001101 does not match expected value 011000100
Time: 145 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110110 does not match expected value 0100110101
Time: 155 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001101 does not match expected value 011000100
Time: 155 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100110111 does not match expected value 0100110110
Time: 165 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001110 does not match expected value 011000011
Time: 165 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111000 does not match expected value 0100110111
Time: 175 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001110 does not match expected value 011000011
Time: 175 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111001 does not match expected value 0100111000
Time: 185 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001111 does not match expected value 011000010
Time: 185 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111010 does not match expected value 0100111001
Time: 195 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011001111 does not match expected value 011000010
Time: 195 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111011 does not match expected value 0100111010
Time: 205 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010000 does not match expected value 011000001
Time: 205 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111100 does not match expected value 0100111011
Time: 215 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010000 does not match expected value 011000001
Time: 215 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111101 does not match expected value 0100111100
Time: 225 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010001 does not match expected value 011000000
Time: 225 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111110 does not match expected value 0100111101
Time: 235 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010001 does not match expected value 011000000
Time: 235 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0100111111 does not match expected value 0100111110
Time: 245 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010010 does not match expected value 010111111
Time: 245 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000000 does not match expected value 0100111111
Time: 255 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010010 does not match expected value 010111111
Time: 255 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000001 does not match expected value 0101000000
Time: 265 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010011 does not match expected value 010111110
Time: 265 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000010 does not match expected value 0101000001
Time: 275 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010011 does not match expected value 010111110
Time: 275 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000011 does not match expected value 0101000010
Time: 285 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010100 does not match expected value 010111101
Time: 285 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000100 does not match expected value 0101000011
Time: 295 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010100 does not match expected value 010111101
Time: 295 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000101 does not match expected value 0101000100
Time: 305 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010101 does not match expected value 010111100
Time: 305 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000110 does not match expected value 0101000101
Time: 315 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010101 does not match expected value 010111100
Time: 315 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101000111 does not match expected value 0101000110
Time: 325 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010110 does not match expected value 010111011
Time: 325 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001000 does not match expected value 0101000111
Time: 335 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010110 does not match expected value 010111011
Time: 335 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001001 does not match expected value 0101001000
Time: 345 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010111 does not match expected value 010111010
Time: 345 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001010 does not match expected value 0101001001
Time: 355 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011010111 does not match expected value 010111010
Time: 355 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001011 does not match expected value 0101001010
Time: 365 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011000 does not match expected value 010111001
Time: 365 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001100 does not match expected value 0101001011
Time: 375 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011000 does not match expected value 010111001
Time: 375 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001101 does not match expected value 0101001100
Time: 385 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011001 does not match expected value 010111000
Time: 385 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001110 does not match expected value 0101001101
Time: 395 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011001 does not match expected value 010111000
Time: 395 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101001111 does not match expected value 0101001110
Time: 405 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011010 does not match expected value 010110111
Time: 405 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010000 does not match expected value 0101001111
Time: 415 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011010 does not match expected value 010110111
Time: 415 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010001 does not match expected value 0101010000
Time: 425 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011011 does not match expected value 010110110
Time: 425 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010010 does not match expected value 0101010001
Time: 435 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011011 does not match expected value 010110110
Time: 435 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010011 does not match expected value 0101010010
Time: 445 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011100 does not match expected value 010110101
Time: 445 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010100 does not match expected value 0101010011
Time: 455 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011100 does not match expected value 010110101
Time: 455 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010101 does not match expected value 0101010100
Time: 465 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011101 does not match expected value 010110100
Time: 465 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010110 does not match expected value 0101010101
Time: 475 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011101 does not match expected value 010110100
Time: 475 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101010111 does not match expected value 0101010110
Time: 485 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011110 does not match expected value 010110011
Time: 485 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011000 does not match expected value 0101010111
Time: 495 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011110 does not match expected value 010110011
Time: 495 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011001 does not match expected value 0101011000
Time: 505 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011111 does not match expected value 010110010
Time: 505 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011010 does not match expected value 0101011001
Time: 515 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011011111 does not match expected value 010110010
Time: 515 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011011 does not match expected value 0101011010
Time: 525 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100000 does not match expected value 010110001
Time: 525 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011100 does not match expected value 0101011011
Time: 535 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100000 does not match expected value 010110001
Time: 535 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011101 does not match expected value 0101011100
Time: 545 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100001 does not match expected value 010110000
Time: 545 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011110 does not match expected value 0101011101
Time: 555 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100001 does not match expected value 010110000
Time: 555 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101011111 does not match expected value 0101011110
Time: 565 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100010 does not match expected value 010101111
Time: 565 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100000 does not match expected value 0101011111
Time: 575 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100010 does not match expected value 010101111
Time: 575 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100001 does not match expected value 0101100000
Time: 585 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100011 does not match expected value 010101110
Time: 585 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100010 does not match expected value 0101100001
Time: 595 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100011 does not match expected value 010101110
Time: 595 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100011 does not match expected value 0101100010
Time: 605 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100100 does not match expected value 010101101
Time: 605 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100100 does not match expected value 0101100011
Time: 615 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100100 does not match expected value 010101101
Time: 615 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100101 does not match expected value 0101100100
Time: 625 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100101 does not match expected value 010101100
Time: 625 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100110 does not match expected value 0101100101
Time: 635 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100101 does not match expected value 010101100
Time: 635 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101100111 does not match expected value 0101100110
Time: 645 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100110 does not match expected value 010101011
Time: 645 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101000 does not match expected value 0101100111
Time: 655 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100110 does not match expected value 010101011
Time: 655 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101001 does not match expected value 0101101000
Time: 665 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100111 does not match expected value 010101010
Time: 665 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101010 does not match expected value 0101101001
Time: 675 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011100111 does not match expected value 010101010
Time: 675 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101011 does not match expected value 0101101010
Time: 685 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101000 does not match expected value 010101001
Time: 685 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101100 does not match expected value 0101101011
Time: 695 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101000 does not match expected value 010101001
Time: 695 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101101 does not match expected value 0101101100
Time: 705 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101001 does not match expected value 010101000
Time: 705 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101110 does not match expected value 0101101101
Time: 715 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101001 does not match expected value 010101000
Time: 715 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101101111 does not match expected value 0101101110
Time: 725 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101010 does not match expected value 010100111
Time: 725 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110000 does not match expected value 0101101111
Time: 735 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101010 does not match expected value 010100111
Time: 735 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110001 does not match expected value 0101110000
Time: 745 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101011 does not match expected value 010100110
Time: 745 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110010 does not match expected value 0101110001
Time: 755 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101011 does not match expected value 010100110
Time: 755 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110011 does not match expected value 0101110010
Time: 765 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101100 does not match expected value 010100101
Time: 765 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110100 does not match expected value 0101110011
Time: 775 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101100 does not match expected value 010100101
Time: 775 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110101 does not match expected value 0101110100
Time: 785 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101101 does not match expected value 010100100
Time: 785 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110110 does not match expected value 0101110101
Time: 795 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101101 does not match expected value 010100100
Time: 795 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101110111 does not match expected value 0101110110
Time: 805 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101110 does not match expected value 010100011
Time: 805 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111000 does not match expected value 0101110111
Time: 815 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101110 does not match expected value 010100011
Time: 815 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111001 does not match expected value 0101111000
Time: 825 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101111 does not match expected value 010100010
Time: 825 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111010 does not match expected value 0101111001
Time: 835 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011101111 does not match expected value 010100010
Time: 835 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111011 does not match expected value 0101111010
Time: 845 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110000 does not match expected value 010100001
Time: 845 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111100 does not match expected value 0101111011
Time: 855 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110000 does not match expected value 010100001
Time: 855 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111101 does not match expected value 0101111100
Time: 865 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110001 does not match expected value 010100000
Time: 865 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111110 does not match expected value 0101111101
Time: 875 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110001 does not match expected value 010100000
Time: 875 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0101111111 does not match expected value 0101111110
Time: 885 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110010 does not match expected value 010011111
Time: 885 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000000 does not match expected value 0101111111
Time: 895 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110010 does not match expected value 010011111
Time: 895 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000001 does not match expected value 0110000000
Time: 905 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110011 does not match expected value 010011110
Time: 905 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000010 does not match expected value 0110000001
Time: 915 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110011 does not match expected value 010011110
Time: 915 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000011 does not match expected value 0110000010
Time: 925 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110100 does not match expected value 010011101
Time: 925 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000100 does not match expected value 0110000011
Time: 935 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110100 does not match expected value 010011101
Time: 935 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000101 does not match expected value 0110000100
Time: 945 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110101 does not match expected value 010011100
Time: 945 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000110 does not match expected value 0110000101
Time: 955 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110101 does not match expected value 010011100
Time: 955 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110000111 does not match expected value 0110000110
Time: 965 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110110 does not match expected value 010011011
Time: 965 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001000 does not match expected value 0110000111
Time: 975 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110110 does not match expected value 010011011
Time: 975 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001001 does not match expected value 0110001000
Time: 985 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110111 does not match expected value 010011010
Time: 985 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001010 does not match expected value 0110001001
Time: 995 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011110111 does not match expected value 010011010
Time: 995 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1247.473 ; gain = 0.000
run all
Warning: Error: X_Value 0110001011 does not match expected value 0110001010
Time: 1005 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111000 does not match expected value 010011001
Time: 1005 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001100 does not match expected value 0110001011
Time: 1015 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111000 does not match expected value 010011001
Time: 1015 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001101 does not match expected value 0110001100
Time: 1025 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111001 does not match expected value 010011000
Time: 1025 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001110 does not match expected value 0110001101
Time: 1035 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111001 does not match expected value 010011000
Time: 1035 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110001111 does not match expected value 0110001110
Time: 1045 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111010 does not match expected value 010010111
Time: 1045 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: X_Value 0110010000 does not match expected value 0110001111
Time: 1055 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Warning: Error: Y_Value 011111010 does not match expected value 010010111
Time: 1055 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
Failure: End of simulation. Not an error.
Time: 1065 ns  Iteration: 0  Process: /TB/pMain  File: C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd
$finish called at time : 1065 ns : File "C:/Users/yorbe/Documents/School/3_Basis_Digitale_Elektronica_2/Opdracht4/Bresenham/Bresenham.srcs/sim_1/new/TB.vhd" Line 105
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.473 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 12:40:07 2021...
