verilog xil_defaultlib --include "../../../../System_Project1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../System_Project1.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "../../../../System_Project1.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../System_Project1.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../System_Project1.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../System_Project1.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
