#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PGL22G\PDS_win\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.18363
#Hostname: DESKTOP-UGH54P3
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Nov  4 12:12:00 2022
Compiling architecture definition.
File "D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v(line number: 1)] Empty port in module declaration
Compiling architecture definition.
W: Verilog-2007: [D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v(line number: 3)] Empty port in module declaration
E: Verilog-4072: [D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v(line number: 33)] hdmi_colorbar_top is referenced to undefined module
Compiling architecture definition.
File "D:/desktop/Plan/ZiGuang/source/RZ_Code_tb.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [D:/desktop/Plan/ZiGuang/source/RZ_Code_tb.v(line number: 1)] Empty port in module declaration
E: Verilog-4072: [D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v(line number: 33)] hdmi_colorbar_top is referenced to undefined module
Compiling architecture definition.
Compiling architecture definition.
W: Verilog-2007: [D:/desktop/Plan/ZiGuang/source/tb_hdmi_colorbar_top.v(line number: 3)] Empty port in module declaration
W: Verilog-2007: [D:/desktop/Plan/ZiGuang/source/RZ_Code_tb.v(line number: 4)] Empty port in module declaration
E: Verilog-4042: [D:/desktop/Plan/ZiGuang/source/RZ_Code_tb.v(line number: 27)] Mixed blocking and non-blocking assignments to variable signal_rst_n
Compiling architecture definition.
