// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "03/11/2025 01:19:09"

// 
// Device: Altera 10M08DAF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS_Monociclo (
	clock,
	reset,
	PC_out,
	ALU_out,
	d_mem_out);
input 	clock;
input 	reset;
output 	[31:0] PC_out;
output 	[31:0] ALU_out;
output 	[31:0] d_mem_out;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[0]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[1]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[2]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[3]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[4]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[8]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[10]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[11]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[13]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[14]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[15]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[16]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[17]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[19]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[20]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[22]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[23]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[24]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[25]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[26]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[27]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[28]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[29]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[30]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_out[31]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[2]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[3]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[5]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[6]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[7]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[8]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[9]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[10]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[11]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[12]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[16]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[17]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[18]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[19]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[20]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[22]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[23]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[24]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[25]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[26]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[27]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[28]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[29]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[30]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d_mem_out[31]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \PC_out[16]~output_o ;
wire \PC_out[17]~output_o ;
wire \PC_out[18]~output_o ;
wire \PC_out[19]~output_o ;
wire \PC_out[20]~output_o ;
wire \PC_out[21]~output_o ;
wire \PC_out[22]~output_o ;
wire \PC_out[23]~output_o ;
wire \PC_out[24]~output_o ;
wire \PC_out[25]~output_o ;
wire \PC_out[26]~output_o ;
wire \PC_out[27]~output_o ;
wire \PC_out[28]~output_o ;
wire \PC_out[29]~output_o ;
wire \PC_out[30]~output_o ;
wire \PC_out[31]~output_o ;
wire \ALU_out[0]~output_o ;
wire \ALU_out[1]~output_o ;
wire \ALU_out[2]~output_o ;
wire \ALU_out[3]~output_o ;
wire \ALU_out[4]~output_o ;
wire \ALU_out[5]~output_o ;
wire \ALU_out[6]~output_o ;
wire \ALU_out[7]~output_o ;
wire \ALU_out[8]~output_o ;
wire \ALU_out[9]~output_o ;
wire \ALU_out[10]~output_o ;
wire \ALU_out[11]~output_o ;
wire \ALU_out[12]~output_o ;
wire \ALU_out[13]~output_o ;
wire \ALU_out[14]~output_o ;
wire \ALU_out[15]~output_o ;
wire \ALU_out[16]~output_o ;
wire \ALU_out[17]~output_o ;
wire \ALU_out[18]~output_o ;
wire \ALU_out[19]~output_o ;
wire \ALU_out[20]~output_o ;
wire \ALU_out[21]~output_o ;
wire \ALU_out[22]~output_o ;
wire \ALU_out[23]~output_o ;
wire \ALU_out[24]~output_o ;
wire \ALU_out[25]~output_o ;
wire \ALU_out[26]~output_o ;
wire \ALU_out[27]~output_o ;
wire \ALU_out[28]~output_o ;
wire \ALU_out[29]~output_o ;
wire \ALU_out[30]~output_o ;
wire \ALU_out[31]~output_o ;
wire \d_mem_out[0]~output_o ;
wire \d_mem_out[1]~output_o ;
wire \d_mem_out[2]~output_o ;
wire \d_mem_out[3]~output_o ;
wire \d_mem_out[4]~output_o ;
wire \d_mem_out[5]~output_o ;
wire \d_mem_out[6]~output_o ;
wire \d_mem_out[7]~output_o ;
wire \d_mem_out[8]~output_o ;
wire \d_mem_out[9]~output_o ;
wire \d_mem_out[10]~output_o ;
wire \d_mem_out[11]~output_o ;
wire \d_mem_out[12]~output_o ;
wire \d_mem_out[13]~output_o ;
wire \d_mem_out[14]~output_o ;
wire \d_mem_out[15]~output_o ;
wire \d_mem_out[16]~output_o ;
wire \d_mem_out[17]~output_o ;
wire \d_mem_out[18]~output_o ;
wire \d_mem_out[19]~output_o ;
wire \d_mem_out[20]~output_o ;
wire \d_mem_out[21]~output_o ;
wire \d_mem_out[22]~output_o ;
wire \d_mem_out[23]~output_o ;
wire \d_mem_out[24]~output_o ;
wire \d_mem_out[25]~output_o ;
wire \d_mem_out[26]~output_o ;
wire \d_mem_out[27]~output_o ;
wire \d_mem_out[28]~output_o ;
wire \d_mem_out[29]~output_o ;
wire \d_mem_out[30]~output_o ;
wire \d_mem_out[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \somador_pc4|somador_out[2]~1 ;
wire \somador_pc4|somador_out[3]~2_combout ;
wire \imen|memoria_ROM~27_combout ;
wire \imen|memoria_ROM~23_combout ;
wire \imen|memoria_ROM~24_combout ;
wire \imen|memoria_ROM~25_combout ;
wire \imen|memoria_ROM~26_combout ;
wire \imen|memoria_ROM~28_combout ;
wire \somador_pc4|somador_out[3]~3 ;
wire \somador_pc4|somador_out[4]~4_combout ;
wire \somador_pc4|somador_out[2]~0_combout ;
wire \pc|PC[2]~31 ;
wire \pc|PC[3]~33 ;
wire \pc|PC[4]~34_combout ;
wire \uc|Decoder0~0_combout ;
wire \mux_valor_write_data|saida[14]~39_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \regfile|regs[1][0]~7_combout ;
wire \regfile|regs[1][0]~4_combout ;
wire \regfile|regs[1][0]~3_combout ;
wire \regfile|regs[1][0]~8_combout ;
wire \regfile|regs[1][0]~6_combout ;
wire \regfile|regs[1][0]~9_combout ;
wire \regfile|regs[1][14]~q ;
wire \ula|Mux17~3_combout ;
wire \ula|Mux17~15_combout ;
wire \mux_valor_write_data|saida[12]~38_combout ;
wire \regfile|regs[1][12]~q ;
wire \ula|Mux19~3_combout ;
wire \ula|Mux19~15_combout ;
wire \mux_in_2_ALU|saida[15]~3_combout ;
wire \ula|Mux18~12_combout ;
wire \mux_valor_write_data|saida[8]~36_combout ;
wire \regfile|regs[1][8]~q ;
wire \ula|Mux23~3_combout ;
wire \ula|Mux23~15_combout ;
wire \mux_valor_write_data|saida[11]~37_combout ;
wire \regfile|regs[1][11]~q ;
wire \ula|Mux20~3_combout ;
wire \ula|Mux20~15_combout ;
wire \cabo_and_out~12_combout ;
wire \mux_valor_write_data|saida[1]~29_combout ;
wire \regfile|regs[1][1]~q ;
wire \ula|Mux30~3_combout ;
wire \ula|Mux30~15_combout ;
wire \mux_valor_write_data|saida[0]~28_combout ;
wire \regfile|regs[1][0]~q ;
wire \ula|Mux31~3_combout ;
wire \ula|Mux31~15_combout ;
wire \cabo_and_out~4_combout ;
wire \cabo_and_out~14_combout ;
wire \cabo_and_out~9_combout ;
wire \imen|memoria_ROM~7_combout ;
wire \regfile|ReadData1[0]~0_combout ;
wire \regfile|ReadData1[0]~1_combout ;
wire \mux_valor_write_data|saida[2]~30_combout ;
wire \regfile|regs[1][2]~q ;
wire \mux_in_2_ALU|saida[15]~15_combout ;
wire \uc|WideOr0~3_combout ;
wire \uc|WideOr0~14_combout ;
wire \imen|memoria_ROM~0_combout ;
wire \imen|memoria_ROM~1_combout ;
wire \imen|memoria_ROM~5_combout ;
wire \imen|memoria_ROM~6_combout ;
wire \imen|memoria_ROM~80_combout ;
wire \imen|memoria_ROM~83_combout ;
wire \imen|memoria_ROM~84_combout ;
wire \imen|memoria_ROM~82_combout ;
wire \imen|memoria_ROM~2_combout ;
wire \imen|memoria_ROM~3_combout ;
wire \imen|memoria_ROM~4_combout ;
wire \imen|memoria_ROM~79_combout ;
wire \uc|WideOr0~12_combout ;
wire \imen|memoria_ROM~8_combout ;
wire \imen|memoria_ROM~9_combout ;
wire \imen|memoria_ROM~10_combout ;
wire \imen|memoria_ROM~11_combout ;
wire \imen|memoria_ROM~12_combout ;
wire \imen|memoria_ROM~81_combout ;
wire \uc|WideOr0~13_combout ;
wire \mux_in_2_ALU|saida[2]~12_combout ;
wire \ula_ctrl|Mux3~4_combout ;
wire \ula_ctrl|Mux3~3_combout ;
wire \ula_ctrl|Mux3~10_combout ;
wire \ula_ctrl|Mux3~8_combout ;
wire \imen|memoria_ROM~29_combout ;
wire \imen|memoria_ROM~33_combout ;
wire \imen|memoria_ROM~31_combout ;
wire \imen|memoria_ROM~30_combout ;
wire \imen|memoria_ROM~32_combout ;
wire \imen|memoria_ROM~34_combout ;
wire \ula_ctrl|WideOr7~0_combout ;
wire \ula_ctrl|Mux3~7_combout ;
wire \ula_ctrl|Mux3~9_combout ;
wire \ula|Mux29~0_combout ;
wire \mux_valor_write_data|saida[3]~31_combout ;
wire \regfile|regs[1][3]~q ;
wire \mux_in_2_ALU|saida[3]~13_combout ;
wire \ula|Mux28~0_combout ;
wire \mux_valor_write_data|saida[7]~35_combout ;
wire \regfile|regs[1][7]~q ;
wire \ula|Mux24~3_combout ;
wire \ula|Mux24~15_combout ;
wire \mux_valor_write_data|saida[6]~34_combout ;
wire \regfile|regs[1][6]~q ;
wire \ula|Mux25~3_combout ;
wire \ula|Mux25~15_combout ;
wire \mux_valor_write_data|saida[5]~33_combout ;
wire \regfile|regs[1][5]~q ;
wire \ula|Mux26~9_combout ;
wire \ula|Mux26~10_combout ;
wire \ula|Mux26~8_combout ;
wire \mux_valor_write_data|saida[4]~32_combout ;
wire \regfile|regs[1][4]~q ;
wire \mux_in_2_ALU|saida[4]~14_combout ;
wire \ula|Mux27~0_combout ;
wire \cabo_and_out~10_combout ;
wire \cabo_and_out~11_combout ;
wire \cabo_and_out~13_combout ;
wire \imen|memoria_ROM~39_combout ;
wire \imen|memoria_ROM~35_combout ;
wire \imen|memoria_ROM~36_combout ;
wire \imen|memoria_ROM~37_combout ;
wire \imen|memoria_ROM~38_combout ;
wire \imen|memoria_ROM~40_combout ;
wire \somador_pc4|somador_out[4]~5 ;
wire \somador_pc4|somador_out[5]~6_combout ;
wire \pc|PC[4]~35 ;
wire \pc|PC[5]~36_combout ;
wire \somador_pc4|somador_out[5]~7 ;
wire \somador_pc4|somador_out[6]~9 ;
wire \somador_pc4|somador_out[7]~10_combout ;
wire \somador_pc4|somador_out[6]~8_combout ;
wire \pc|PC[5]~37 ;
wire \pc|PC[6]~39 ;
wire \pc|PC[7]~40_combout ;
wire \imen|memoria_ROM~18_combout ;
wire \imen|memoria_ROM~19_combout ;
wire \imen|memoria_ROM~20_combout ;
wire \imen|memoria_ROM~21_combout ;
wire \imen|memoria_ROM~22_combout ;
wire \pc|PC[3]~32_combout ;
wire \imen|memoria_ROM~45_combout ;
wire \imen|memoria_ROM~41_combout ;
wire \imen|memoria_ROM~43_combout ;
wire \imen|memoria_ROM~42_combout ;
wire \imen|memoria_ROM~44_combout ;
wire \imen|memoria_ROM~46_combout ;
wire \pc|PC[6]~38_combout ;
wire \imen|memoria_ROM~16_combout ;
wire \imen|memoria_ROM~13_combout ;
wire \imen|memoria_ROM~14_combout ;
wire \imen|memoria_ROM~15_combout ;
wire \imen|memoria_ROM~17_combout ;
wire \pc|PC[2]~30_combout ;
wire \imen|memoria_ROM~48_combout ;
wire \imen|memoria_ROM~47_combout ;
wire \imen|memoria_ROM~49_combout ;
wire \somador_pc4|somador_out[7]~11 ;
wire \somador_pc4|somador_out[8]~12_combout ;
wire \pc|PC[7]~41 ;
wire \pc|PC[8]~42_combout ;
wire \somador_pc4|somador_out[8]~13 ;
wire \somador_pc4|somador_out[9]~14_combout ;
wire \imen|memoria_ROM~51_combout ;
wire \imen|memoria_ROM~50_combout ;
wire \imen|memoria_ROM~52_combout ;
wire \pc|PC[8]~43 ;
wire \pc|PC[9]~44_combout ;
wire \somador_pc4|somador_out[9]~15 ;
wire \somador_pc4|somador_out[10]~16_combout ;
wire \imen|memoria_ROM~54_combout ;
wire \imen|memoria_ROM~53_combout ;
wire \imen|memoria_ROM~55_combout ;
wire \pc|PC[9]~45 ;
wire \pc|PC[10]~46_combout ;
wire \somador_pc4|somador_out[10]~17 ;
wire \somador_pc4|somador_out[11]~18_combout ;
wire \pc|PC[10]~47 ;
wire \pc|PC[11]~48_combout ;
wire \somador_pc4|somador_out[11]~19 ;
wire \somador_pc4|somador_out[12]~20_combout ;
wire \pc|PC[11]~49 ;
wire \pc|PC[12]~50_combout ;
wire \somador_pc4|somador_out[12]~21 ;
wire \somador_pc4|somador_out[13]~22_combout ;
wire \imen|memoria_ROM~57_combout ;
wire \imen|memoria_ROM~58_combout ;
wire \imen|memoria_ROM~59_combout ;
wire \imen|memoria_ROM~56_combout ;
wire \imen|memoria_ROM~60_combout ;
wire \pc|PC[12]~51 ;
wire \pc|PC[13]~52_combout ;
wire \somador_pc4|somador_out[13]~23 ;
wire \somador_pc4|somador_out[14]~24_combout ;
wire \imen|memoria_ROM~62_combout ;
wire \imen|memoria_ROM~61_combout ;
wire \imen|memoria_ROM~63_combout ;
wire \imen|memoria_ROM~64_combout ;
wire \imen|memoria_ROM~65_combout ;
wire \pc|PC[13]~53 ;
wire \pc|PC[14]~54_combout ;
wire \somador_pc4|somador_out[14]~25 ;
wire \somador_pc4|somador_out[15]~26_combout ;
wire \imen|memoria_ROM~67_combout ;
wire \imen|memoria_ROM~66_combout ;
wire \imen|memoria_ROM~68_combout ;
wire \imen|memoria_ROM~69_combout ;
wire \pc|PC[14]~55 ;
wire \pc|PC[15]~56_combout ;
wire \somador_pc4|somador_out[15]~27 ;
wire \somador_pc4|somador_out[16]~28_combout ;
wire \imen|memoria_ROM~72_combout ;
wire \imen|memoria_ROM~70_combout ;
wire \imen|memoria_ROM~71_combout ;
wire \imen|memoria_ROM~73_combout ;
wire \pc|PC[15]~57 ;
wire \pc|PC[16]~58_combout ;
wire \imen|memoria_ROM~74_combout ;
wire \imen|memoria_ROM~75_combout ;
wire \imen|memoria_ROM~76_combout ;
wire \imen|memoria_ROM~77_combout ;
wire \imen|memoria_ROM~78_combout ;
wire \somador_pc4|somador_out[16]~29 ;
wire \somador_pc4|somador_out[17]~30_combout ;
wire \pc|PC[16]~59 ;
wire \pc|PC[17]~60_combout ;
wire \somador_pc4|somador_out[17]~31 ;
wire \somador_pc4|somador_out[18]~32_combout ;
wire \pc|PC[17]~61 ;
wire \pc|PC[18]~62_combout ;
wire \somador_pc4|somador_out[18]~33 ;
wire \somador_pc4|somador_out[19]~34_combout ;
wire \pc|PC[18]~63 ;
wire \pc|PC[19]~64_combout ;
wire \somador_pc4|somador_out[19]~35 ;
wire \somador_pc4|somador_out[20]~36_combout ;
wire \pc|PC[19]~65 ;
wire \pc|PC[20]~66_combout ;
wire \somador_pc4|somador_out[20]~37 ;
wire \somador_pc4|somador_out[21]~38_combout ;
wire \pc|PC[20]~67 ;
wire \pc|PC[21]~68_combout ;
wire \somador_pc4|somador_out[21]~39 ;
wire \somador_pc4|somador_out[22]~40_combout ;
wire \pc|PC[21]~69 ;
wire \pc|PC[22]~70_combout ;
wire \somador_pc4|somador_out[22]~41 ;
wire \somador_pc4|somador_out[23]~42_combout ;
wire \pc|PC[22]~71 ;
wire \pc|PC[23]~72_combout ;
wire \somador_pc4|somador_out[23]~43 ;
wire \somador_pc4|somador_out[24]~44_combout ;
wire \pc|PC[23]~73 ;
wire \pc|PC[24]~74_combout ;
wire \somador_pc4|somador_out[24]~45 ;
wire \somador_pc4|somador_out[25]~46_combout ;
wire \pc|PC[24]~75 ;
wire \pc|PC[25]~76_combout ;
wire \somador_pc4|somador_out[25]~47 ;
wire \somador_pc4|somador_out[26]~48_combout ;
wire \pc|PC[25]~77 ;
wire \pc|PC[26]~78_combout ;
wire \somador_pc4|somador_out[26]~49 ;
wire \somador_pc4|somador_out[27]~50_combout ;
wire \pc|PC[26]~79 ;
wire \pc|PC[27]~80_combout ;
wire \somador_pc4|somador_out[27]~51 ;
wire \somador_pc4|somador_out[28]~52_combout ;
wire \pc|PC[27]~81 ;
wire \pc|PC[28]~82_combout ;
wire \somador_pc4|somador_out[28]~53 ;
wire \somador_pc4|somador_out[29]~54_combout ;
wire \pc|PC[28]~83 ;
wire \pc|PC[29]~84_combout ;
wire \somador_pc4|somador_out[29]~55 ;
wire \somador_pc4|somador_out[30]~56_combout ;
wire \pc|PC[29]~85 ;
wire \pc|PC[30]~86_combout ;
wire \somador_pc4|somador_out[30]~57 ;
wire \somador_pc4|somador_out[31]~58_combout ;
wire \pc|PC[30]~87 ;
wire \pc|PC[31]~88_combout ;
wire [31:0] \pc|PC ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y17_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N16
fiftyfivenm_io_obuf \PC_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N16
fiftyfivenm_io_obuf \PC_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
fiftyfivenm_io_obuf \PC_out[2]~output (
	.i(\pc|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N9
fiftyfivenm_io_obuf \PC_out[3]~output (
	.i(\pc|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N9
fiftyfivenm_io_obuf \PC_out[4]~output (
	.i(\pc|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N16
fiftyfivenm_io_obuf \PC_out[5]~output (
	.i(\pc|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \PC_out[6]~output (
	.i(\pc|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N9
fiftyfivenm_io_obuf \PC_out[7]~output (
	.i(\pc|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \PC_out[8]~output (
	.i(\pc|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N23
fiftyfivenm_io_obuf \PC_out[9]~output (
	.i(\pc|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N2
fiftyfivenm_io_obuf \PC_out[10]~output (
	.i(\pc|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N2
fiftyfivenm_io_obuf \PC_out[11]~output (
	.i(\pc|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
fiftyfivenm_io_obuf \PC_out[12]~output (
	.i(\pc|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N16
fiftyfivenm_io_obuf \PC_out[13]~output (
	.i(\pc|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y5_N23
fiftyfivenm_io_obuf \PC_out[14]~output (
	.i(\pc|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N9
fiftyfivenm_io_obuf \PC_out[15]~output (
	.i(\pc|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N2
fiftyfivenm_io_obuf \PC_out[16]~output (
	.i(\pc|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N30
fiftyfivenm_io_obuf \PC_out[17]~output (
	.i(\pc|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \PC_out[18]~output (
	.i(\pc|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
fiftyfivenm_io_obuf \PC_out[19]~output (
	.i(\pc|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \PC_out[20]~output (
	.i(\pc|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
fiftyfivenm_io_obuf \PC_out[21]~output (
	.i(\pc|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \PC_out[22]~output (
	.i(\pc|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \PC_out[23]~output (
	.i(\pc|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \PC_out[24]~output (
	.i(\pc|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \PC_out[25]~output (
	.i(\pc|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
fiftyfivenm_io_obuf \PC_out[26]~output (
	.i(\pc|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \PC_out[27]~output (
	.i(\pc|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \PC_out[28]~output (
	.i(\pc|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
fiftyfivenm_io_obuf \PC_out[29]~output (
	.i(\pc|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \PC_out[30]~output (
	.i(\pc|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N2
fiftyfivenm_io_obuf \PC_out[31]~output (
	.i(\pc|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
fiftyfivenm_io_obuf \ALU_out[0]~output (
	.i(\ula|Mux31~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[0]~output .bus_hold = "false";
defparam \ALU_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \ALU_out[1]~output (
	.i(\ula|Mux30~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[1]~output .bus_hold = "false";
defparam \ALU_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
fiftyfivenm_io_obuf \ALU_out[2]~output (
	.i(\ula|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[2]~output .bus_hold = "false";
defparam \ALU_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \ALU_out[3]~output (
	.i(\ula|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[3]~output .bus_hold = "false";
defparam \ALU_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
fiftyfivenm_io_obuf \ALU_out[4]~output (
	.i(\ula|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[4]~output .bus_hold = "false";
defparam \ALU_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N30
fiftyfivenm_io_obuf \ALU_out[5]~output (
	.i(\ula|Mux26~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[5]~output .bus_hold = "false";
defparam \ALU_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N30
fiftyfivenm_io_obuf \ALU_out[6]~output (
	.i(\ula|Mux25~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[6]~output .bus_hold = "false";
defparam \ALU_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \ALU_out[7]~output (
	.i(\ula|Mux24~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[7]~output .bus_hold = "false";
defparam \ALU_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
fiftyfivenm_io_obuf \ALU_out[8]~output (
	.i(\ula|Mux23~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[8]~output .bus_hold = "false";
defparam \ALU_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \ALU_out[9]~output (
	.i(\ula|Mux23~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[9]~output .bus_hold = "false";
defparam \ALU_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \ALU_out[10]~output (
	.i(\ula|Mux23~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[10]~output .bus_hold = "false";
defparam \ALU_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
fiftyfivenm_io_obuf \ALU_out[11]~output (
	.i(\ula|Mux20~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[11]~output .bus_hold = "false";
defparam \ALU_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
fiftyfivenm_io_obuf \ALU_out[12]~output (
	.i(\ula|Mux19~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[12]~output .bus_hold = "false";
defparam \ALU_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N2
fiftyfivenm_io_obuf \ALU_out[13]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[13]~output .bus_hold = "false";
defparam \ALU_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
fiftyfivenm_io_obuf \ALU_out[14]~output (
	.i(\ula|Mux17~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[14]~output .bus_hold = "false";
defparam \ALU_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N30
fiftyfivenm_io_obuf \ALU_out[15]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[15]~output .bus_hold = "false";
defparam \ALU_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N16
fiftyfivenm_io_obuf \ALU_out[16]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[16]~output .bus_hold = "false";
defparam \ALU_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N23
fiftyfivenm_io_obuf \ALU_out[17]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[17]~output .bus_hold = "false";
defparam \ALU_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \ALU_out[18]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[18]~output .bus_hold = "false";
defparam \ALU_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \ALU_out[19]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[19]~output .bus_hold = "false";
defparam \ALU_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N2
fiftyfivenm_io_obuf \ALU_out[20]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[20]~output .bus_hold = "false";
defparam \ALU_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N9
fiftyfivenm_io_obuf \ALU_out[21]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[21]~output .bus_hold = "false";
defparam \ALU_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
fiftyfivenm_io_obuf \ALU_out[22]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[22]~output .bus_hold = "false";
defparam \ALU_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N2
fiftyfivenm_io_obuf \ALU_out[23]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[23]~output .bus_hold = "false";
defparam \ALU_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N30
fiftyfivenm_io_obuf \ALU_out[24]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[24]~output .bus_hold = "false";
defparam \ALU_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N30
fiftyfivenm_io_obuf \ALU_out[25]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[25]~output .bus_hold = "false";
defparam \ALU_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N23
fiftyfivenm_io_obuf \ALU_out[26]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[26]~output .bus_hold = "false";
defparam \ALU_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N30
fiftyfivenm_io_obuf \ALU_out[27]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[27]~output .bus_hold = "false";
defparam \ALU_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \ALU_out[28]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[28]~output .bus_hold = "false";
defparam \ALU_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
fiftyfivenm_io_obuf \ALU_out[29]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[29]~output .bus_hold = "false";
defparam \ALU_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N2
fiftyfivenm_io_obuf \ALU_out[30]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[30]~output .bus_hold = "false";
defparam \ALU_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N30
fiftyfivenm_io_obuf \ALU_out[31]~output (
	.i(\ula|Mux18~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALU_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALU_out[31]~output .bus_hold = "false";
defparam \ALU_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \d_mem_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[0]~output .bus_hold = "false";
defparam \d_mem_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N23
fiftyfivenm_io_obuf \d_mem_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[1]~output .bus_hold = "false";
defparam \d_mem_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N2
fiftyfivenm_io_obuf \d_mem_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[2]~output .bus_hold = "false";
defparam \d_mem_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \d_mem_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[3]~output .bus_hold = "false";
defparam \d_mem_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N23
fiftyfivenm_io_obuf \d_mem_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[4]~output .bus_hold = "false";
defparam \d_mem_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \d_mem_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[5]~output .bus_hold = "false";
defparam \d_mem_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N16
fiftyfivenm_io_obuf \d_mem_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[6]~output .bus_hold = "false";
defparam \d_mem_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y18_N23
fiftyfivenm_io_obuf \d_mem_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[7]~output .bus_hold = "false";
defparam \d_mem_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y21_N16
fiftyfivenm_io_obuf \d_mem_out[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[8]~output .bus_hold = "false";
defparam \d_mem_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N16
fiftyfivenm_io_obuf \d_mem_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[9]~output .bus_hold = "false";
defparam \d_mem_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
fiftyfivenm_io_obuf \d_mem_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[10]~output .bus_hold = "false";
defparam \d_mem_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y17_N2
fiftyfivenm_io_obuf \d_mem_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[11]~output .bus_hold = "false";
defparam \d_mem_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N9
fiftyfivenm_io_obuf \d_mem_out[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[12]~output .bus_hold = "false";
defparam \d_mem_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N30
fiftyfivenm_io_obuf \d_mem_out[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[13]~output .bus_hold = "false";
defparam \d_mem_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N23
fiftyfivenm_io_obuf \d_mem_out[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[14]~output .bus_hold = "false";
defparam \d_mem_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y25_N9
fiftyfivenm_io_obuf \d_mem_out[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[15]~output .bus_hold = "false";
defparam \d_mem_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N2
fiftyfivenm_io_obuf \d_mem_out[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[16]~output .bus_hold = "false";
defparam \d_mem_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N9
fiftyfivenm_io_obuf \d_mem_out[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[17]~output .bus_hold = "false";
defparam \d_mem_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N23
fiftyfivenm_io_obuf \d_mem_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[18]~output .bus_hold = "false";
defparam \d_mem_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y15_N2
fiftyfivenm_io_obuf \d_mem_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[19]~output .bus_hold = "false";
defparam \d_mem_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
fiftyfivenm_io_obuf \d_mem_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[20]~output .bus_hold = "false";
defparam \d_mem_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N23
fiftyfivenm_io_obuf \d_mem_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[21]~output .bus_hold = "false";
defparam \d_mem_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N9
fiftyfivenm_io_obuf \d_mem_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[22]~output .bus_hold = "false";
defparam \d_mem_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y25_N9
fiftyfivenm_io_obuf \d_mem_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[23]~output .bus_hold = "false";
defparam \d_mem_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y25_N9
fiftyfivenm_io_obuf \d_mem_out[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[24]~output .bus_hold = "false";
defparam \d_mem_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \d_mem_out[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[25]~output .bus_hold = "false";
defparam \d_mem_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \d_mem_out[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[26]~output .bus_hold = "false";
defparam \d_mem_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \d_mem_out[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[27]~output .bus_hold = "false";
defparam \d_mem_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \d_mem_out[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[28]~output .bus_hold = "false";
defparam \d_mem_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y25_N2
fiftyfivenm_io_obuf \d_mem_out[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[29]~output .bus_hold = "false";
defparam \d_mem_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y25_N9
fiftyfivenm_io_obuf \d_mem_out[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[30]~output .bus_hold = "false";
defparam \d_mem_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \d_mem_out[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\d_mem_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \d_mem_out[31]~output .bus_hold = "false";
defparam \d_mem_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
fiftyfivenm_lcell_comb \somador_pc4|somador_out[2]~0 (
// Equation(s):
// \somador_pc4|somador_out[2]~0_combout  = \pc|PC [2] $ (VCC)
// \somador_pc4|somador_out[2]~1  = CARRY(\pc|PC [2])

	.dataa(gnd),
	.datab(\pc|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador_pc4|somador_out[2]~0_combout ),
	.cout(\somador_pc4|somador_out[2]~1 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[2]~0 .lut_mask = 16'h33CC;
defparam \somador_pc4|somador_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
fiftyfivenm_lcell_comb \somador_pc4|somador_out[3]~2 (
// Equation(s):
// \somador_pc4|somador_out[3]~2_combout  = (\pc|PC [3] & (!\somador_pc4|somador_out[2]~1 )) # (!\pc|PC [3] & ((\somador_pc4|somador_out[2]~1 ) # (GND)))
// \somador_pc4|somador_out[3]~3  = CARRY((!\somador_pc4|somador_out[2]~1 ) # (!\pc|PC [3]))

	.dataa(\pc|PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[2]~1 ),
	.combout(\somador_pc4|somador_out[3]~2_combout ),
	.cout(\somador_pc4|somador_out[3]~3 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[3]~2 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~27 (
// Equation(s):
// \imen|memoria_ROM~27_combout  = (\pc|PC [3] & ((\pc|PC [7]) # ((!\pc|PC [2] & \pc|PC [6])))) # (!\pc|PC [3] & (\pc|PC [2] $ (\pc|PC [7] $ (\pc|PC [6]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~27_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~27 .lut_mask = 16'hE3B4;
defparam \imen|memoria_ROM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~23 (
// Equation(s):
// \imen|memoria_ROM~23_combout  = (\pc|PC [3] & ((\pc|PC [7] $ (\pc|PC [6])))) # (!\pc|PC [3] & (!\pc|PC [2] & (!\pc|PC [7] & \pc|PC [6])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~23_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~23 .lut_mask = 16'h0BA0;
defparam \imen|memoria_ROM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~24 (
// Equation(s):
// \imen|memoria_ROM~24_combout  = (\pc|PC [7] & ((\pc|PC [3] & ((\pc|PC [2]) # (\pc|PC [6]))) # (!\pc|PC [3] & ((!\pc|PC [6]))))) # (!\pc|PC [7] & ((\pc|PC [3] $ (\pc|PC [6]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~24_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~24 .lut_mask = 16'hC3BC;
defparam \imen|memoria_ROM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~25 (
// Equation(s):
// \imen|memoria_ROM~25_combout  = (\pc|PC [3] & (!\pc|PC [7] & ((!\pc|PC [6]) # (!\pc|PC [2])))) # (!\pc|PC [3] & ((\pc|PC [2] & ((!\pc|PC [6]))) # (!\pc|PC [2] & ((\pc|PC [7]) # (\pc|PC [6])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~25_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~25 .lut_mask = 16'h135E;
defparam \imen|memoria_ROM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~26 (
// Equation(s):
// \imen|memoria_ROM~26_combout  = (\pc|PC [4] & ((\pc|PC [5]) # ((!\imen|memoria_ROM~24_combout )))) # (!\pc|PC [4] & (!\pc|PC [5] & ((!\imen|memoria_ROM~25_combout ))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~24_combout ),
	.datad(\imen|memoria_ROM~25_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~26_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~26 .lut_mask = 16'h8A9B;
defparam \imen|memoria_ROM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~28 (
// Equation(s):
// \imen|memoria_ROM~28_combout  = (\pc|PC [5] & ((\imen|memoria_ROM~26_combout  & (!\imen|memoria_ROM~27_combout )) # (!\imen|memoria_ROM~26_combout  & ((!\imen|memoria_ROM~23_combout ))))) # (!\pc|PC [5] & (((\imen|memoria_ROM~26_combout ))))

	.dataa(\pc|PC [5]),
	.datab(\imen|memoria_ROM~27_combout ),
	.datac(\imen|memoria_ROM~23_combout ),
	.datad(\imen|memoria_ROM~26_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~28_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~28 .lut_mask = 16'h770A;
defparam \imen|memoria_ROM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
fiftyfivenm_lcell_comb \somador_pc4|somador_out[4]~4 (
// Equation(s):
// \somador_pc4|somador_out[4]~4_combout  = (\pc|PC [4] & (\somador_pc4|somador_out[3]~3  $ (GND))) # (!\pc|PC [4] & (!\somador_pc4|somador_out[3]~3  & VCC))
// \somador_pc4|somador_out[4]~5  = CARRY((\pc|PC [4] & !\somador_pc4|somador_out[3]~3 ))

	.dataa(gnd),
	.datab(\pc|PC [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[3]~3 ),
	.combout(\somador_pc4|somador_out[4]~4_combout ),
	.cout(\somador_pc4|somador_out[4]~5 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[4]~4 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
fiftyfivenm_lcell_comb \pc|PC[2]~30 (
// Equation(s):
// \pc|PC[2]~30_combout  = (\imen|memoria_ROM~17_combout  & (\somador_pc4|somador_out[2]~0_combout  $ (VCC))) # (!\imen|memoria_ROM~17_combout  & (\somador_pc4|somador_out[2]~0_combout  & VCC))
// \pc|PC[2]~31  = CARRY((\imen|memoria_ROM~17_combout  & \somador_pc4|somador_out[2]~0_combout ))

	.dataa(\imen|memoria_ROM~17_combout ),
	.datab(\somador_pc4|somador_out[2]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC[2]~30_combout ),
	.cout(\pc|PC[2]~31 ));
// synopsys translate_off
defparam \pc|PC[2]~30 .lut_mask = 16'h6688;
defparam \pc|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
fiftyfivenm_lcell_comb \pc|PC[3]~32 (
// Equation(s):
// \pc|PC[3]~32_combout  = (\somador_pc4|somador_out[3]~2_combout  & ((\imen|memoria_ROM~22_combout  & (\pc|PC[2]~31  & VCC)) # (!\imen|memoria_ROM~22_combout  & (!\pc|PC[2]~31 )))) # (!\somador_pc4|somador_out[3]~2_combout  & ((\imen|memoria_ROM~22_combout  
// & (!\pc|PC[2]~31 )) # (!\imen|memoria_ROM~22_combout  & ((\pc|PC[2]~31 ) # (GND)))))
// \pc|PC[3]~33  = CARRY((\somador_pc4|somador_out[3]~2_combout  & (!\imen|memoria_ROM~22_combout  & !\pc|PC[2]~31 )) # (!\somador_pc4|somador_out[3]~2_combout  & ((!\pc|PC[2]~31 ) # (!\imen|memoria_ROM~22_combout ))))

	.dataa(\somador_pc4|somador_out[3]~2_combout ),
	.datab(\imen|memoria_ROM~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[2]~31 ),
	.combout(\pc|PC[3]~32_combout ),
	.cout(\pc|PC[3]~33 ));
// synopsys translate_off
defparam \pc|PC[3]~32 .lut_mask = 16'h9617;
defparam \pc|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
fiftyfivenm_lcell_comb \pc|PC[4]~34 (
// Equation(s):
// \pc|PC[4]~34_combout  = ((\imen|memoria_ROM~28_combout  $ (\somador_pc4|somador_out[4]~4_combout  $ (!\pc|PC[3]~33 )))) # (GND)
// \pc|PC[4]~35  = CARRY((\imen|memoria_ROM~28_combout  & ((\somador_pc4|somador_out[4]~4_combout ) # (!\pc|PC[3]~33 ))) # (!\imen|memoria_ROM~28_combout  & (\somador_pc4|somador_out[4]~4_combout  & !\pc|PC[3]~33 )))

	.dataa(\imen|memoria_ROM~28_combout ),
	.datab(\somador_pc4|somador_out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[3]~33 ),
	.combout(\pc|PC[4]~34_combout ),
	.cout(\pc|PC[4]~35 ));
// synopsys translate_off
defparam \pc|PC[4]~34 .lut_mask = 16'h698E;
defparam \pc|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
fiftyfivenm_lcell_comb \uc|Decoder0~0 (
// Equation(s):
// \uc|Decoder0~0_combout  = (!\pc|PC [6] & (\pc|PC [3] $ (((\pc|PC [4]) # (\pc|PC [2])))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\uc|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uc|Decoder0~0 .lut_mask = 16'h0154;
defparam \uc|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[14]~39 (
// Equation(s):
// \mux_valor_write_data|saida[14]~39_combout  = (\ula|Mux17~15_combout  & (((!\pc|PC [5]) # (!\pc|PC [7])) # (!\uc|Decoder0~0_combout )))

	.dataa(\uc|Decoder0~0_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\ula|Mux17~15_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[14]~39 .lut_mask = 16'h7F00;
defparam \mux_valor_write_data|saida[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
fiftyfivenm_lcell_comb \regfile|regs[1][0]~7 (
// Equation(s):
// \regfile|regs[1][0]~7_combout  = (\pc|PC [2] & (!\pc|PC [5] & (\pc|PC [3] & \pc|PC [7]))) # (!\pc|PC [2] & (!\pc|PC [7] & (\pc|PC [5] $ (!\pc|PC [3]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\regfile|regs[1][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][0]~7 .lut_mask = 16'h4021;
defparam \regfile|regs[1][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
fiftyfivenm_lcell_comb \regfile|regs[1][0]~4 (
// Equation(s):
// \regfile|regs[1][0]~4_combout  = (\pc|PC [5] & (!\pc|PC [7] & ((\pc|PC [3]) # (!\pc|PC [2])))) # (!\pc|PC [5] & (!\pc|PC [2] & (\pc|PC [3] $ (\pc|PC [7]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\regfile|regs[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][0]~4 .lut_mask = 16'h01B2;
defparam \regfile|regs[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
fiftyfivenm_lcell_comb \regfile|regs[1][0]~3 (
// Equation(s):
// \regfile|regs[1][0]~3_combout  = (\pc|PC [5] & ((\pc|PC [7] & ((\pc|PC [3]))) # (!\pc|PC [7] & (\pc|PC [2])))) # (!\pc|PC [5] & (((!\pc|PC [7])) # (!\pc|PC [2])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\regfile|regs[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][0]~3 .lut_mask = 16'hB1DD;
defparam \regfile|regs[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N20
fiftyfivenm_lcell_comb \regfile|regs[1][0]~8 (
// Equation(s):
// \regfile|regs[1][0]~8_combout  = (\pc|PC [6] & ((\regfile|regs[1][0]~4_combout ) # ((\pc|PC [4])))) # (!\pc|PC [6] & (((!\pc|PC [4] & \regfile|regs[1][0]~3_combout ))))

	.dataa(\regfile|regs[1][0]~4_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [4]),
	.datad(\regfile|regs[1][0]~3_combout ),
	.cin(gnd),
	.combout(\regfile|regs[1][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][0]~8 .lut_mask = 16'hCBC8;
defparam \regfile|regs[1][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
fiftyfivenm_lcell_comb \regfile|regs[1][0]~6 (
// Equation(s):
// \regfile|regs[1][0]~6_combout  = (\pc|PC [7] & (!\pc|PC [3] & (\pc|PC [2] $ (!\pc|PC [5])))) # (!\pc|PC [7] & (\pc|PC [2]))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\regfile|regs[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][0]~6 .lut_mask = 16'h2A1A;
defparam \regfile|regs[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
fiftyfivenm_lcell_comb \regfile|regs[1][0]~9 (
// Equation(s):
// \regfile|regs[1][0]~9_combout  = (\regfile|regs[1][0]~8_combout  & ((\regfile|regs[1][0]~7_combout ) # ((!\pc|PC [4])))) # (!\regfile|regs[1][0]~8_combout  & (((\pc|PC [4] & \regfile|regs[1][0]~6_combout ))))

	.dataa(\regfile|regs[1][0]~7_combout ),
	.datab(\regfile|regs[1][0]~8_combout ),
	.datac(\pc|PC [4]),
	.datad(\regfile|regs[1][0]~6_combout ),
	.cin(gnd),
	.combout(\regfile|regs[1][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|regs[1][0]~9 .lut_mask = 16'hBC8C;
defparam \regfile|regs[1][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \regfile|regs[1][14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[14]~39_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][14] .is_wysiwyg = "true";
defparam \regfile|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
fiftyfivenm_lcell_comb \ula|Mux17~3 (
// Equation(s):
// \ula|Mux17~3_combout  = (!\pc|PC [4] & (!\pc|PC [6] & (!\pc|PC [5] & \regfile|regs[1][14]~q )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\regfile|regs[1][14]~q ),
	.cin(gnd),
	.combout(\ula|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~3 .lut_mask = 16'h0100;
defparam \ula|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
fiftyfivenm_lcell_comb \ula|Mux17~15 (
// Equation(s):
// \ula|Mux17~15_combout  = (\ula|Mux17~3_combout  & (!\pc|PC [3] & (!\pc|PC [7] & \pc|PC [2])))

	.dataa(\ula|Mux17~3_combout ),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux17~15 .lut_mask = 16'h0200;
defparam \ula|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[12]~38 (
// Equation(s):
// \mux_valor_write_data|saida[12]~38_combout  = (\ula|Mux19~15_combout  & (((!\pc|PC [7]) # (!\uc|Decoder0~0_combout )) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\ula|Mux19~15_combout ),
	.datac(\uc|Decoder0~0_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[12]~38 .lut_mask = 16'h4CCC;
defparam \mux_valor_write_data|saida[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N29
dffeas \regfile|regs[1][12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[12]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][12] .is_wysiwyg = "true";
defparam \regfile|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
fiftyfivenm_lcell_comb \ula|Mux19~3 (
// Equation(s):
// \ula|Mux19~3_combout  = (!\pc|PC [4] & (!\pc|PC [6] & (!\pc|PC [5] & \regfile|regs[1][12]~q )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\regfile|regs[1][12]~q ),
	.cin(gnd),
	.combout(\ula|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~3 .lut_mask = 16'h0100;
defparam \ula|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
fiftyfivenm_lcell_comb \ula|Mux19~15 (
// Equation(s):
// \ula|Mux19~15_combout  = (!\pc|PC [3] & (!\pc|PC [7] & (\ula|Mux19~3_combout  & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux19~3_combout ),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux19~15 .lut_mask = 16'h1000;
defparam \ula|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~3 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~3_combout  = (!\pc|PC [6] & (!\pc|PC [5] & !\pc|PC [4]))

	.dataa(\pc|PC [6]),
	.datab(gnd),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~3 .lut_mask = 16'h0005;
defparam \mux_in_2_ALU|saida[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
fiftyfivenm_lcell_comb \ula|Mux18~12 (
// Equation(s):
// \ula|Mux18~12_combout  = (!\pc|PC [3] & (\pc|PC [2] & (!\pc|PC [7] & \mux_in_2_ALU|saida[15]~3_combout )))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\mux_in_2_ALU|saida[15]~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux18~12 .lut_mask = 16'h0400;
defparam \ula|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[8]~36 (
// Equation(s):
// \mux_valor_write_data|saida[8]~36_combout  = (\ula|Mux23~15_combout  & (((!\uc|Decoder0~0_combout ) # (!\pc|PC [5])) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\ula|Mux23~15_combout ),
	.datac(\pc|PC [5]),
	.datad(\uc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[8]~36 .lut_mask = 16'h4CCC;
defparam \mux_valor_write_data|saida[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \regfile|regs[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[8]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][8] .is_wysiwyg = "true";
defparam \regfile|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \ula|Mux23~3 (
// Equation(s):
// \ula|Mux23~3_combout  = (!\pc|PC [4] & (!\pc|PC [6] & (!\pc|PC [5] & \regfile|regs[1][8]~q )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\regfile|regs[1][8]~q ),
	.cin(gnd),
	.combout(\ula|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~3 .lut_mask = 16'h0100;
defparam \ula|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
fiftyfivenm_lcell_comb \ula|Mux23~15 (
// Equation(s):
// \ula|Mux23~15_combout  = (!\pc|PC [3] & (\pc|PC [2] & (\ula|Mux23~3_combout  & !\pc|PC [7])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\ula|Mux23~3_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\ula|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux23~15 .lut_mask = 16'h0040;
defparam \ula|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[11]~37 (
// Equation(s):
// \mux_valor_write_data|saida[11]~37_combout  = (\ula|Mux20~15_combout  & (((!\pc|PC [7]) # (!\pc|PC [5])) # (!\uc|Decoder0~0_combout )))

	.dataa(\uc|Decoder0~0_combout ),
	.datab(\ula|Mux20~15_combout ),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[11]~37 .lut_mask = 16'h4CCC;
defparam \mux_valor_write_data|saida[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N7
dffeas \regfile|regs[1][11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[11]~37_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][11] .is_wysiwyg = "true";
defparam \regfile|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N22
fiftyfivenm_lcell_comb \ula|Mux20~3 (
// Equation(s):
// \ula|Mux20~3_combout  = (!\pc|PC [4] & (!\pc|PC [6] & (!\pc|PC [5] & \regfile|regs[1][11]~q )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\regfile|regs[1][11]~q ),
	.cin(gnd),
	.combout(\ula|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~3 .lut_mask = 16'h0100;
defparam \ula|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
fiftyfivenm_lcell_comb \ula|Mux20~15 (
// Equation(s):
// \ula|Mux20~15_combout  = (!\pc|PC [3] & (!\pc|PC [7] & (\ula|Mux20~3_combout  & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux20~3_combout ),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux20~15 .lut_mask = 16'h1000;
defparam \ula|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
fiftyfivenm_lcell_comb \cabo_and_out~12 (
// Equation(s):
// \cabo_and_out~12_combout  = (!\ula|Mux19~15_combout  & (!\ula|Mux18~12_combout  & (!\ula|Mux23~15_combout  & !\ula|Mux20~15_combout )))

	.dataa(\ula|Mux19~15_combout ),
	.datab(\ula|Mux18~12_combout ),
	.datac(\ula|Mux23~15_combout ),
	.datad(\ula|Mux20~15_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~12 .lut_mask = 16'h0001;
defparam \cabo_and_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[1]~29 (
// Equation(s):
// \mux_valor_write_data|saida[1]~29_combout  = (\ula|Mux30~15_combout  & (((!\pc|PC [5]) # (!\pc|PC [7])) # (!\uc|Decoder0~0_combout )))

	.dataa(\uc|Decoder0~0_combout ),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\ula|Mux30~15_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[1]~29 .lut_mask = 16'h7F00;
defparam \mux_valor_write_data|saida[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N27
dffeas \regfile|regs[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[1]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][1] .is_wysiwyg = "true";
defparam \regfile|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
fiftyfivenm_lcell_comb \ula|Mux30~3 (
// Equation(s):
// \ula|Mux30~3_combout  = (!\pc|PC [6] & (!\pc|PC [5] & ((\regfile|regs[1][1]~q ) # (!\pc|PC [2]))))

	.dataa(\regfile|regs[1][1]~q ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~3 .lut_mask = 16'h0203;
defparam \ula|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
fiftyfivenm_lcell_comb \ula|Mux30~15 (
// Equation(s):
// \ula|Mux30~15_combout  = (!\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [7] & \ula|Mux30~3_combout )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux30~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux30~15 .lut_mask = 16'h0100;
defparam \ula|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[0]~28 (
// Equation(s):
// \mux_valor_write_data|saida[0]~28_combout  = (\ula|Mux31~15_combout  & (((!\uc|Decoder0~0_combout ) # (!\pc|PC [7])) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux31~15_combout ),
	.datad(\uc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[0]~28 .lut_mask = 16'h70F0;
defparam \mux_valor_write_data|saida[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \regfile|regs[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[0]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][0] .is_wysiwyg = "true";
defparam \regfile|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
fiftyfivenm_lcell_comb \ula|Mux31~3 (
// Equation(s):
// \ula|Mux31~3_combout  = (!\pc|PC [5] & (!\pc|PC [6] & ((\regfile|regs[1][0]~q ) # (!\pc|PC [2]))))

	.dataa(\regfile|regs[1][0]~q ),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\ula|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~3 .lut_mask = 16'h000B;
defparam \ula|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
fiftyfivenm_lcell_comb \ula|Mux31~15 (
// Equation(s):
// \ula|Mux31~15_combout  = (!\pc|PC [4] & (!\pc|PC [7] & (!\pc|PC [3] & \ula|Mux31~3_combout )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [3]),
	.datad(\ula|Mux31~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux31~15 .lut_mask = 16'h0100;
defparam \ula|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
fiftyfivenm_lcell_comb \cabo_and_out~4 (
// Equation(s):
// \cabo_and_out~4_combout  = (\pc|PC [5] & (!\pc|PC [3] & \pc|PC [4])) # (!\pc|PC [5] & (\pc|PC [3] $ (!\pc|PC [4])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cabo_and_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~4 .lut_mask = 16'h6161;
defparam \cabo_and_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
fiftyfivenm_lcell_comb \cabo_and_out~14 (
// Equation(s):
// \cabo_and_out~14_combout  = (\pc|PC [6] & (\pc|PC [2] & (!\pc|PC [7] & \cabo_and_out~4_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\cabo_and_out~4_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~14 .lut_mask = 16'h0800;
defparam \cabo_and_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
fiftyfivenm_lcell_comb \cabo_and_out~9 (
// Equation(s):
// \cabo_and_out~9_combout  = (!\ula|Mux30~15_combout  & (!\ula|Mux31~15_combout  & \cabo_and_out~14_combout ))

	.dataa(gnd),
	.datab(\ula|Mux30~15_combout ),
	.datac(\ula|Mux31~15_combout ),
	.datad(\cabo_and_out~14_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~9 .lut_mask = 16'h0300;
defparam \cabo_and_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~7 (
// Equation(s):
// \imen|memoria_ROM~7_combout  = (\pc|PC [2] & (\pc|PC [4] & (\pc|PC [5] & !\pc|PC [7])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~7_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~7 .lut_mask = 16'h0080;
defparam \imen|memoria_ROM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~0 (
// Equation(s):
// \regfile|ReadData1[0]~0_combout  = (!\pc|PC [4] & (!\pc|PC [6] & (\pc|PC [2] & !\pc|PC [7])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~0 .lut_mask = 16'h0010;
defparam \regfile|ReadData1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
fiftyfivenm_lcell_comb \regfile|ReadData1[0]~1 (
// Equation(s):
// \regfile|ReadData1[0]~1_combout  = (!\pc|PC [5] & (!\pc|PC [3] & (!\imen|memoria_ROM~7_combout  & \regfile|ReadData1[0]~0_combout )))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [3]),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\regfile|ReadData1[0]~0_combout ),
	.cin(gnd),
	.combout(\regfile|ReadData1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|ReadData1[0]~1 .lut_mask = 16'h0100;
defparam \regfile|ReadData1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[2]~30 (
// Equation(s):
// \mux_valor_write_data|saida[2]~30_combout  = (\ula|Mux29~0_combout  & (((!\pc|PC [7]) # (!\uc|Decoder0~0_combout )) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\uc|Decoder0~0_combout ),
	.datac(\ula|Mux29~0_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[2]~30 .lut_mask = 16'h70F0;
defparam \mux_valor_write_data|saida[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \regfile|regs[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][2] .is_wysiwyg = "true";
defparam \regfile|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[15]~15 (
// Equation(s):
// \mux_in_2_ALU|saida[15]~15_combout  = (!\pc|PC [7] & (!\pc|PC [2] & (\pc|PC [3] & \mux_in_2_ALU|saida[15]~3_combout )))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\mux_in_2_ALU|saida[15]~3_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[15]~15 .lut_mask = 16'h1000;
defparam \mux_in_2_ALU|saida[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
fiftyfivenm_lcell_comb \uc|WideOr0~3 (
// Equation(s):
// \uc|WideOr0~3_combout  = \pc|PC [3] $ (((\pc|PC [4]) # (\pc|PC [2])))

	.dataa(\pc|PC [4]),
	.datab(gnd),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\uc|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~3 .lut_mask = 16'h0F5A;
defparam \uc|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
fiftyfivenm_lcell_comb \uc|WideOr0~14 (
// Equation(s):
// \uc|WideOr0~14_combout  = (\pc|PC [7] & (!\pc|PC [6] & (\pc|PC [5] & \uc|WideOr0~3_combout )))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\uc|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~14 .lut_mask = 16'h2000;
defparam \uc|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~0 (
// Equation(s):
// \imen|memoria_ROM~0_combout  = (\pc|PC [5] & (((!\pc|PC [4] & !\pc|PC [2])) # (!\pc|PC [3]))) # (!\pc|PC [5] & (\pc|PC [4] & ((\pc|PC [3]) # (\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~0_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~0 .lut_mask = 16'h3A78;
defparam \imen|memoria_ROM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~1 (
// Equation(s):
// \imen|memoria_ROM~1_combout  = (!\pc|PC [6] & (\pc|PC [7] & \imen|memoria_ROM~0_combout ))

	.dataa(\pc|PC [6]),
	.datab(gnd),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~0_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~1_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~1 .lut_mask = 16'h5000;
defparam \imen|memoria_ROM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~5 (
// Equation(s):
// \imen|memoria_ROM~5_combout  = (\pc|PC [6] & ((\pc|PC [4] $ (\pc|PC [3])) # (!\pc|PC [2]))) # (!\pc|PC [6] & ((\pc|PC [4]) # ((\pc|PC [3]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~5_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~5 .lut_mask = 16'h7CFE;
defparam \imen|memoria_ROM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~6 (
// Equation(s):
// \imen|memoria_ROM~6_combout  = (!\pc|PC [5] & (!\pc|PC [7] & !\imen|memoria_ROM~5_combout ))

	.dataa(gnd),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~5_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~6_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~6 .lut_mask = 16'h0003;
defparam \imen|memoria_ROM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~80 (
// Equation(s):
// \imen|memoria_ROM~80_combout  = (\imen|memoria_ROM~6_combout ) # ((\pc|PC [6] & (!\pc|PC [3] & \imen|memoria_ROM~7_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [3]),
	.datac(\imen|memoria_ROM~7_combout ),
	.datad(\imen|memoria_ROM~6_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~80_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~80 .lut_mask = 16'hFF20;
defparam \imen|memoria_ROM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~83 (
// Equation(s):
// \imen|memoria_ROM~83_combout  = (\pc|PC [5] & (\pc|PC [7] & (\pc|PC [4] $ (!\pc|PC [2])))) # (!\pc|PC [5] & (!\pc|PC [4] & (\pc|PC [7] $ (!\pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~83_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~83 .lut_mask = 16'h9021;
defparam \imen|memoria_ROM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~84 (
// Equation(s):
// \imen|memoria_ROM~84_combout  = (!\pc|PC [3] & (\imen|memoria_ROM~83_combout  & (\pc|PC [6] $ (!\pc|PC [7]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~83_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~84_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~84 .lut_mask = 16'h2100;
defparam \imen|memoria_ROM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~82 (
// Equation(s):
// \imen|memoria_ROM~82_combout  = (\imen|memoria_ROM~84_combout ) # ((!\pc|PC [6] & (\pc|PC [7] & \imen|memoria_ROM~0_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~0_combout ),
	.datad(\imen|memoria_ROM~84_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~82_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~82 .lut_mask = 16'hFF40;
defparam \imen|memoria_ROM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~2 (
// Equation(s):
// \imen|memoria_ROM~2_combout  = (\pc|PC [5] & (!\pc|PC [6])) # (!\pc|PC [5] & (\pc|PC [4] & ((\pc|PC [2]) # (!\pc|PC [6]))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~2_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~2 .lut_mask = 16'h5C54;
defparam \imen|memoria_ROM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~3 (
// Equation(s):
// \imen|memoria_ROM~3_combout  = (\pc|PC [5] & (!\pc|PC [4] & (!\pc|PC [3] & !\pc|PC [2])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~3_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~3 .lut_mask = 16'h0002;
defparam \imen|memoria_ROM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~4 (
// Equation(s):
// \imen|memoria_ROM~4_combout  = (\pc|PC [6] & (((\imen|memoria_ROM~3_combout )) # (!\pc|PC [7]))) # (!\pc|PC [6] & (\pc|PC [7] & (\imen|memoria_ROM~0_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~0_combout ),
	.datad(\imen|memoria_ROM~3_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~4_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~4 .lut_mask = 16'hEA62;
defparam \imen|memoria_ROM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~79 (
// Equation(s):
// \imen|memoria_ROM~79_combout  = (\pc|PC [7] & (((\imen|memoria_ROM~4_combout )))) # (!\pc|PC [7] & ((\pc|PC [3] & (\imen|memoria_ROM~2_combout  & \imen|memoria_ROM~4_combout )) # (!\pc|PC [3] & (!\imen|memoria_ROM~2_combout  & !\imen|memoria_ROM~4_combout 
// ))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\imen|memoria_ROM~2_combout ),
	.datad(\imen|memoria_ROM~4_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~79_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~79 .lut_mask = 16'hEA01;
defparam \imen|memoria_ROM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
fiftyfivenm_lcell_comb \uc|WideOr0~12 (
// Equation(s):
// \uc|WideOr0~12_combout  = (\imen|memoria_ROM~80_combout  & (\imen|memoria_ROM~1_combout )) # (!\imen|memoria_ROM~80_combout  & ((\imen|memoria_ROM~79_combout  & ((!\imen|memoria_ROM~82_combout ))) # (!\imen|memoria_ROM~79_combout  & 
// (\imen|memoria_ROM~1_combout ))))

	.dataa(\imen|memoria_ROM~1_combout ),
	.datab(\imen|memoria_ROM~80_combout ),
	.datac(\imen|memoria_ROM~82_combout ),
	.datad(\imen|memoria_ROM~79_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~12 .lut_mask = 16'h8BAA;
defparam \uc|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~8 (
// Equation(s):
// \imen|memoria_ROM~8_combout  = (\pc|PC [3] & (((\pc|PC [7]) # (!\pc|PC [4])))) # (!\pc|PC [3] & ((\pc|PC [4]) # ((!\pc|PC [2] & \pc|PC [7]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~8_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~8 .lut_mask = 16'hF3DC;
defparam \imen|memoria_ROM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~9 (
// Equation(s):
// \imen|memoria_ROM~9_combout  = (\pc|PC [4] & ((\pc|PC [7]) # ((!\pc|PC [2] & !\pc|PC [3])))) # (!\pc|PC [4] & ((\pc|PC [2]) # ((\pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~9_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~9 .lut_mask = 16'hF1EE;
defparam \imen|memoria_ROM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~10 (
// Equation(s):
// \imen|memoria_ROM~10_combout  = (!\pc|PC [7] & (\pc|PC [3] & ((\pc|PC [4]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~10_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~10 .lut_mask = 16'h0D00;
defparam \imen|memoria_ROM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~11 (
// Equation(s):
// \imen|memoria_ROM~11_combout  = (\pc|PC [5] & ((\pc|PC [6]) # ((!\imen|memoria_ROM~9_combout )))) # (!\pc|PC [5] & (!\pc|PC [6] & ((!\imen|memoria_ROM~10_combout ))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~9_combout ),
	.datad(\imen|memoria_ROM~10_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~11_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~11 .lut_mask = 16'h8A9B;
defparam \imen|memoria_ROM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~12 (
// Equation(s):
// \imen|memoria_ROM~12_combout  = (\pc|PC [7] & (\pc|PC [4] $ (((!\pc|PC [2] & !\pc|PC [3]))))) # (!\pc|PC [7] & ((\pc|PC [4] & ((!\pc|PC [3]))) # (!\pc|PC [4] & (\pc|PC [2] & \pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~12_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~12 .lut_mask = 16'hC29C;
defparam \imen|memoria_ROM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~81 (
// Equation(s):
// \imen|memoria_ROM~81_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~11_combout  & ((!\imen|memoria_ROM~12_combout ))) # (!\imen|memoria_ROM~11_combout  & (\imen|memoria_ROM~8_combout )))) # (!\pc|PC [6] & (((\imen|memoria_ROM~11_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~8_combout ),
	.datac(\imen|memoria_ROM~11_combout ),
	.datad(\imen|memoria_ROM~12_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~81_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~81 .lut_mask = 16'h58F8;
defparam \imen|memoria_ROM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
fiftyfivenm_lcell_comb \uc|WideOr0~13 (
// Equation(s):
// \uc|WideOr0~13_combout  = (\uc|WideOr0~14_combout ) # ((!\uc|WideOr0~12_combout  & \imen|memoria_ROM~81_combout ))

	.dataa(gnd),
	.datab(\uc|WideOr0~14_combout ),
	.datac(\uc|WideOr0~12_combout ),
	.datad(\imen|memoria_ROM~81_combout ),
	.cin(gnd),
	.combout(\uc|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \uc|WideOr0~13 .lut_mask = 16'hCFCC;
defparam \uc|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[2]~12 (
// Equation(s):
// \mux_in_2_ALU|saida[2]~12_combout  = (\imen|memoria_ROM~28_combout  & ((\uc|WideOr0~13_combout ) # ((\regfile|regs[1][2]~q  & \mux_in_2_ALU|saida[15]~15_combout )))) # (!\imen|memoria_ROM~28_combout  & (\regfile|regs[1][2]~q  & 
// (\mux_in_2_ALU|saida[15]~15_combout )))

	.dataa(\imen|memoria_ROM~28_combout ),
	.datab(\regfile|regs[1][2]~q ),
	.datac(\mux_in_2_ALU|saida[15]~15_combout ),
	.datad(\uc|WideOr0~13_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[2]~12 .lut_mask = 16'hEAC0;
defparam \mux_in_2_ALU|saida[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~4 (
// Equation(s):
// \ula_ctrl|Mux3~4_combout  = (\pc|PC [4] & (!\pc|PC [5] & ((\pc|PC [3]) # (\pc|PC [2])))) # (!\pc|PC [4] & (!\pc|PC [3] & (\pc|PC [5] & !\pc|PC [2])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~4 .lut_mask = 16'h0A18;
defparam \ula_ctrl|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~3 (
// Equation(s):
// \ula_ctrl|Mux3~3_combout  = (!\pc|PC [4] & (!\pc|PC [3] & (!\pc|PC [5] & \pc|PC [2])))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~3 .lut_mask = 16'h0100;
defparam \ula_ctrl|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~10 (
// Equation(s):
// \ula_ctrl|Mux3~10_combout  = (!\pc|PC [6] & ((\pc|PC [7] & (\ula_ctrl|Mux3~4_combout )) # (!\pc|PC [7] & ((\ula_ctrl|Mux3~3_combout )))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\ula_ctrl|Mux3~4_combout ),
	.datad(\ula_ctrl|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~10 .lut_mask = 16'h3120;
defparam \ula_ctrl|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~8 (
// Equation(s):
// \ula_ctrl|Mux3~8_combout  = (!\imen|memoria_ROM~82_combout  & ((\imen|memoria_ROM~81_combout  & ((!\imen|memoria_ROM~79_combout ))) # (!\imen|memoria_ROM~81_combout  & (\imen|memoria_ROM~80_combout ))))

	.dataa(\imen|memoria_ROM~80_combout ),
	.datab(\imen|memoria_ROM~79_combout ),
	.datac(\imen|memoria_ROM~82_combout ),
	.datad(\imen|memoria_ROM~81_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~8 .lut_mask = 16'h030A;
defparam \ula_ctrl|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~29 (
// Equation(s):
// \imen|memoria_ROM~29_combout  = (\pc|PC [3] & (((\pc|PC [4])) # (!\pc|PC [6]))) # (!\pc|PC [3] & ((\pc|PC [6] & (!\pc|PC [4] & !\pc|PC [2])) # (!\pc|PC [6] & ((\pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~29_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~29 .lut_mask = 16'hB3A6;
defparam \imen|memoria_ROM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~33 (
// Equation(s):
// \imen|memoria_ROM~33_combout  = (\pc|PC [6] & (((!\pc|PC [4])) # (!\pc|PC [2]))) # (!\pc|PC [6] & ((\pc|PC [4]) # ((\pc|PC [2] & \pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~33_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~33 .lut_mask = 16'h7E7C;
defparam \imen|memoria_ROM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~31 (
// Equation(s):
// \imen|memoria_ROM~31_combout  = (\pc|PC [2] & ((\pc|PC [4] & (\pc|PC [3])) # (!\pc|PC [4] & (!\pc|PC [3] & \pc|PC [6])))) # (!\pc|PC [2] & (((\pc|PC [3] & !\pc|PC [6]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [6]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~31_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~31 .lut_mask = 16'h84B0;
defparam \imen|memoria_ROM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~30 (
// Equation(s):
// \imen|memoria_ROM~30_combout  = (\pc|PC [2] & ((\pc|PC [6] & (!\pc|PC [3])) # (!\pc|PC [6] & ((!\pc|PC [4]))))) # (!\pc|PC [2] & (\pc|PC [3] $ (((\pc|PC [4])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~30_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~30 .lut_mask = 16'h457A;
defparam \imen|memoria_ROM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~32 (
// Equation(s):
// \imen|memoria_ROM~32_combout  = (\pc|PC [7] & (\pc|PC [5])) # (!\pc|PC [7] & ((\pc|PC [5] & ((\imen|memoria_ROM~30_combout ))) # (!\pc|PC [5] & (\imen|memoria_ROM~31_combout ))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~31_combout ),
	.datad(\imen|memoria_ROM~30_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~32_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~32 .lut_mask = 16'hDC98;
defparam \imen|memoria_ROM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~34 (
// Equation(s):
// \imen|memoria_ROM~34_combout  = (\pc|PC [7] & ((\imen|memoria_ROM~32_combout  & ((\imen|memoria_ROM~33_combout ))) # (!\imen|memoria_ROM~32_combout  & (!\imen|memoria_ROM~29_combout )))) # (!\pc|PC [7] & (((\imen|memoria_ROM~32_combout ))))

	.dataa(\imen|memoria_ROM~29_combout ),
	.datab(\imen|memoria_ROM~33_combout ),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~32_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~34_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~34 .lut_mask = 16'hCF50;
defparam \imen|memoria_ROM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \ula_ctrl|WideOr7~0 (
// Equation(s):
// \ula_ctrl|WideOr7~0_combout  = (\imen|memoria_ROM~34_combout  & (\imen|memoria_ROM~17_combout  $ (((!\imen|memoria_ROM~28_combout ) # (!\imen|memoria_ROM~22_combout ))))) # (!\imen|memoria_ROM~34_combout  & (!\imen|memoria_ROM~17_combout  & 
// (\imen|memoria_ROM~22_combout )))

	.dataa(\imen|memoria_ROM~34_combout ),
	.datab(\imen|memoria_ROM~17_combout ),
	.datac(\imen|memoria_ROM~22_combout ),
	.datad(\imen|memoria_ROM~28_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|WideOr7~0 .lut_mask = 16'h9232;
defparam \ula_ctrl|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~7 (
// Equation(s):
// \ula_ctrl|Mux3~7_combout  = (!\imen|memoria_ROM~46_combout  & (!\imen|memoria_ROM~40_combout  & \ula_ctrl|WideOr7~0_combout ))

	.dataa(\imen|memoria_ROM~46_combout ),
	.datab(gnd),
	.datac(\imen|memoria_ROM~40_combout ),
	.datad(\ula_ctrl|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~7 .lut_mask = 16'h0500;
defparam \ula_ctrl|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
fiftyfivenm_lcell_comb \ula_ctrl|Mux3~9 (
// Equation(s):
// \ula_ctrl|Mux3~9_combout  = (\imen|memoria_ROM~1_combout  & (((!\ula_ctrl|Mux3~7_combout )))) # (!\imen|memoria_ROM~1_combout  & ((\ula_ctrl|Mux3~10_combout  & ((!\ula_ctrl|Mux3~7_combout ) # (!\ula_ctrl|Mux3~8_combout ))) # (!\ula_ctrl|Mux3~10_combout  & 
// (!\ula_ctrl|Mux3~8_combout  & !\ula_ctrl|Mux3~7_combout ))))

	.dataa(\imen|memoria_ROM~1_combout ),
	.datab(\ula_ctrl|Mux3~10_combout ),
	.datac(\ula_ctrl|Mux3~8_combout ),
	.datad(\ula_ctrl|Mux3~7_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|Mux3~9 .lut_mask = 16'h04EF;
defparam \ula_ctrl|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \ula|Mux29~0 (
// Equation(s):
// \ula|Mux29~0_combout  = (\mux_in_2_ALU|saida[2]~12_combout  & ((\ula_ctrl|Mux3~9_combout ) # ((\regfile|ReadData1[0]~1_combout  & \regfile|regs[1][2]~q )))) # (!\mux_in_2_ALU|saida[2]~12_combout  & (\regfile|ReadData1[0]~1_combout  & 
// (\regfile|regs[1][2]~q  & \ula_ctrl|Mux3~9_combout )))

	.dataa(\regfile|ReadData1[0]~1_combout ),
	.datab(\regfile|regs[1][2]~q ),
	.datac(\mux_in_2_ALU|saida[2]~12_combout ),
	.datad(\ula_ctrl|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux29~0 .lut_mask = 16'hF880;
defparam \ula|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[3]~31 (
// Equation(s):
// \mux_valor_write_data|saida[3]~31_combout  = (\ula|Mux28~0_combout  & (((!\pc|PC [7]) # (!\uc|Decoder0~0_combout )) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\uc|Decoder0~0_combout ),
	.datac(\ula|Mux28~0_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[3]~31 .lut_mask = 16'h70F0;
defparam \mux_valor_write_data|saida[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \regfile|regs[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[3]~31_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][3] .is_wysiwyg = "true";
defparam \regfile|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[3]~13 (
// Equation(s):
// \mux_in_2_ALU|saida[3]~13_combout  = (\mux_in_2_ALU|saida[15]~15_combout  & ((\regfile|regs[1][3]~q ) # ((\imen|memoria_ROM~40_combout  & \uc|WideOr0~13_combout )))) # (!\mux_in_2_ALU|saida[15]~15_combout  & (((\imen|memoria_ROM~40_combout  & 
// \uc|WideOr0~13_combout ))))

	.dataa(\mux_in_2_ALU|saida[15]~15_combout ),
	.datab(\regfile|regs[1][3]~q ),
	.datac(\imen|memoria_ROM~40_combout ),
	.datad(\uc|WideOr0~13_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[3]~13 .lut_mask = 16'hF888;
defparam \mux_in_2_ALU|saida[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \ula|Mux28~0 (
// Equation(s):
// \ula|Mux28~0_combout  = (\mux_in_2_ALU|saida[3]~13_combout  & ((\ula_ctrl|Mux3~9_combout ) # ((\regfile|ReadData1[0]~1_combout  & \regfile|regs[1][3]~q )))) # (!\mux_in_2_ALU|saida[3]~13_combout  & (\regfile|ReadData1[0]~1_combout  & 
// (\regfile|regs[1][3]~q  & \ula_ctrl|Mux3~9_combout )))

	.dataa(\regfile|ReadData1[0]~1_combout ),
	.datab(\mux_in_2_ALU|saida[3]~13_combout ),
	.datac(\regfile|regs[1][3]~q ),
	.datad(\ula_ctrl|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux28~0 .lut_mask = 16'hEC80;
defparam \ula|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[7]~35 (
// Equation(s):
// \mux_valor_write_data|saida[7]~35_combout  = (\ula|Mux24~15_combout  & (((!\uc|Decoder0~0_combout ) # (!\pc|PC [7])) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux24~15_combout ),
	.datad(\uc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[7]~35 .lut_mask = 16'h70F0;
defparam \mux_valor_write_data|saida[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \regfile|regs[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[7]~35_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][7] .is_wysiwyg = "true";
defparam \regfile|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
fiftyfivenm_lcell_comb \ula|Mux24~3 (
// Equation(s):
// \ula|Mux24~3_combout  = (!\pc|PC [6] & (\regfile|regs[1][7]~q  & (!\pc|PC [5] & !\pc|PC [4])))

	.dataa(\pc|PC [6]),
	.datab(\regfile|regs[1][7]~q ),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\ula|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~3 .lut_mask = 16'h0004;
defparam \ula|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
fiftyfivenm_lcell_comb \ula|Mux24~15 (
// Equation(s):
// \ula|Mux24~15_combout  = (!\pc|PC [3] & (\pc|PC [2] & (!\pc|PC [7] & \ula|Mux24~3_combout )))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [7]),
	.datad(\ula|Mux24~3_combout ),
	.cin(gnd),
	.combout(\ula|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux24~15 .lut_mask = 16'h0400;
defparam \ula|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[6]~34 (
// Equation(s):
// \mux_valor_write_data|saida[6]~34_combout  = (\ula|Mux25~15_combout  & (((!\pc|PC [7]) # (!\uc|Decoder0~0_combout )) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\ula|Mux25~15_combout ),
	.datac(\uc|Decoder0~0_combout ),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[6]~34 .lut_mask = 16'h4CCC;
defparam \mux_valor_write_data|saida[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \regfile|regs[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][6] .is_wysiwyg = "true";
defparam \regfile|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N30
fiftyfivenm_lcell_comb \ula|Mux25~3 (
// Equation(s):
// \ula|Mux25~3_combout  = (!\pc|PC [4] & (!\pc|PC [6] & (!\pc|PC [5] & \regfile|regs[1][6]~q )))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\regfile|regs[1][6]~q ),
	.cin(gnd),
	.combout(\ula|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~3 .lut_mask = 16'h0100;
defparam \ula|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N16
fiftyfivenm_lcell_comb \ula|Mux25~15 (
// Equation(s):
// \ula|Mux25~15_combout  = (!\pc|PC [3] & (!\pc|PC [7] & (\ula|Mux25~3_combout  & \pc|PC [2])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux25~3_combout ),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\ula|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux25~15 .lut_mask = 16'h1000;
defparam \ula|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[5]~33 (
// Equation(s):
// \mux_valor_write_data|saida[5]~33_combout  = (\ula|Mux26~8_combout  & (((!\uc|Decoder0~0_combout ) # (!\pc|PC [7])) # (!\pc|PC [5])))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [7]),
	.datac(\ula|Mux26~8_combout ),
	.datad(\uc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[5]~33 .lut_mask = 16'h70F0;
defparam \mux_valor_write_data|saida[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \regfile|regs[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[5]~33_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][5] .is_wysiwyg = "true";
defparam \regfile|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
fiftyfivenm_lcell_comb \ula|Mux26~9 (
// Equation(s):
// \ula|Mux26~9_combout  = (\pc|PC [5] & (((\pc|PC [7])))) # (!\pc|PC [5] & (\regfile|regs[1][5]~q  & (\pc|PC [2] & !\pc|PC [7])))

	.dataa(\regfile|regs[1][5]~q ),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\ula|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~9 .lut_mask = 16'hF008;
defparam \ula|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
fiftyfivenm_lcell_comb \ula|Mux26~10 (
// Equation(s):
// \ula|Mux26~10_combout  = (\ula|Mux26~9_combout  & ((\pc|PC [5] & (\pc|PC [4])) # (!\pc|PC [5] & (!\pc|PC [4] & \pc|PC [2]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\ula|Mux26~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~10 .lut_mask = 16'h9800;
defparam \ula|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
fiftyfivenm_lcell_comb \ula|Mux26~8 (
// Equation(s):
// \ula|Mux26~8_combout  = (!\pc|PC [3] & (!\pc|PC [6] & \ula|Mux26~10_combout ))

	.dataa(\pc|PC [3]),
	.datab(gnd),
	.datac(\pc|PC [6]),
	.datad(\ula|Mux26~10_combout ),
	.cin(gnd),
	.combout(\ula|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux26~8 .lut_mask = 16'h0500;
defparam \ula|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
fiftyfivenm_lcell_comb \mux_valor_write_data|saida[4]~32 (
// Equation(s):
// \mux_valor_write_data|saida[4]~32_combout  = (\ula|Mux27~0_combout  & (((!\uc|Decoder0~0_combout ) # (!\pc|PC [5])) # (!\pc|PC [7])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\ula|Mux27~0_combout ),
	.datad(\uc|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux_valor_write_data|saida[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux_valor_write_data|saida[4]~32 .lut_mask = 16'h70F0;
defparam \mux_valor_write_data|saida[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \regfile|regs[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mux_valor_write_data|saida[4]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|regs[1][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|regs[1][4] .is_wysiwyg = "true";
defparam \regfile|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
fiftyfivenm_lcell_comb \mux_in_2_ALU|saida[4]~14 (
// Equation(s):
// \mux_in_2_ALU|saida[4]~14_combout  = (\mux_in_2_ALU|saida[15]~15_combout  & ((\regfile|regs[1][4]~q ) # ((\imen|memoria_ROM~46_combout  & \uc|WideOr0~13_combout )))) # (!\mux_in_2_ALU|saida[15]~15_combout  & (((\imen|memoria_ROM~46_combout  & 
// \uc|WideOr0~13_combout ))))

	.dataa(\mux_in_2_ALU|saida[15]~15_combout ),
	.datab(\regfile|regs[1][4]~q ),
	.datac(\imen|memoria_ROM~46_combout ),
	.datad(\uc|WideOr0~13_combout ),
	.cin(gnd),
	.combout(\mux_in_2_ALU|saida[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_in_2_ALU|saida[4]~14 .lut_mask = 16'hF888;
defparam \mux_in_2_ALU|saida[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
fiftyfivenm_lcell_comb \ula|Mux27~0 (
// Equation(s):
// \ula|Mux27~0_combout  = (\mux_in_2_ALU|saida[4]~14_combout  & ((\ula_ctrl|Mux3~9_combout ) # ((\regfile|ReadData1[0]~1_combout  & \regfile|regs[1][4]~q )))) # (!\mux_in_2_ALU|saida[4]~14_combout  & (\regfile|ReadData1[0]~1_combout  & 
// (\regfile|regs[1][4]~q  & \ula_ctrl|Mux3~9_combout )))

	.dataa(\regfile|ReadData1[0]~1_combout ),
	.datab(\regfile|regs[1][4]~q ),
	.datac(\mux_in_2_ALU|saida[4]~14_combout ),
	.datad(\ula_ctrl|Mux3~9_combout ),
	.cin(gnd),
	.combout(\ula|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux27~0 .lut_mask = 16'hF880;
defparam \ula|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \cabo_and_out~10 (
// Equation(s):
// \cabo_and_out~10_combout  = (!\ula|Mux24~15_combout  & (!\ula|Mux25~15_combout  & (!\ula|Mux26~8_combout  & !\ula|Mux27~0_combout )))

	.dataa(\ula|Mux24~15_combout ),
	.datab(\ula|Mux25~15_combout ),
	.datac(\ula|Mux26~8_combout ),
	.datad(\ula|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~10 .lut_mask = 16'h0001;
defparam \cabo_and_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
fiftyfivenm_lcell_comb \cabo_and_out~11 (
// Equation(s):
// \cabo_and_out~11_combout  = (\cabo_and_out~9_combout  & (!\ula|Mux29~0_combout  & (!\ula|Mux28~0_combout  & \cabo_and_out~10_combout )))

	.dataa(\cabo_and_out~9_combout ),
	.datab(\ula|Mux29~0_combout ),
	.datac(\ula|Mux28~0_combout ),
	.datad(\cabo_and_out~10_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~11 .lut_mask = 16'h0200;
defparam \cabo_and_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
fiftyfivenm_lcell_comb \cabo_and_out~13 (
// Equation(s):
// \cabo_and_out~13_combout  = (\ula|Mux17~15_combout ) # (((\ula|Mux18~12_combout ) # (!\cabo_and_out~11_combout )) # (!\cabo_and_out~12_combout ))

	.dataa(\ula|Mux17~15_combout ),
	.datab(\cabo_and_out~12_combout ),
	.datac(\ula|Mux18~12_combout ),
	.datad(\cabo_and_out~11_combout ),
	.cin(gnd),
	.combout(\cabo_and_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \cabo_and_out~13 .lut_mask = 16'hFBFF;
defparam \cabo_and_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \pc|PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[4]~34_combout ),
	.asdata(\somador_pc4|somador_out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[4] .is_wysiwyg = "true";
defparam \pc|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~39 (
// Equation(s):
// \imen|memoria_ROM~39_combout  = (\pc|PC [5] & ((\pc|PC [3] $ (!\pc|PC [2])) # (!\pc|PC [4]))) # (!\pc|PC [5] & (\pc|PC [3] $ (((\pc|PC [4])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~39_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~39 .lut_mask = 16'h95FA;
defparam \imen|memoria_ROM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~35 (
// Equation(s):
// \imen|memoria_ROM~35_combout  = (\pc|PC [2] & ((\pc|PC [4] & ((\pc|PC [3]) # (\pc|PC [5]))) # (!\pc|PC [4] & (!\pc|PC [3])))) # (!\pc|PC [2] & (\pc|PC [5] & (\pc|PC [4] $ (\pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~35_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~35 .lut_mask = 16'h9E82;
defparam \imen|memoria_ROM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~36 (
// Equation(s):
// \imen|memoria_ROM~36_combout  = (\pc|PC [3] & (((\pc|PC [5])) # (!\pc|PC [2]))) # (!\pc|PC [3] & (\pc|PC [4] & ((\pc|PC [2]) # (\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~36_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~36 .lut_mask = 16'hFC58;
defparam \imen|memoria_ROM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~37 (
// Equation(s):
// \imen|memoria_ROM~37_combout  = (\pc|PC [3]) # ((\pc|PC [5]) # (\pc|PC [2] $ (\pc|PC [4])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~37_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~37 .lut_mask = 16'hFFF6;
defparam \imen|memoria_ROM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
fiftyfivenm_lcell_comb \imen|memoria_ROM~38 (
// Equation(s):
// \imen|memoria_ROM~38_combout  = (\pc|PC [6] & (\pc|PC [7])) # (!\pc|PC [6] & ((\pc|PC [7] & (!\imen|memoria_ROM~36_combout )) # (!\pc|PC [7] & ((!\imen|memoria_ROM~37_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~36_combout ),
	.datad(\imen|memoria_ROM~37_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~38_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~38 .lut_mask = 16'h8C9D;
defparam \imen|memoria_ROM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~40 (
// Equation(s):
// \imen|memoria_ROM~40_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~38_combout  & (\imen|memoria_ROM~39_combout )) # (!\imen|memoria_ROM~38_combout  & ((\imen|memoria_ROM~35_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~38_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~39_combout ),
	.datac(\imen|memoria_ROM~35_combout ),
	.datad(\imen|memoria_ROM~38_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~40_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~40 .lut_mask = 16'hDDA0;
defparam \imen|memoria_ROM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
fiftyfivenm_lcell_comb \somador_pc4|somador_out[5]~6 (
// Equation(s):
// \somador_pc4|somador_out[5]~6_combout  = (\pc|PC [5] & (!\somador_pc4|somador_out[4]~5 )) # (!\pc|PC [5] & ((\somador_pc4|somador_out[4]~5 ) # (GND)))
// \somador_pc4|somador_out[5]~7  = CARRY((!\somador_pc4|somador_out[4]~5 ) # (!\pc|PC [5]))

	.dataa(\pc|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[4]~5 ),
	.combout(\somador_pc4|somador_out[5]~6_combout ),
	.cout(\somador_pc4|somador_out[5]~7 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[5]~6 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
fiftyfivenm_lcell_comb \pc|PC[5]~36 (
// Equation(s):
// \pc|PC[5]~36_combout  = (\imen|memoria_ROM~40_combout  & ((\somador_pc4|somador_out[5]~6_combout  & (\pc|PC[4]~35  & VCC)) # (!\somador_pc4|somador_out[5]~6_combout  & (!\pc|PC[4]~35 )))) # (!\imen|memoria_ROM~40_combout  & 
// ((\somador_pc4|somador_out[5]~6_combout  & (!\pc|PC[4]~35 )) # (!\somador_pc4|somador_out[5]~6_combout  & ((\pc|PC[4]~35 ) # (GND)))))
// \pc|PC[5]~37  = CARRY((\imen|memoria_ROM~40_combout  & (!\somador_pc4|somador_out[5]~6_combout  & !\pc|PC[4]~35 )) # (!\imen|memoria_ROM~40_combout  & ((!\pc|PC[4]~35 ) # (!\somador_pc4|somador_out[5]~6_combout ))))

	.dataa(\imen|memoria_ROM~40_combout ),
	.datab(\somador_pc4|somador_out[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[4]~35 ),
	.combout(\pc|PC[5]~36_combout ),
	.cout(\pc|PC[5]~37 ));
// synopsys translate_off
defparam \pc|PC[5]~36 .lut_mask = 16'h9617;
defparam \pc|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \pc|PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[5]~36_combout ),
	.asdata(\somador_pc4|somador_out[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[5] .is_wysiwyg = "true";
defparam \pc|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
fiftyfivenm_lcell_comb \somador_pc4|somador_out[6]~8 (
// Equation(s):
// \somador_pc4|somador_out[6]~8_combout  = (\pc|PC [6] & (\somador_pc4|somador_out[5]~7  $ (GND))) # (!\pc|PC [6] & (!\somador_pc4|somador_out[5]~7  & VCC))
// \somador_pc4|somador_out[6]~9  = CARRY((\pc|PC [6] & !\somador_pc4|somador_out[5]~7 ))

	.dataa(\pc|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[5]~7 ),
	.combout(\somador_pc4|somador_out[6]~8_combout ),
	.cout(\somador_pc4|somador_out[6]~9 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[6]~8 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
fiftyfivenm_lcell_comb \somador_pc4|somador_out[7]~10 (
// Equation(s):
// \somador_pc4|somador_out[7]~10_combout  = (\pc|PC [7] & (!\somador_pc4|somador_out[6]~9 )) # (!\pc|PC [7] & ((\somador_pc4|somador_out[6]~9 ) # (GND)))
// \somador_pc4|somador_out[7]~11  = CARRY((!\somador_pc4|somador_out[6]~9 ) # (!\pc|PC [7]))

	.dataa(\pc|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[6]~9 ),
	.combout(\somador_pc4|somador_out[7]~10_combout ),
	.cout(\somador_pc4|somador_out[7]~11 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[7]~10 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
fiftyfivenm_lcell_comb \pc|PC[6]~38 (
// Equation(s):
// \pc|PC[6]~38_combout  = ((\imen|memoria_ROM~46_combout  $ (\somador_pc4|somador_out[6]~8_combout  $ (!\pc|PC[5]~37 )))) # (GND)
// \pc|PC[6]~39  = CARRY((\imen|memoria_ROM~46_combout  & ((\somador_pc4|somador_out[6]~8_combout ) # (!\pc|PC[5]~37 ))) # (!\imen|memoria_ROM~46_combout  & (\somador_pc4|somador_out[6]~8_combout  & !\pc|PC[5]~37 )))

	.dataa(\imen|memoria_ROM~46_combout ),
	.datab(\somador_pc4|somador_out[6]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[5]~37 ),
	.combout(\pc|PC[6]~38_combout ),
	.cout(\pc|PC[6]~39 ));
// synopsys translate_off
defparam \pc|PC[6]~38 .lut_mask = 16'h698E;
defparam \pc|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
fiftyfivenm_lcell_comb \pc|PC[7]~40 (
// Equation(s):
// \pc|PC[7]~40_combout  = (\somador_pc4|somador_out[7]~10_combout  & ((\imen|memoria_ROM~34_combout  & (\pc|PC[6]~39  & VCC)) # (!\imen|memoria_ROM~34_combout  & (!\pc|PC[6]~39 )))) # (!\somador_pc4|somador_out[7]~10_combout  & 
// ((\imen|memoria_ROM~34_combout  & (!\pc|PC[6]~39 )) # (!\imen|memoria_ROM~34_combout  & ((\pc|PC[6]~39 ) # (GND)))))
// \pc|PC[7]~41  = CARRY((\somador_pc4|somador_out[7]~10_combout  & (!\imen|memoria_ROM~34_combout  & !\pc|PC[6]~39 )) # (!\somador_pc4|somador_out[7]~10_combout  & ((!\pc|PC[6]~39 ) # (!\imen|memoria_ROM~34_combout ))))

	.dataa(\somador_pc4|somador_out[7]~10_combout ),
	.datab(\imen|memoria_ROM~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[6]~39 ),
	.combout(\pc|PC[7]~40_combout ),
	.cout(\pc|PC[7]~41 ));
// synopsys translate_off
defparam \pc|PC[7]~40 .lut_mask = 16'h9617;
defparam \pc|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \pc|PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[7]~40_combout ),
	.asdata(\somador_pc4|somador_out[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[7] .is_wysiwyg = "true";
defparam \pc|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~18 (
// Equation(s):
// \imen|memoria_ROM~18_combout  = (\pc|PC [5] & ((\pc|PC [7]) # (!\pc|PC [4]))) # (!\pc|PC [5] & ((\pc|PC [4])))

	.dataa(gnd),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~18_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~18 .lut_mask = 16'hCFF0;
defparam \imen|memoria_ROM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~19 (
// Equation(s):
// \imen|memoria_ROM~19_combout  = (\pc|PC [4] & (!\pc|PC [7] & (!\pc|PC [5]))) # (!\pc|PC [4] & (((\pc|PC [6]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [6]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~19_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~19 .lut_mask = 16'h11F0;
defparam \imen|memoria_ROM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~20 (
// Equation(s):
// \imen|memoria_ROM~20_combout  = (\pc|PC [3] & (\imen|memoria_ROM~18_combout  $ (((\imen|memoria_ROM~19_combout ) # (!\pc|PC [7]))))) # (!\pc|PC [3] & (\imen|memoria_ROM~18_combout  & ((\pc|PC [7]) # (!\imen|memoria_ROM~19_combout ))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~18_combout ),
	.datad(\imen|memoria_ROM~19_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~20_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~20 .lut_mask = 16'h4AD2;
defparam \imen|memoria_ROM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~21 (
// Equation(s):
// \imen|memoria_ROM~21_combout  = (\pc|PC [3] & (\pc|PC [7] $ ((\imen|memoria_ROM~18_combout )))) # (!\pc|PC [3] & ((\imen|memoria_ROM~19_combout ) # ((\pc|PC [7] & !\imen|memoria_ROM~18_combout ))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~18_combout ),
	.datad(\imen|memoria_ROM~19_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~21_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~21 .lut_mask = 16'h7D2C;
defparam \imen|memoria_ROM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~22 (
// Equation(s):
// \imen|memoria_ROM~22_combout  = \imen|memoria_ROM~21_combout  $ (((!\pc|PC [2] & !\imen|memoria_ROM~20_combout )))

	.dataa(\pc|PC [2]),
	.datab(gnd),
	.datac(\imen|memoria_ROM~20_combout ),
	.datad(\imen|memoria_ROM~21_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~22_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~22 .lut_mask = 16'hFA05;
defparam \imen|memoria_ROM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \pc|PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[3]~32_combout ),
	.asdata(\somador_pc4|somador_out[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[3] .is_wysiwyg = "true";
defparam \pc|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~45 (
// Equation(s):
// \imen|memoria_ROM~45_combout  = (\pc|PC [3] & (((!\pc|PC [4])))) # (!\pc|PC [3] & ((\pc|PC [2] & ((!\pc|PC [4]) # (!\pc|PC [5]))) # (!\pc|PC [2] & ((\pc|PC [5]) # (\pc|PC [4])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~45_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~45 .lut_mask = 16'h15FE;
defparam \imen|memoria_ROM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~41 (
// Equation(s):
// \imen|memoria_ROM~41_combout  = (\pc|PC [2] & (\pc|PC [3] $ (((\pc|PC [5]) # (!\pc|PC [4]))))) # (!\pc|PC [2] & ((\pc|PC [5] & (\pc|PC [3] & !\pc|PC [4])) # (!\pc|PC [5] & (!\pc|PC [3] & \pc|PC [4]))))

	.dataa(\pc|PC [5]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~41_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~41 .lut_mask = 16'h492C;
defparam \imen|memoria_ROM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~43 (
// Equation(s):
// \imen|memoria_ROM~43_combout  = (\pc|PC [3] & (\pc|PC [2] & (\pc|PC [4] & \pc|PC [5]))) # (!\pc|PC [3] & (!\pc|PC [2] & (\pc|PC [4] $ (\pc|PC [5]))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~43_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~43 .lut_mask = 16'h8110;
defparam \imen|memoria_ROM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~42 (
// Equation(s):
// \imen|memoria_ROM~42_combout  = (\pc|PC [4] & (((!\pc|PC [3] & \pc|PC [5])))) # (!\pc|PC [4] & (\pc|PC [3] & ((!\pc|PC [5]) # (!\pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~42_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~42 .lut_mask = 16'h1A50;
defparam \imen|memoria_ROM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~44 (
// Equation(s):
// \imen|memoria_ROM~44_combout  = (\pc|PC [7] & ((\pc|PC [6]) # ((\imen|memoria_ROM~42_combout )))) # (!\pc|PC [7] & (!\pc|PC [6] & (\imen|memoria_ROM~43_combout )))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~43_combout ),
	.datad(\imen|memoria_ROM~42_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~44_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~44 .lut_mask = 16'hBA98;
defparam \imen|memoria_ROM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~46 (
// Equation(s):
// \imen|memoria_ROM~46_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~44_combout  & (\imen|memoria_ROM~45_combout )) # (!\imen|memoria_ROM~44_combout  & ((\imen|memoria_ROM~41_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~44_combout ))))

	.dataa(\imen|memoria_ROM~45_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~41_combout ),
	.datad(\imen|memoria_ROM~44_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~46_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~46 .lut_mask = 16'hBBC0;
defparam \imen|memoria_ROM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \pc|PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[6]~38_combout ),
	.asdata(\somador_pc4|somador_out[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[6] .is_wysiwyg = "true";
defparam \pc|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~16 (
// Equation(s):
// \imen|memoria_ROM~16_combout  = (\pc|PC [2] & ((\pc|PC [4] & ((\pc|PC [5]) # (!\pc|PC [3]))) # (!\pc|PC [4] & ((!\pc|PC [5]))))) # (!\pc|PC [2] & (((\pc|PC [5]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~16_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~16 .lut_mask = 16'hDD2A;
defparam \imen|memoria_ROM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~13 (
// Equation(s):
// \imen|memoria_ROM~13_combout  = (\pc|PC [5] & (\pc|PC [2] $ (\pc|PC [4] $ (!\pc|PC [3])))) # (!\pc|PC [5] & (((!\pc|PC [4] & \pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~13_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~13 .lut_mask = 16'h6930;
defparam \imen|memoria_ROM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~14 (
// Equation(s):
// \imen|memoria_ROM~14_combout  = (\pc|PC [2] & ((\pc|PC [4] & (\pc|PC [3])) # (!\pc|PC [4] & ((\pc|PC [5]) # (!\pc|PC [3]))))) # (!\pc|PC [2] & (\pc|PC [5] $ (((\pc|PC [4]) # (\pc|PC [3])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~14_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~14 .lut_mask = 16'hA3D6;
defparam \imen|memoria_ROM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~15 (
// Equation(s):
// \imen|memoria_ROM~15_combout  = (!\pc|PC [7] & ((\pc|PC [6] & (\imen|memoria_ROM~13_combout )) # (!\pc|PC [6] & ((!\imen|memoria_ROM~14_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~13_combout ),
	.datad(\imen|memoria_ROM~14_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~15_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~15 .lut_mask = 16'h2031;
defparam \imen|memoria_ROM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~17 (
// Equation(s):
// \imen|memoria_ROM~17_combout  = (\imen|memoria_ROM~15_combout ) # ((\pc|PC [6] & (\pc|PC [7] & !\imen|memoria_ROM~16_combout )))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [7]),
	.datac(\imen|memoria_ROM~16_combout ),
	.datad(\imen|memoria_ROM~15_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~17_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~17 .lut_mask = 16'hFF08;
defparam \imen|memoria_ROM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \pc|PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[2]~30_combout ),
	.asdata(\somador_pc4|somador_out[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[2] .is_wysiwyg = "true";
defparam \pc|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~48 (
// Equation(s):
// \imen|memoria_ROM~48_combout  = (\pc|PC [5] & (((\pc|PC [3] & \pc|PC [4])))) # (!\pc|PC [5] & (\pc|PC [7] $ (\pc|PC [3] $ (\pc|PC [4]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~48_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~48 .lut_mask = 16'hC096;
defparam \imen|memoria_ROM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~47 (
// Equation(s):
// \imen|memoria_ROM~47_combout  = (\pc|PC [3] & (!\pc|PC [4] & ((\pc|PC [7]) # (\pc|PC [5])))) # (!\pc|PC [3] & (\pc|PC [4] & ((\pc|PC [7]) # (!\pc|PC [5]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~47_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~47 .lut_mask = 16'h2C38;
defparam \imen|memoria_ROM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~49 (
// Equation(s):
// \imen|memoria_ROM~49_combout  = (\pc|PC [6] & ((\pc|PC [2] & (!\imen|memoria_ROM~48_combout )) # (!\pc|PC [2] & ((\imen|memoria_ROM~47_combout )))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~48_combout ),
	.datad(\imen|memoria_ROM~47_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~49_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~49 .lut_mask = 16'h4C08;
defparam \imen|memoria_ROM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
fiftyfivenm_lcell_comb \somador_pc4|somador_out[8]~12 (
// Equation(s):
// \somador_pc4|somador_out[8]~12_combout  = (\pc|PC [8] & (\somador_pc4|somador_out[7]~11  $ (GND))) # (!\pc|PC [8] & (!\somador_pc4|somador_out[7]~11  & VCC))
// \somador_pc4|somador_out[8]~13  = CARRY((\pc|PC [8] & !\somador_pc4|somador_out[7]~11 ))

	.dataa(\pc|PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[7]~11 ),
	.combout(\somador_pc4|somador_out[8]~12_combout ),
	.cout(\somador_pc4|somador_out[8]~13 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[8]~12 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
fiftyfivenm_lcell_comb \pc|PC[8]~42 (
// Equation(s):
// \pc|PC[8]~42_combout  = ((\imen|memoria_ROM~49_combout  $ (\somador_pc4|somador_out[8]~12_combout  $ (!\pc|PC[7]~41 )))) # (GND)
// \pc|PC[8]~43  = CARRY((\imen|memoria_ROM~49_combout  & ((\somador_pc4|somador_out[8]~12_combout ) # (!\pc|PC[7]~41 ))) # (!\imen|memoria_ROM~49_combout  & (\somador_pc4|somador_out[8]~12_combout  & !\pc|PC[7]~41 )))

	.dataa(\imen|memoria_ROM~49_combout ),
	.datab(\somador_pc4|somador_out[8]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[7]~41 ),
	.combout(\pc|PC[8]~42_combout ),
	.cout(\pc|PC[8]~43 ));
// synopsys translate_off
defparam \pc|PC[8]~42 .lut_mask = 16'h698E;
defparam \pc|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \pc|PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[8]~42_combout ),
	.asdata(\somador_pc4|somador_out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[8] .is_wysiwyg = "true";
defparam \pc|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N16
fiftyfivenm_lcell_comb \somador_pc4|somador_out[9]~14 (
// Equation(s):
// \somador_pc4|somador_out[9]~14_combout  = (\pc|PC [9] & (!\somador_pc4|somador_out[8]~13 )) # (!\pc|PC [9] & ((\somador_pc4|somador_out[8]~13 ) # (GND)))
// \somador_pc4|somador_out[9]~15  = CARRY((!\somador_pc4|somador_out[8]~13 ) # (!\pc|PC [9]))

	.dataa(\pc|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[8]~13 ),
	.combout(\somador_pc4|somador_out[9]~14_combout ),
	.cout(\somador_pc4|somador_out[9]~15 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[9]~14 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~51 (
// Equation(s):
// \imen|memoria_ROM~51_combout  = (\pc|PC [7] & (!\pc|PC [3] & ((!\pc|PC [5]) # (!\pc|PC [2])))) # (!\pc|PC [7] & (\pc|PC [3] $ (((!\pc|PC [2] & \pc|PC [5])))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~51_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~51 .lut_mask = 16'h435A;
defparam \imen|memoria_ROM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~50 (
// Equation(s):
// \imen|memoria_ROM~50_combout  = (\pc|PC [3] & (\pc|PC [2] & (!\pc|PC [5] & !\pc|PC [7]))) # (!\pc|PC [3] & (\pc|PC [7] $ (((\pc|PC [2] & \pc|PC [5])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [7]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~50_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~50 .lut_mask = 16'h1328;
defparam \imen|memoria_ROM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~52 (
// Equation(s):
// \imen|memoria_ROM~52_combout  = (\pc|PC [6] & ((\pc|PC [4] & ((\imen|memoria_ROM~50_combout ))) # (!\pc|PC [4] & (!\imen|memoria_ROM~51_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(\imen|memoria_ROM~51_combout ),
	.datad(\imen|memoria_ROM~50_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~52_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~52 .lut_mask = 16'h8A02;
defparam \imen|memoria_ROM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
fiftyfivenm_lcell_comb \pc|PC[9]~44 (
// Equation(s):
// \pc|PC[9]~44_combout  = (\somador_pc4|somador_out[9]~14_combout  & ((\imen|memoria_ROM~52_combout  & (\pc|PC[8]~43  & VCC)) # (!\imen|memoria_ROM~52_combout  & (!\pc|PC[8]~43 )))) # (!\somador_pc4|somador_out[9]~14_combout  & 
// ((\imen|memoria_ROM~52_combout  & (!\pc|PC[8]~43 )) # (!\imen|memoria_ROM~52_combout  & ((\pc|PC[8]~43 ) # (GND)))))
// \pc|PC[9]~45  = CARRY((\somador_pc4|somador_out[9]~14_combout  & (!\imen|memoria_ROM~52_combout  & !\pc|PC[8]~43 )) # (!\somador_pc4|somador_out[9]~14_combout  & ((!\pc|PC[8]~43 ) # (!\imen|memoria_ROM~52_combout ))))

	.dataa(\somador_pc4|somador_out[9]~14_combout ),
	.datab(\imen|memoria_ROM~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[8]~43 ),
	.combout(\pc|PC[9]~44_combout ),
	.cout(\pc|PC[9]~45 ));
// synopsys translate_off
defparam \pc|PC[9]~44 .lut_mask = 16'h9617;
defparam \pc|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \pc|PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[9]~44_combout ),
	.asdata(\somador_pc4|somador_out[9]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[9] .is_wysiwyg = "true";
defparam \pc|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
fiftyfivenm_lcell_comb \somador_pc4|somador_out[10]~16 (
// Equation(s):
// \somador_pc4|somador_out[10]~16_combout  = (\pc|PC [10] & (\somador_pc4|somador_out[9]~15  $ (GND))) # (!\pc|PC [10] & (!\somador_pc4|somador_out[9]~15  & VCC))
// \somador_pc4|somador_out[10]~17  = CARRY((\pc|PC [10] & !\somador_pc4|somador_out[9]~15 ))

	.dataa(\pc|PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[9]~15 ),
	.combout(\somador_pc4|somador_out[10]~16_combout ),
	.cout(\somador_pc4|somador_out[10]~17 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[10]~16 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~54 (
// Equation(s):
// \imen|memoria_ROM~54_combout  = (\pc|PC [2] & (\pc|PC [3] $ (((\pc|PC [5]) # (!\pc|PC [4]))))) # (!\pc|PC [2] & (\pc|PC [3] & (!\pc|PC [4] & \pc|PC [5])))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [5]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~54_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~54 .lut_mask = 16'h5920;
defparam \imen|memoria_ROM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~53 (
// Equation(s):
// \imen|memoria_ROM~53_combout  = \pc|PC [4] $ (((\pc|PC [3]) # ((\pc|PC [5] & \pc|PC [2]))))

	.dataa(\pc|PC [4]),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~53_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~53 .lut_mask = 16'h556A;
defparam \imen|memoria_ROM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~55 (
// Equation(s):
// \imen|memoria_ROM~55_combout  = (\pc|PC [6] & ((\pc|PC [7] & ((\imen|memoria_ROM~53_combout ))) # (!\pc|PC [7] & (\imen|memoria_ROM~54_combout ))))

	.dataa(\imen|memoria_ROM~54_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [7]),
	.datad(\imen|memoria_ROM~53_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~55_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~55 .lut_mask = 16'hC808;
defparam \imen|memoria_ROM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
fiftyfivenm_lcell_comb \pc|PC[10]~46 (
// Equation(s):
// \pc|PC[10]~46_combout  = ((\somador_pc4|somador_out[10]~16_combout  $ (\imen|memoria_ROM~55_combout  $ (!\pc|PC[9]~45 )))) # (GND)
// \pc|PC[10]~47  = CARRY((\somador_pc4|somador_out[10]~16_combout  & ((\imen|memoria_ROM~55_combout ) # (!\pc|PC[9]~45 ))) # (!\somador_pc4|somador_out[10]~16_combout  & (\imen|memoria_ROM~55_combout  & !\pc|PC[9]~45 )))

	.dataa(\somador_pc4|somador_out[10]~16_combout ),
	.datab(\imen|memoria_ROM~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[9]~45 ),
	.combout(\pc|PC[10]~46_combout ),
	.cout(\pc|PC[10]~47 ));
// synopsys translate_off
defparam \pc|PC[10]~46 .lut_mask = 16'h698E;
defparam \pc|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \pc|PC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[10]~46_combout ),
	.asdata(\somador_pc4|somador_out[10]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[10] .is_wysiwyg = "true";
defparam \pc|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
fiftyfivenm_lcell_comb \somador_pc4|somador_out[11]~18 (
// Equation(s):
// \somador_pc4|somador_out[11]~18_combout  = (\pc|PC [11] & (!\somador_pc4|somador_out[10]~17 )) # (!\pc|PC [11] & ((\somador_pc4|somador_out[10]~17 ) # (GND)))
// \somador_pc4|somador_out[11]~19  = CARRY((!\somador_pc4|somador_out[10]~17 ) # (!\pc|PC [11]))

	.dataa(gnd),
	.datab(\pc|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[10]~17 ),
	.combout(\somador_pc4|somador_out[11]~18_combout ),
	.cout(\somador_pc4|somador_out[11]~19 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[11]~18 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
fiftyfivenm_lcell_comb \pc|PC[11]~48 (
// Equation(s):
// \pc|PC[11]~48_combout  = (\imen|memoria_ROM~55_combout  & ((\somador_pc4|somador_out[11]~18_combout  & (\pc|PC[10]~47  & VCC)) # (!\somador_pc4|somador_out[11]~18_combout  & (!\pc|PC[10]~47 )))) # (!\imen|memoria_ROM~55_combout  & 
// ((\somador_pc4|somador_out[11]~18_combout  & (!\pc|PC[10]~47 )) # (!\somador_pc4|somador_out[11]~18_combout  & ((\pc|PC[10]~47 ) # (GND)))))
// \pc|PC[11]~49  = CARRY((\imen|memoria_ROM~55_combout  & (!\somador_pc4|somador_out[11]~18_combout  & !\pc|PC[10]~47 )) # (!\imen|memoria_ROM~55_combout  & ((!\pc|PC[10]~47 ) # (!\somador_pc4|somador_out[11]~18_combout ))))

	.dataa(\imen|memoria_ROM~55_combout ),
	.datab(\somador_pc4|somador_out[11]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[10]~47 ),
	.combout(\pc|PC[11]~48_combout ),
	.cout(\pc|PC[11]~49 ));
// synopsys translate_off
defparam \pc|PC[11]~48 .lut_mask = 16'h9617;
defparam \pc|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \pc|PC[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[11]~48_combout ),
	.asdata(\somador_pc4|somador_out[11]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[11] .is_wysiwyg = "true";
defparam \pc|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
fiftyfivenm_lcell_comb \somador_pc4|somador_out[12]~20 (
// Equation(s):
// \somador_pc4|somador_out[12]~20_combout  = (\pc|PC [12] & (\somador_pc4|somador_out[11]~19  $ (GND))) # (!\pc|PC [12] & (!\somador_pc4|somador_out[11]~19  & VCC))
// \somador_pc4|somador_out[12]~21  = CARRY((\pc|PC [12] & !\somador_pc4|somador_out[11]~19 ))

	.dataa(gnd),
	.datab(\pc|PC [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[11]~19 ),
	.combout(\somador_pc4|somador_out[12]~20_combout ),
	.cout(\somador_pc4|somador_out[12]~21 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[12]~20 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
fiftyfivenm_lcell_comb \pc|PC[12]~50 (
// Equation(s):
// \pc|PC[12]~50_combout  = ((\somador_pc4|somador_out[12]~20_combout  $ (\imen|memoria_ROM~55_combout  $ (!\pc|PC[11]~49 )))) # (GND)
// \pc|PC[12]~51  = CARRY((\somador_pc4|somador_out[12]~20_combout  & ((\imen|memoria_ROM~55_combout ) # (!\pc|PC[11]~49 ))) # (!\somador_pc4|somador_out[12]~20_combout  & (\imen|memoria_ROM~55_combout  & !\pc|PC[11]~49 )))

	.dataa(\somador_pc4|somador_out[12]~20_combout ),
	.datab(\imen|memoria_ROM~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[11]~49 ),
	.combout(\pc|PC[12]~50_combout ),
	.cout(\pc|PC[12]~51 ));
// synopsys translate_off
defparam \pc|PC[12]~50 .lut_mask = 16'h698E;
defparam \pc|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \pc|PC[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[12]~50_combout ),
	.asdata(\somador_pc4|somador_out[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[12] .is_wysiwyg = "true";
defparam \pc|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
fiftyfivenm_lcell_comb \somador_pc4|somador_out[13]~22 (
// Equation(s):
// \somador_pc4|somador_out[13]~22_combout  = (\pc|PC [13] & (!\somador_pc4|somador_out[12]~21 )) # (!\pc|PC [13] & ((\somador_pc4|somador_out[12]~21 ) # (GND)))
// \somador_pc4|somador_out[13]~23  = CARRY((!\somador_pc4|somador_out[12]~21 ) # (!\pc|PC [13]))

	.dataa(gnd),
	.datab(\pc|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[12]~21 ),
	.combout(\somador_pc4|somador_out[13]~22_combout ),
	.cout(\somador_pc4|somador_out[13]~23 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[13]~22 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~57 (
// Equation(s):
// \imen|memoria_ROM~57_combout  = (!\pc|PC [7] & (\pc|PC [3] & (\pc|PC [2] & !\pc|PC [5])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~57_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~57 .lut_mask = 16'h0040;
defparam \imen|memoria_ROM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
fiftyfivenm_lcell_comb \imen|memoria_ROM~58 (
// Equation(s):
// \imen|memoria_ROM~58_combout  = (\pc|PC [2] & (\pc|PC [5] & ((\pc|PC [3]) # (!\pc|PC [7])))) # (!\pc|PC [2] & (!\pc|PC [7] & (\pc|PC [3] & !\pc|PC [5])))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~58_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~58 .lut_mask = 16'hD004;
defparam \imen|memoria_ROM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~59 (
// Equation(s):
// \imen|memoria_ROM~59_combout  = (\pc|PC [6] & (\pc|PC [4])) # (!\pc|PC [6] & ((\pc|PC [4] & (\imen|memoria_ROM~57_combout )) # (!\pc|PC [4] & ((\imen|memoria_ROM~58_combout )))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [4]),
	.datac(\imen|memoria_ROM~57_combout ),
	.datad(\imen|memoria_ROM~58_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~59_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~59 .lut_mask = 16'hD9C8;
defparam \imen|memoria_ROM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~56 (
// Equation(s):
// \imen|memoria_ROM~56_combout  = (\pc|PC [3] & ((\pc|PC [7]) # ((\pc|PC [5])))) # (!\pc|PC [3] & (\pc|PC [2] & ((\pc|PC [5]) # (!\pc|PC [7]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [2]),
	.datac(\pc|PC [3]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~56_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~56 .lut_mask = 16'hFCA4;
defparam \imen|memoria_ROM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~60 (
// Equation(s):
// \imen|memoria_ROM~60_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~59_combout  & ((\imen|memoria_ROM~50_combout ))) # (!\imen|memoria_ROM~59_combout  & (\imen|memoria_ROM~56_combout )))) # (!\pc|PC [6] & (\imen|memoria_ROM~59_combout ))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~59_combout ),
	.datac(\imen|memoria_ROM~56_combout ),
	.datad(\imen|memoria_ROM~50_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~60_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~60 .lut_mask = 16'hEC64;
defparam \imen|memoria_ROM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
fiftyfivenm_lcell_comb \pc|PC[13]~52 (
// Equation(s):
// \pc|PC[13]~52_combout  = (\somador_pc4|somador_out[13]~22_combout  & ((\imen|memoria_ROM~60_combout  & (\pc|PC[12]~51  & VCC)) # (!\imen|memoria_ROM~60_combout  & (!\pc|PC[12]~51 )))) # (!\somador_pc4|somador_out[13]~22_combout  & 
// ((\imen|memoria_ROM~60_combout  & (!\pc|PC[12]~51 )) # (!\imen|memoria_ROM~60_combout  & ((\pc|PC[12]~51 ) # (GND)))))
// \pc|PC[13]~53  = CARRY((\somador_pc4|somador_out[13]~22_combout  & (!\imen|memoria_ROM~60_combout  & !\pc|PC[12]~51 )) # (!\somador_pc4|somador_out[13]~22_combout  & ((!\pc|PC[12]~51 ) # (!\imen|memoria_ROM~60_combout ))))

	.dataa(\somador_pc4|somador_out[13]~22_combout ),
	.datab(\imen|memoria_ROM~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[12]~51 ),
	.combout(\pc|PC[13]~52_combout ),
	.cout(\pc|PC[13]~53 ));
// synopsys translate_off
defparam \pc|PC[13]~52 .lut_mask = 16'h9617;
defparam \pc|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \pc|PC[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[13]~52_combout ),
	.asdata(\somador_pc4|somador_out[13]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[13] .is_wysiwyg = "true";
defparam \pc|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
fiftyfivenm_lcell_comb \somador_pc4|somador_out[14]~24 (
// Equation(s):
// \somador_pc4|somador_out[14]~24_combout  = (\pc|PC [14] & (\somador_pc4|somador_out[13]~23  $ (GND))) # (!\pc|PC [14] & (!\somador_pc4|somador_out[13]~23  & VCC))
// \somador_pc4|somador_out[14]~25  = CARRY((\pc|PC [14] & !\somador_pc4|somador_out[13]~23 ))

	.dataa(\pc|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[13]~23 ),
	.combout(\somador_pc4|somador_out[14]~24_combout ),
	.cout(\somador_pc4|somador_out[14]~25 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[14]~24 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~62 (
// Equation(s):
// \imen|memoria_ROM~62_combout  = (\pc|PC [2] & (!\pc|PC [4] & (\pc|PC [7] $ (!\pc|PC [3])))) # (!\pc|PC [2] & (\pc|PC [4] & (!\pc|PC [7] & !\pc|PC [3])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~62_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~62 .lut_mask = 16'h2006;
defparam \imen|memoria_ROM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
fiftyfivenm_lcell_comb \imen|memoria_ROM~61 (
// Equation(s):
// \imen|memoria_ROM~61_combout  = (\pc|PC [3] & (!\pc|PC [4] & ((\pc|PC [7]) # (!\pc|PC [2])))) # (!\pc|PC [3] & (\pc|PC [2] $ (((\pc|PC [4] & \pc|PC [7])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~61_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~61 .lut_mask = 16'h316A;
defparam \imen|memoria_ROM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~63 (
// Equation(s):
// \imen|memoria_ROM~63_combout  = (\pc|PC [5] & ((\pc|PC [6] & ((\imen|memoria_ROM~61_combout ))) # (!\pc|PC [6] & (\imen|memoria_ROM~62_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~62_combout ),
	.datad(\imen|memoria_ROM~61_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~63_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~63 .lut_mask = 16'hC840;
defparam \imen|memoria_ROM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
fiftyfivenm_lcell_comb \imen|memoria_ROM~64 (
// Equation(s):
// \imen|memoria_ROM~64_combout  = (\pc|PC [7] & (\pc|PC [4] $ (((\pc|PC [3]))))) # (!\pc|PC [7] & (\pc|PC [2] & (\pc|PC [4] $ (!\pc|PC [3]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~64_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~64 .lut_mask = 16'h6298;
defparam \imen|memoria_ROM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
fiftyfivenm_lcell_comb \imen|memoria_ROM~65 (
// Equation(s):
// \imen|memoria_ROM~65_combout  = (\imen|memoria_ROM~63_combout ) # ((!\pc|PC [5] & (\pc|PC [6] & \imen|memoria_ROM~64_combout )))

	.dataa(\imen|memoria_ROM~63_combout ),
	.datab(\pc|PC [5]),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~64_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~65_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~65 .lut_mask = 16'hBAAA;
defparam \imen|memoria_ROM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
fiftyfivenm_lcell_comb \pc|PC[14]~54 (
// Equation(s):
// \pc|PC[14]~54_combout  = ((\somador_pc4|somador_out[14]~24_combout  $ (\imen|memoria_ROM~65_combout  $ (!\pc|PC[13]~53 )))) # (GND)
// \pc|PC[14]~55  = CARRY((\somador_pc4|somador_out[14]~24_combout  & ((\imen|memoria_ROM~65_combout ) # (!\pc|PC[13]~53 ))) # (!\somador_pc4|somador_out[14]~24_combout  & (\imen|memoria_ROM~65_combout  & !\pc|PC[13]~53 )))

	.dataa(\somador_pc4|somador_out[14]~24_combout ),
	.datab(\imen|memoria_ROM~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[13]~53 ),
	.combout(\pc|PC[14]~54_combout ),
	.cout(\pc|PC[14]~55 ));
// synopsys translate_off
defparam \pc|PC[14]~54 .lut_mask = 16'h698E;
defparam \pc|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \pc|PC[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[14]~54_combout ),
	.asdata(\somador_pc4|somador_out[14]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[14] .is_wysiwyg = "true";
defparam \pc|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
fiftyfivenm_lcell_comb \somador_pc4|somador_out[15]~26 (
// Equation(s):
// \somador_pc4|somador_out[15]~26_combout  = (\pc|PC [15] & (!\somador_pc4|somador_out[14]~25 )) # (!\pc|PC [15] & ((\somador_pc4|somador_out[14]~25 ) # (GND)))
// \somador_pc4|somador_out[15]~27  = CARRY((!\somador_pc4|somador_out[14]~25 ) # (!\pc|PC [15]))

	.dataa(\pc|PC [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[14]~25 ),
	.combout(\somador_pc4|somador_out[15]~26_combout ),
	.cout(\somador_pc4|somador_out[15]~27 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[15]~26 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
fiftyfivenm_lcell_comb \imen|memoria_ROM~67 (
// Equation(s):
// \imen|memoria_ROM~67_combout  = (\pc|PC [2] & (!\pc|PC [4] & (!\pc|PC [7] & !\pc|PC [3])))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~67_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~67 .lut_mask = 16'h0002;
defparam \imen|memoria_ROM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~66 (
// Equation(s):
// \imen|memoria_ROM~66_combout  = (\pc|PC [4] & (!\pc|PC [2] & (\pc|PC [7] $ (!\pc|PC [3])))) # (!\pc|PC [4] & (((!\pc|PC [7] & \pc|PC [3]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [3]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~66_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~66 .lut_mask = 16'h4304;
defparam \imen|memoria_ROM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
fiftyfivenm_lcell_comb \imen|memoria_ROM~68 (
// Equation(s):
// \imen|memoria_ROM~68_combout  = (\pc|PC [6] & (\pc|PC [5])) # (!\pc|PC [6] & ((\pc|PC [5] & ((\imen|memoria_ROM~66_combout ))) # (!\pc|PC [5] & (\imen|memoria_ROM~67_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\pc|PC [5]),
	.datac(\imen|memoria_ROM~67_combout ),
	.datad(\imen|memoria_ROM~66_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~68_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~68 .lut_mask = 16'hDC98;
defparam \imen|memoria_ROM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
fiftyfivenm_lcell_comb \imen|memoria_ROM~69 (
// Equation(s):
// \imen|memoria_ROM~69_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~68_combout  & (\imen|memoria_ROM~61_combout )) # (!\imen|memoria_ROM~68_combout  & ((\imen|memoria_ROM~64_combout ))))) # (!\pc|PC [6] & (((\imen|memoria_ROM~68_combout ))))

	.dataa(\pc|PC [6]),
	.datab(\imen|memoria_ROM~61_combout ),
	.datac(\imen|memoria_ROM~68_combout ),
	.datad(\imen|memoria_ROM~64_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~69_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~69 .lut_mask = 16'hDAD0;
defparam \imen|memoria_ROM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
fiftyfivenm_lcell_comb \pc|PC[15]~56 (
// Equation(s):
// \pc|PC[15]~56_combout  = (\somador_pc4|somador_out[15]~26_combout  & ((\imen|memoria_ROM~69_combout  & (\pc|PC[14]~55  & VCC)) # (!\imen|memoria_ROM~69_combout  & (!\pc|PC[14]~55 )))) # (!\somador_pc4|somador_out[15]~26_combout  & 
// ((\imen|memoria_ROM~69_combout  & (!\pc|PC[14]~55 )) # (!\imen|memoria_ROM~69_combout  & ((\pc|PC[14]~55 ) # (GND)))))
// \pc|PC[15]~57  = CARRY((\somador_pc4|somador_out[15]~26_combout  & (!\imen|memoria_ROM~69_combout  & !\pc|PC[14]~55 )) # (!\somador_pc4|somador_out[15]~26_combout  & ((!\pc|PC[14]~55 ) # (!\imen|memoria_ROM~69_combout ))))

	.dataa(\somador_pc4|somador_out[15]~26_combout ),
	.datab(\imen|memoria_ROM~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[14]~55 ),
	.combout(\pc|PC[15]~56_combout ),
	.cout(\pc|PC[15]~57 ));
// synopsys translate_off
defparam \pc|PC[15]~56 .lut_mask = 16'h9617;
defparam \pc|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \pc|PC[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[15]~56_combout ),
	.asdata(\somador_pc4|somador_out[15]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[15] .is_wysiwyg = "true";
defparam \pc|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
fiftyfivenm_lcell_comb \somador_pc4|somador_out[16]~28 (
// Equation(s):
// \somador_pc4|somador_out[16]~28_combout  = (\pc|PC [16] & (\somador_pc4|somador_out[15]~27  $ (GND))) # (!\pc|PC [16] & (!\somador_pc4|somador_out[15]~27  & VCC))
// \somador_pc4|somador_out[16]~29  = CARRY((\pc|PC [16] & !\somador_pc4|somador_out[15]~27 ))

	.dataa(\pc|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[15]~27 ),
	.combout(\somador_pc4|somador_out[16]~28_combout ),
	.cout(\somador_pc4|somador_out[16]~29 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[16]~28 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~72 (
// Equation(s):
// \imen|memoria_ROM~72_combout  = (\pc|PC [7] & ((\pc|PC [4] & ((!\pc|PC [2]))) # (!\pc|PC [4] & ((\pc|PC [3]) # (\pc|PC [2]))))) # (!\pc|PC [7] & (\pc|PC [3] $ (((\pc|PC [4]) # (\pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [4]),
	.datad(\pc|PC [2]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~72_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~72 .lut_mask = 16'h1DDA;
defparam \imen|memoria_ROM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
fiftyfivenm_lcell_comb \imen|memoria_ROM~70 (
// Equation(s):
// \imen|memoria_ROM~70_combout  = (\pc|PC [7] & (\pc|PC [3] & ((\pc|PC [2]) # (\pc|PC [4])))) # (!\pc|PC [7] & (\pc|PC [4] $ (((\pc|PC [3]) # (\pc|PC [2])))))

	.dataa(\pc|PC [3]),
	.datab(\pc|PC [7]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [4]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~70_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~70 .lut_mask = 16'h89B2;
defparam \imen|memoria_ROM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \imen|memoria_ROM~71 (
// Equation(s):
// \imen|memoria_ROM~71_combout  = (\pc|PC [6] & (((\pc|PC [5])))) # (!\pc|PC [6] & ((\pc|PC [5] & (\imen|memoria_ROM~70_combout )) # (!\pc|PC [5] & ((\imen|memoria_ROM~10_combout )))))

	.dataa(\imen|memoria_ROM~70_combout ),
	.datab(\pc|PC [6]),
	.datac(\pc|PC [5]),
	.datad(\imen|memoria_ROM~10_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~71_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~71 .lut_mask = 16'hE3E0;
defparam \imen|memoria_ROM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
fiftyfivenm_lcell_comb \imen|memoria_ROM~73 (
// Equation(s):
// \imen|memoria_ROM~73_combout  = (\pc|PC [6] & ((\imen|memoria_ROM~71_combout  & ((\imen|memoria_ROM~72_combout ))) # (!\imen|memoria_ROM~71_combout  & (\imen|memoria_ROM~64_combout )))) # (!\pc|PC [6] & (((\imen|memoria_ROM~71_combout ))))

	.dataa(\imen|memoria_ROM~64_combout ),
	.datab(\pc|PC [6]),
	.datac(\imen|memoria_ROM~72_combout ),
	.datad(\imen|memoria_ROM~71_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~73_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~73 .lut_mask = 16'hF388;
defparam \imen|memoria_ROM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
fiftyfivenm_lcell_comb \pc|PC[16]~58 (
// Equation(s):
// \pc|PC[16]~58_combout  = ((\somador_pc4|somador_out[16]~28_combout  $ (\imen|memoria_ROM~73_combout  $ (!\pc|PC[15]~57 )))) # (GND)
// \pc|PC[16]~59  = CARRY((\somador_pc4|somador_out[16]~28_combout  & ((\imen|memoria_ROM~73_combout ) # (!\pc|PC[15]~57 ))) # (!\somador_pc4|somador_out[16]~28_combout  & (\imen|memoria_ROM~73_combout  & !\pc|PC[15]~57 )))

	.dataa(\somador_pc4|somador_out[16]~28_combout ),
	.datab(\imen|memoria_ROM~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[15]~57 ),
	.combout(\pc|PC[16]~58_combout ),
	.cout(\pc|PC[16]~59 ));
// synopsys translate_off
defparam \pc|PC[16]~58 .lut_mask = 16'h698E;
defparam \pc|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \pc|PC[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[16]~58_combout ),
	.asdata(\somador_pc4|somador_out[16]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[16] .is_wysiwyg = "true";
defparam \pc|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
fiftyfivenm_lcell_comb \imen|memoria_ROM~74 (
// Equation(s):
// \imen|memoria_ROM~74_combout  = (!\pc|PC [7] & (!\pc|PC [5] & (\pc|PC [3] $ (\pc|PC [2]))))

	.dataa(\pc|PC [7]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [2]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~74_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~74 .lut_mask = 16'h0014;
defparam \imen|memoria_ROM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
fiftyfivenm_lcell_comb \imen|memoria_ROM~75 (
// Equation(s):
// \imen|memoria_ROM~75_combout  = (\pc|PC [5] & (!\pc|PC [2] & (!\pc|PC [3]))) # (!\pc|PC [5] & ((\pc|PC [3] $ (\pc|PC [7]))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~75_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~75 .lut_mask = 16'h113C;
defparam \imen|memoria_ROM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
fiftyfivenm_lcell_comb \imen|memoria_ROM~76 (
// Equation(s):
// \imen|memoria_ROM~76_combout  = (!\pc|PC [4] & ((\pc|PC [6] & ((!\imen|memoria_ROM~75_combout ))) # (!\pc|PC [6] & (\imen|memoria_ROM~74_combout ))))

	.dataa(\imen|memoria_ROM~74_combout ),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~75_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~76_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~76 .lut_mask = 16'h0232;
defparam \imen|memoria_ROM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
fiftyfivenm_lcell_comb \imen|memoria_ROM~77 (
// Equation(s):
// \imen|memoria_ROM~77_combout  = (\pc|PC [3] & (((!\pc|PC [7] & !\pc|PC [5])))) # (!\pc|PC [3] & (\pc|PC [7] $ (((\pc|PC [2] & \pc|PC [5])))))

	.dataa(\pc|PC [2]),
	.datab(\pc|PC [3]),
	.datac(\pc|PC [7]),
	.datad(\pc|PC [5]),
	.cin(gnd),
	.combout(\imen|memoria_ROM~77_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~77 .lut_mask = 16'h123C;
defparam \imen|memoria_ROM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
fiftyfivenm_lcell_comb \imen|memoria_ROM~78 (
// Equation(s):
// \imen|memoria_ROM~78_combout  = (\imen|memoria_ROM~76_combout ) # ((\pc|PC [4] & (\pc|PC [6] & \imen|memoria_ROM~77_combout )))

	.dataa(\imen|memoria_ROM~76_combout ),
	.datab(\pc|PC [4]),
	.datac(\pc|PC [6]),
	.datad(\imen|memoria_ROM~77_combout ),
	.cin(gnd),
	.combout(\imen|memoria_ROM~78_combout ),
	.cout());
// synopsys translate_off
defparam \imen|memoria_ROM~78 .lut_mask = 16'hEAAA;
defparam \imen|memoria_ROM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
fiftyfivenm_lcell_comb \somador_pc4|somador_out[17]~30 (
// Equation(s):
// \somador_pc4|somador_out[17]~30_combout  = (\pc|PC [17] & (!\somador_pc4|somador_out[16]~29 )) # (!\pc|PC [17] & ((\somador_pc4|somador_out[16]~29 ) # (GND)))
// \somador_pc4|somador_out[17]~31  = CARRY((!\somador_pc4|somador_out[16]~29 ) # (!\pc|PC [17]))

	.dataa(gnd),
	.datab(\pc|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[16]~29 ),
	.combout(\somador_pc4|somador_out[17]~30_combout ),
	.cout(\somador_pc4|somador_out[17]~31 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[17]~30 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
fiftyfivenm_lcell_comb \pc|PC[17]~60 (
// Equation(s):
// \pc|PC[17]~60_combout  = (\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[17]~30_combout  & (\pc|PC[16]~59  & VCC)) # (!\somador_pc4|somador_out[17]~30_combout  & (!\pc|PC[16]~59 )))) # (!\imen|memoria_ROM~78_combout  & 
// ((\somador_pc4|somador_out[17]~30_combout  & (!\pc|PC[16]~59 )) # (!\somador_pc4|somador_out[17]~30_combout  & ((\pc|PC[16]~59 ) # (GND)))))
// \pc|PC[17]~61  = CARRY((\imen|memoria_ROM~78_combout  & (!\somador_pc4|somador_out[17]~30_combout  & !\pc|PC[16]~59 )) # (!\imen|memoria_ROM~78_combout  & ((!\pc|PC[16]~59 ) # (!\somador_pc4|somador_out[17]~30_combout ))))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[17]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[16]~59 ),
	.combout(\pc|PC[17]~60_combout ),
	.cout(\pc|PC[17]~61 ));
// synopsys translate_off
defparam \pc|PC[17]~60 .lut_mask = 16'h9617;
defparam \pc|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \pc|PC[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[17]~60_combout ),
	.asdata(\somador_pc4|somador_out[17]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[17] .is_wysiwyg = "true";
defparam \pc|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
fiftyfivenm_lcell_comb \somador_pc4|somador_out[18]~32 (
// Equation(s):
// \somador_pc4|somador_out[18]~32_combout  = (\pc|PC [18] & (\somador_pc4|somador_out[17]~31  $ (GND))) # (!\pc|PC [18] & (!\somador_pc4|somador_out[17]~31  & VCC))
// \somador_pc4|somador_out[18]~33  = CARRY((\pc|PC [18] & !\somador_pc4|somador_out[17]~31 ))

	.dataa(gnd),
	.datab(\pc|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[17]~31 ),
	.combout(\somador_pc4|somador_out[18]~32_combout ),
	.cout(\somador_pc4|somador_out[18]~33 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[18]~32 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
fiftyfivenm_lcell_comb \pc|PC[18]~62 (
// Equation(s):
// \pc|PC[18]~62_combout  = ((\imen|memoria_ROM~78_combout  $ (\somador_pc4|somador_out[18]~32_combout  $ (!\pc|PC[17]~61 )))) # (GND)
// \pc|PC[18]~63  = CARRY((\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[18]~32_combout ) # (!\pc|PC[17]~61 ))) # (!\imen|memoria_ROM~78_combout  & (\somador_pc4|somador_out[18]~32_combout  & !\pc|PC[17]~61 )))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[18]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[17]~61 ),
	.combout(\pc|PC[18]~62_combout ),
	.cout(\pc|PC[18]~63 ));
// synopsys translate_off
defparam \pc|PC[18]~62 .lut_mask = 16'h698E;
defparam \pc|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \pc|PC[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[18]~62_combout ),
	.asdata(\somador_pc4|somador_out[18]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[18] .is_wysiwyg = "true";
defparam \pc|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
fiftyfivenm_lcell_comb \somador_pc4|somador_out[19]~34 (
// Equation(s):
// \somador_pc4|somador_out[19]~34_combout  = (\pc|PC [19] & (!\somador_pc4|somador_out[18]~33 )) # (!\pc|PC [19] & ((\somador_pc4|somador_out[18]~33 ) # (GND)))
// \somador_pc4|somador_out[19]~35  = CARRY((!\somador_pc4|somador_out[18]~33 ) # (!\pc|PC [19]))

	.dataa(\pc|PC [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[18]~33 ),
	.combout(\somador_pc4|somador_out[19]~34_combout ),
	.cout(\somador_pc4|somador_out[19]~35 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[19]~34 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
fiftyfivenm_lcell_comb \pc|PC[19]~64 (
// Equation(s):
// \pc|PC[19]~64_combout  = (\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[19]~34_combout  & (\pc|PC[18]~63  & VCC)) # (!\somador_pc4|somador_out[19]~34_combout  & (!\pc|PC[18]~63 )))) # (!\imen|memoria_ROM~78_combout  & 
// ((\somador_pc4|somador_out[19]~34_combout  & (!\pc|PC[18]~63 )) # (!\somador_pc4|somador_out[19]~34_combout  & ((\pc|PC[18]~63 ) # (GND)))))
// \pc|PC[19]~65  = CARRY((\imen|memoria_ROM~78_combout  & (!\somador_pc4|somador_out[19]~34_combout  & !\pc|PC[18]~63 )) # (!\imen|memoria_ROM~78_combout  & ((!\pc|PC[18]~63 ) # (!\somador_pc4|somador_out[19]~34_combout ))))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[19]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[18]~63 ),
	.combout(\pc|PC[19]~64_combout ),
	.cout(\pc|PC[19]~65 ));
// synopsys translate_off
defparam \pc|PC[19]~64 .lut_mask = 16'h9617;
defparam \pc|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \pc|PC[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[19]~64_combout ),
	.asdata(\somador_pc4|somador_out[19]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[19] .is_wysiwyg = "true";
defparam \pc|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N6
fiftyfivenm_lcell_comb \somador_pc4|somador_out[20]~36 (
// Equation(s):
// \somador_pc4|somador_out[20]~36_combout  = (\pc|PC [20] & (\somador_pc4|somador_out[19]~35  $ (GND))) # (!\pc|PC [20] & (!\somador_pc4|somador_out[19]~35  & VCC))
// \somador_pc4|somador_out[20]~37  = CARRY((\pc|PC [20] & !\somador_pc4|somador_out[19]~35 ))

	.dataa(gnd),
	.datab(\pc|PC [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[19]~35 ),
	.combout(\somador_pc4|somador_out[20]~36_combout ),
	.cout(\somador_pc4|somador_out[20]~37 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[20]~36 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
fiftyfivenm_lcell_comb \pc|PC[20]~66 (
// Equation(s):
// \pc|PC[20]~66_combout  = ((\imen|memoria_ROM~78_combout  $ (\somador_pc4|somador_out[20]~36_combout  $ (!\pc|PC[19]~65 )))) # (GND)
// \pc|PC[20]~67  = CARRY((\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[20]~36_combout ) # (!\pc|PC[19]~65 ))) # (!\imen|memoria_ROM~78_combout  & (\somador_pc4|somador_out[20]~36_combout  & !\pc|PC[19]~65 )))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[20]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[19]~65 ),
	.combout(\pc|PC[20]~66_combout ),
	.cout(\pc|PC[20]~67 ));
// synopsys translate_off
defparam \pc|PC[20]~66 .lut_mask = 16'h698E;
defparam \pc|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \pc|PC[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[20]~66_combout ),
	.asdata(\somador_pc4|somador_out[20]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[20] .is_wysiwyg = "true";
defparam \pc|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
fiftyfivenm_lcell_comb \somador_pc4|somador_out[21]~38 (
// Equation(s):
// \somador_pc4|somador_out[21]~38_combout  = (\pc|PC [21] & (!\somador_pc4|somador_out[20]~37 )) # (!\pc|PC [21] & ((\somador_pc4|somador_out[20]~37 ) # (GND)))
// \somador_pc4|somador_out[21]~39  = CARRY((!\somador_pc4|somador_out[20]~37 ) # (!\pc|PC [21]))

	.dataa(\pc|PC [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[20]~37 ),
	.combout(\somador_pc4|somador_out[21]~38_combout ),
	.cout(\somador_pc4|somador_out[21]~39 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[21]~38 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
fiftyfivenm_lcell_comb \pc|PC[21]~68 (
// Equation(s):
// \pc|PC[21]~68_combout  = (\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[21]~38_combout  & (\pc|PC[20]~67  & VCC)) # (!\somador_pc4|somador_out[21]~38_combout  & (!\pc|PC[20]~67 )))) # (!\imen|memoria_ROM~78_combout  & 
// ((\somador_pc4|somador_out[21]~38_combout  & (!\pc|PC[20]~67 )) # (!\somador_pc4|somador_out[21]~38_combout  & ((\pc|PC[20]~67 ) # (GND)))))
// \pc|PC[21]~69  = CARRY((\imen|memoria_ROM~78_combout  & (!\somador_pc4|somador_out[21]~38_combout  & !\pc|PC[20]~67 )) # (!\imen|memoria_ROM~78_combout  & ((!\pc|PC[20]~67 ) # (!\somador_pc4|somador_out[21]~38_combout ))))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[21]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[20]~67 ),
	.combout(\pc|PC[21]~68_combout ),
	.cout(\pc|PC[21]~69 ));
// synopsys translate_off
defparam \pc|PC[21]~68 .lut_mask = 16'h9617;
defparam \pc|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \pc|PC[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[21]~68_combout ),
	.asdata(\somador_pc4|somador_out[21]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[21] .is_wysiwyg = "true";
defparam \pc|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
fiftyfivenm_lcell_comb \somador_pc4|somador_out[22]~40 (
// Equation(s):
// \somador_pc4|somador_out[22]~40_combout  = (\pc|PC [22] & (\somador_pc4|somador_out[21]~39  $ (GND))) # (!\pc|PC [22] & (!\somador_pc4|somador_out[21]~39  & VCC))
// \somador_pc4|somador_out[22]~41  = CARRY((\pc|PC [22] & !\somador_pc4|somador_out[21]~39 ))

	.dataa(\pc|PC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[21]~39 ),
	.combout(\somador_pc4|somador_out[22]~40_combout ),
	.cout(\somador_pc4|somador_out[22]~41 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[22]~40 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
fiftyfivenm_lcell_comb \pc|PC[22]~70 (
// Equation(s):
// \pc|PC[22]~70_combout  = ((\imen|memoria_ROM~78_combout  $ (\somador_pc4|somador_out[22]~40_combout  $ (!\pc|PC[21]~69 )))) # (GND)
// \pc|PC[22]~71  = CARRY((\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[22]~40_combout ) # (!\pc|PC[21]~69 ))) # (!\imen|memoria_ROM~78_combout  & (\somador_pc4|somador_out[22]~40_combout  & !\pc|PC[21]~69 )))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[22]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[21]~69 ),
	.combout(\pc|PC[22]~70_combout ),
	.cout(\pc|PC[22]~71 ));
// synopsys translate_off
defparam \pc|PC[22]~70 .lut_mask = 16'h698E;
defparam \pc|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \pc|PC[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[22]~70_combout ),
	.asdata(\somador_pc4|somador_out[22]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[22] .is_wysiwyg = "true";
defparam \pc|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
fiftyfivenm_lcell_comb \somador_pc4|somador_out[23]~42 (
// Equation(s):
// \somador_pc4|somador_out[23]~42_combout  = (\pc|PC [23] & (!\somador_pc4|somador_out[22]~41 )) # (!\pc|PC [23] & ((\somador_pc4|somador_out[22]~41 ) # (GND)))
// \somador_pc4|somador_out[23]~43  = CARRY((!\somador_pc4|somador_out[22]~41 ) # (!\pc|PC [23]))

	.dataa(\pc|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[22]~41 ),
	.combout(\somador_pc4|somador_out[23]~42_combout ),
	.cout(\somador_pc4|somador_out[23]~43 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[23]~42 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
fiftyfivenm_lcell_comb \pc|PC[23]~72 (
// Equation(s):
// \pc|PC[23]~72_combout  = (\imen|memoria_ROM~78_combout  & ((\somador_pc4|somador_out[23]~42_combout  & (\pc|PC[22]~71  & VCC)) # (!\somador_pc4|somador_out[23]~42_combout  & (!\pc|PC[22]~71 )))) # (!\imen|memoria_ROM~78_combout  & 
// ((\somador_pc4|somador_out[23]~42_combout  & (!\pc|PC[22]~71 )) # (!\somador_pc4|somador_out[23]~42_combout  & ((\pc|PC[22]~71 ) # (GND)))))
// \pc|PC[23]~73  = CARRY((\imen|memoria_ROM~78_combout  & (!\somador_pc4|somador_out[23]~42_combout  & !\pc|PC[22]~71 )) # (!\imen|memoria_ROM~78_combout  & ((!\pc|PC[22]~71 ) # (!\somador_pc4|somador_out[23]~42_combout ))))

	.dataa(\imen|memoria_ROM~78_combout ),
	.datab(\somador_pc4|somador_out[23]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[22]~71 ),
	.combout(\pc|PC[23]~72_combout ),
	.cout(\pc|PC[23]~73 ));
// synopsys translate_off
defparam \pc|PC[23]~72 .lut_mask = 16'h9617;
defparam \pc|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \pc|PC[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[23]~72_combout ),
	.asdata(\somador_pc4|somador_out[23]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[23] .is_wysiwyg = "true";
defparam \pc|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
fiftyfivenm_lcell_comb \somador_pc4|somador_out[24]~44 (
// Equation(s):
// \somador_pc4|somador_out[24]~44_combout  = (\pc|PC [24] & (\somador_pc4|somador_out[23]~43  $ (GND))) # (!\pc|PC [24] & (!\somador_pc4|somador_out[23]~43  & VCC))
// \somador_pc4|somador_out[24]~45  = CARRY((\pc|PC [24] & !\somador_pc4|somador_out[23]~43 ))

	.dataa(gnd),
	.datab(\pc|PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[23]~43 ),
	.combout(\somador_pc4|somador_out[24]~44_combout ),
	.cout(\somador_pc4|somador_out[24]~45 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[24]~44 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
fiftyfivenm_lcell_comb \pc|PC[24]~74 (
// Equation(s):
// \pc|PC[24]~74_combout  = ((\somador_pc4|somador_out[24]~44_combout  $ (\imen|memoria_ROM~78_combout  $ (!\pc|PC[23]~73 )))) # (GND)
// \pc|PC[24]~75  = CARRY((\somador_pc4|somador_out[24]~44_combout  & ((\imen|memoria_ROM~78_combout ) # (!\pc|PC[23]~73 ))) # (!\somador_pc4|somador_out[24]~44_combout  & (\imen|memoria_ROM~78_combout  & !\pc|PC[23]~73 )))

	.dataa(\somador_pc4|somador_out[24]~44_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[23]~73 ),
	.combout(\pc|PC[24]~74_combout ),
	.cout(\pc|PC[24]~75 ));
// synopsys translate_off
defparam \pc|PC[24]~74 .lut_mask = 16'h698E;
defparam \pc|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \pc|PC[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[24]~74_combout ),
	.asdata(\somador_pc4|somador_out[24]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[24] .is_wysiwyg = "true";
defparam \pc|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
fiftyfivenm_lcell_comb \somador_pc4|somador_out[25]~46 (
// Equation(s):
// \somador_pc4|somador_out[25]~46_combout  = (\pc|PC [25] & (!\somador_pc4|somador_out[24]~45 )) # (!\pc|PC [25] & ((\somador_pc4|somador_out[24]~45 ) # (GND)))
// \somador_pc4|somador_out[25]~47  = CARRY((!\somador_pc4|somador_out[24]~45 ) # (!\pc|PC [25]))

	.dataa(\pc|PC [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[24]~45 ),
	.combout(\somador_pc4|somador_out[25]~46_combout ),
	.cout(\somador_pc4|somador_out[25]~47 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[25]~46 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
fiftyfivenm_lcell_comb \pc|PC[25]~76 (
// Equation(s):
// \pc|PC[25]~76_combout  = (\somador_pc4|somador_out[25]~46_combout  & ((\imen|memoria_ROM~78_combout  & (\pc|PC[24]~75  & VCC)) # (!\imen|memoria_ROM~78_combout  & (!\pc|PC[24]~75 )))) # (!\somador_pc4|somador_out[25]~46_combout  & 
// ((\imen|memoria_ROM~78_combout  & (!\pc|PC[24]~75 )) # (!\imen|memoria_ROM~78_combout  & ((\pc|PC[24]~75 ) # (GND)))))
// \pc|PC[25]~77  = CARRY((\somador_pc4|somador_out[25]~46_combout  & (!\imen|memoria_ROM~78_combout  & !\pc|PC[24]~75 )) # (!\somador_pc4|somador_out[25]~46_combout  & ((!\pc|PC[24]~75 ) # (!\imen|memoria_ROM~78_combout ))))

	.dataa(\somador_pc4|somador_out[25]~46_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[24]~75 ),
	.combout(\pc|PC[25]~76_combout ),
	.cout(\pc|PC[25]~77 ));
// synopsys translate_off
defparam \pc|PC[25]~76 .lut_mask = 16'h9617;
defparam \pc|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \pc|PC[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[25]~76_combout ),
	.asdata(\somador_pc4|somador_out[25]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[25] .is_wysiwyg = "true";
defparam \pc|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
fiftyfivenm_lcell_comb \somador_pc4|somador_out[26]~48 (
// Equation(s):
// \somador_pc4|somador_out[26]~48_combout  = (\pc|PC [26] & (\somador_pc4|somador_out[25]~47  $ (GND))) # (!\pc|PC [26] & (!\somador_pc4|somador_out[25]~47  & VCC))
// \somador_pc4|somador_out[26]~49  = CARRY((\pc|PC [26] & !\somador_pc4|somador_out[25]~47 ))

	.dataa(\pc|PC [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[25]~47 ),
	.combout(\somador_pc4|somador_out[26]~48_combout ),
	.cout(\somador_pc4|somador_out[26]~49 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[26]~48 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
fiftyfivenm_lcell_comb \pc|PC[26]~78 (
// Equation(s):
// \pc|PC[26]~78_combout  = ((\somador_pc4|somador_out[26]~48_combout  $ (\imen|memoria_ROM~78_combout  $ (!\pc|PC[25]~77 )))) # (GND)
// \pc|PC[26]~79  = CARRY((\somador_pc4|somador_out[26]~48_combout  & ((\imen|memoria_ROM~78_combout ) # (!\pc|PC[25]~77 ))) # (!\somador_pc4|somador_out[26]~48_combout  & (\imen|memoria_ROM~78_combout  & !\pc|PC[25]~77 )))

	.dataa(\somador_pc4|somador_out[26]~48_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[25]~77 ),
	.combout(\pc|PC[26]~78_combout ),
	.cout(\pc|PC[26]~79 ));
// synopsys translate_off
defparam \pc|PC[26]~78 .lut_mask = 16'h698E;
defparam \pc|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \pc|PC[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[26]~78_combout ),
	.asdata(\somador_pc4|somador_out[26]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[26] .is_wysiwyg = "true";
defparam \pc|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
fiftyfivenm_lcell_comb \somador_pc4|somador_out[27]~50 (
// Equation(s):
// \somador_pc4|somador_out[27]~50_combout  = (\pc|PC [27] & (!\somador_pc4|somador_out[26]~49 )) # (!\pc|PC [27] & ((\somador_pc4|somador_out[26]~49 ) # (GND)))
// \somador_pc4|somador_out[27]~51  = CARRY((!\somador_pc4|somador_out[26]~49 ) # (!\pc|PC [27]))

	.dataa(\pc|PC [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[26]~49 ),
	.combout(\somador_pc4|somador_out[27]~50_combout ),
	.cout(\somador_pc4|somador_out[27]~51 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[27]~50 .lut_mask = 16'h5A5F;
defparam \somador_pc4|somador_out[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
fiftyfivenm_lcell_comb \pc|PC[27]~80 (
// Equation(s):
// \pc|PC[27]~80_combout  = (\somador_pc4|somador_out[27]~50_combout  & ((\imen|memoria_ROM~78_combout  & (\pc|PC[26]~79  & VCC)) # (!\imen|memoria_ROM~78_combout  & (!\pc|PC[26]~79 )))) # (!\somador_pc4|somador_out[27]~50_combout  & 
// ((\imen|memoria_ROM~78_combout  & (!\pc|PC[26]~79 )) # (!\imen|memoria_ROM~78_combout  & ((\pc|PC[26]~79 ) # (GND)))))
// \pc|PC[27]~81  = CARRY((\somador_pc4|somador_out[27]~50_combout  & (!\imen|memoria_ROM~78_combout  & !\pc|PC[26]~79 )) # (!\somador_pc4|somador_out[27]~50_combout  & ((!\pc|PC[26]~79 ) # (!\imen|memoria_ROM~78_combout ))))

	.dataa(\somador_pc4|somador_out[27]~50_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[26]~79 ),
	.combout(\pc|PC[27]~80_combout ),
	.cout(\pc|PC[27]~81 ));
// synopsys translate_off
defparam \pc|PC[27]~80 .lut_mask = 16'h9617;
defparam \pc|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \pc|PC[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[27]~80_combout ),
	.asdata(\somador_pc4|somador_out[27]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[27] .is_wysiwyg = "true";
defparam \pc|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
fiftyfivenm_lcell_comb \somador_pc4|somador_out[28]~52 (
// Equation(s):
// \somador_pc4|somador_out[28]~52_combout  = (\pc|PC [28] & (\somador_pc4|somador_out[27]~51  $ (GND))) # (!\pc|PC [28] & (!\somador_pc4|somador_out[27]~51  & VCC))
// \somador_pc4|somador_out[28]~53  = CARRY((\pc|PC [28] & !\somador_pc4|somador_out[27]~51 ))

	.dataa(gnd),
	.datab(\pc|PC [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[27]~51 ),
	.combout(\somador_pc4|somador_out[28]~52_combout ),
	.cout(\somador_pc4|somador_out[28]~53 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[28]~52 .lut_mask = 16'hC30C;
defparam \somador_pc4|somador_out[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
fiftyfivenm_lcell_comb \pc|PC[28]~82 (
// Equation(s):
// \pc|PC[28]~82_combout  = ((\somador_pc4|somador_out[28]~52_combout  $ (\imen|memoria_ROM~78_combout  $ (!\pc|PC[27]~81 )))) # (GND)
// \pc|PC[28]~83  = CARRY((\somador_pc4|somador_out[28]~52_combout  & ((\imen|memoria_ROM~78_combout ) # (!\pc|PC[27]~81 ))) # (!\somador_pc4|somador_out[28]~52_combout  & (\imen|memoria_ROM~78_combout  & !\pc|PC[27]~81 )))

	.dataa(\somador_pc4|somador_out[28]~52_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[27]~81 ),
	.combout(\pc|PC[28]~82_combout ),
	.cout(\pc|PC[28]~83 ));
// synopsys translate_off
defparam \pc|PC[28]~82 .lut_mask = 16'h698E;
defparam \pc|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \pc|PC[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[28]~82_combout ),
	.asdata(\somador_pc4|somador_out[28]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[28] .is_wysiwyg = "true";
defparam \pc|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
fiftyfivenm_lcell_comb \somador_pc4|somador_out[29]~54 (
// Equation(s):
// \somador_pc4|somador_out[29]~54_combout  = (\pc|PC [29] & (!\somador_pc4|somador_out[28]~53 )) # (!\pc|PC [29] & ((\somador_pc4|somador_out[28]~53 ) # (GND)))
// \somador_pc4|somador_out[29]~55  = CARRY((!\somador_pc4|somador_out[28]~53 ) # (!\pc|PC [29]))

	.dataa(gnd),
	.datab(\pc|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[28]~53 ),
	.combout(\somador_pc4|somador_out[29]~54_combout ),
	.cout(\somador_pc4|somador_out[29]~55 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[29]~54 .lut_mask = 16'h3C3F;
defparam \somador_pc4|somador_out[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
fiftyfivenm_lcell_comb \pc|PC[29]~84 (
// Equation(s):
// \pc|PC[29]~84_combout  = (\somador_pc4|somador_out[29]~54_combout  & ((\imen|memoria_ROM~78_combout  & (\pc|PC[28]~83  & VCC)) # (!\imen|memoria_ROM~78_combout  & (!\pc|PC[28]~83 )))) # (!\somador_pc4|somador_out[29]~54_combout  & 
// ((\imen|memoria_ROM~78_combout  & (!\pc|PC[28]~83 )) # (!\imen|memoria_ROM~78_combout  & ((\pc|PC[28]~83 ) # (GND)))))
// \pc|PC[29]~85  = CARRY((\somador_pc4|somador_out[29]~54_combout  & (!\imen|memoria_ROM~78_combout  & !\pc|PC[28]~83 )) # (!\somador_pc4|somador_out[29]~54_combout  & ((!\pc|PC[28]~83 ) # (!\imen|memoria_ROM~78_combout ))))

	.dataa(\somador_pc4|somador_out[29]~54_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[28]~83 ),
	.combout(\pc|PC[29]~84_combout ),
	.cout(\pc|PC[29]~85 ));
// synopsys translate_off
defparam \pc|PC[29]~84 .lut_mask = 16'h9617;
defparam \pc|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \pc|PC[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[29]~84_combout ),
	.asdata(\somador_pc4|somador_out[29]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[29] .is_wysiwyg = "true";
defparam \pc|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
fiftyfivenm_lcell_comb \somador_pc4|somador_out[30]~56 (
// Equation(s):
// \somador_pc4|somador_out[30]~56_combout  = (\pc|PC [30] & (\somador_pc4|somador_out[29]~55  $ (GND))) # (!\pc|PC [30] & (!\somador_pc4|somador_out[29]~55  & VCC))
// \somador_pc4|somador_out[30]~57  = CARRY((\pc|PC [30] & !\somador_pc4|somador_out[29]~55 ))

	.dataa(\pc|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador_pc4|somador_out[29]~55 ),
	.combout(\somador_pc4|somador_out[30]~56_combout ),
	.cout(\somador_pc4|somador_out[30]~57 ));
// synopsys translate_off
defparam \somador_pc4|somador_out[30]~56 .lut_mask = 16'hA50A;
defparam \somador_pc4|somador_out[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
fiftyfivenm_lcell_comb \pc|PC[30]~86 (
// Equation(s):
// \pc|PC[30]~86_combout  = ((\somador_pc4|somador_out[30]~56_combout  $ (\imen|memoria_ROM~78_combout  $ (!\pc|PC[29]~85 )))) # (GND)
// \pc|PC[30]~87  = CARRY((\somador_pc4|somador_out[30]~56_combout  & ((\imen|memoria_ROM~78_combout ) # (!\pc|PC[29]~85 ))) # (!\somador_pc4|somador_out[30]~56_combout  & (\imen|memoria_ROM~78_combout  & !\pc|PC[29]~85 )))

	.dataa(\somador_pc4|somador_out[30]~56_combout ),
	.datab(\imen|memoria_ROM~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC[29]~85 ),
	.combout(\pc|PC[30]~86_combout ),
	.cout(\pc|PC[30]~87 ));
// synopsys translate_off
defparam \pc|PC[30]~86 .lut_mask = 16'h698E;
defparam \pc|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \pc|PC[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[30]~86_combout ),
	.asdata(\somador_pc4|somador_out[30]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[30] .is_wysiwyg = "true";
defparam \pc|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N28
fiftyfivenm_lcell_comb \somador_pc4|somador_out[31]~58 (
// Equation(s):
// \somador_pc4|somador_out[31]~58_combout  = \somador_pc4|somador_out[30]~57  $ (\pc|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC [31]),
	.cin(\somador_pc4|somador_out[30]~57 ),
	.combout(\somador_pc4|somador_out[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \somador_pc4|somador_out[31]~58 .lut_mask = 16'h0FF0;
defparam \somador_pc4|somador_out[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
fiftyfivenm_lcell_comb \pc|PC[31]~88 (
// Equation(s):
// \pc|PC[31]~88_combout  = \somador_pc4|somador_out[31]~58_combout  $ (\pc|PC[30]~87  $ (\imen|memoria_ROM~78_combout ))

	.dataa(gnd),
	.datab(\somador_pc4|somador_out[31]~58_combout ),
	.datac(gnd),
	.datad(\imen|memoria_ROM~78_combout ),
	.cin(\pc|PC[30]~87 ),
	.combout(\pc|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC[31]~88 .lut_mask = 16'hC33C;
defparam \pc|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \pc|PC[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc|PC[31]~88_combout ),
	.asdata(\somador_pc4|somador_out[31]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cabo_and_out~13_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC[31] .is_wysiwyg = "true";
defparam \pc|PC[31] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign PC_out[16] = \PC_out[16]~output_o ;

assign PC_out[17] = \PC_out[17]~output_o ;

assign PC_out[18] = \PC_out[18]~output_o ;

assign PC_out[19] = \PC_out[19]~output_o ;

assign PC_out[20] = \PC_out[20]~output_o ;

assign PC_out[21] = \PC_out[21]~output_o ;

assign PC_out[22] = \PC_out[22]~output_o ;

assign PC_out[23] = \PC_out[23]~output_o ;

assign PC_out[24] = \PC_out[24]~output_o ;

assign PC_out[25] = \PC_out[25]~output_o ;

assign PC_out[26] = \PC_out[26]~output_o ;

assign PC_out[27] = \PC_out[27]~output_o ;

assign PC_out[28] = \PC_out[28]~output_o ;

assign PC_out[29] = \PC_out[29]~output_o ;

assign PC_out[30] = \PC_out[30]~output_o ;

assign PC_out[31] = \PC_out[31]~output_o ;

assign ALU_out[0] = \ALU_out[0]~output_o ;

assign ALU_out[1] = \ALU_out[1]~output_o ;

assign ALU_out[2] = \ALU_out[2]~output_o ;

assign ALU_out[3] = \ALU_out[3]~output_o ;

assign ALU_out[4] = \ALU_out[4]~output_o ;

assign ALU_out[5] = \ALU_out[5]~output_o ;

assign ALU_out[6] = \ALU_out[6]~output_o ;

assign ALU_out[7] = \ALU_out[7]~output_o ;

assign ALU_out[8] = \ALU_out[8]~output_o ;

assign ALU_out[9] = \ALU_out[9]~output_o ;

assign ALU_out[10] = \ALU_out[10]~output_o ;

assign ALU_out[11] = \ALU_out[11]~output_o ;

assign ALU_out[12] = \ALU_out[12]~output_o ;

assign ALU_out[13] = \ALU_out[13]~output_o ;

assign ALU_out[14] = \ALU_out[14]~output_o ;

assign ALU_out[15] = \ALU_out[15]~output_o ;

assign ALU_out[16] = \ALU_out[16]~output_o ;

assign ALU_out[17] = \ALU_out[17]~output_o ;

assign ALU_out[18] = \ALU_out[18]~output_o ;

assign ALU_out[19] = \ALU_out[19]~output_o ;

assign ALU_out[20] = \ALU_out[20]~output_o ;

assign ALU_out[21] = \ALU_out[21]~output_o ;

assign ALU_out[22] = \ALU_out[22]~output_o ;

assign ALU_out[23] = \ALU_out[23]~output_o ;

assign ALU_out[24] = \ALU_out[24]~output_o ;

assign ALU_out[25] = \ALU_out[25]~output_o ;

assign ALU_out[26] = \ALU_out[26]~output_o ;

assign ALU_out[27] = \ALU_out[27]~output_o ;

assign ALU_out[28] = \ALU_out[28]~output_o ;

assign ALU_out[29] = \ALU_out[29]~output_o ;

assign ALU_out[30] = \ALU_out[30]~output_o ;

assign ALU_out[31] = \ALU_out[31]~output_o ;

assign d_mem_out[0] = \d_mem_out[0]~output_o ;

assign d_mem_out[1] = \d_mem_out[1]~output_o ;

assign d_mem_out[2] = \d_mem_out[2]~output_o ;

assign d_mem_out[3] = \d_mem_out[3]~output_o ;

assign d_mem_out[4] = \d_mem_out[4]~output_o ;

assign d_mem_out[5] = \d_mem_out[5]~output_o ;

assign d_mem_out[6] = \d_mem_out[6]~output_o ;

assign d_mem_out[7] = \d_mem_out[7]~output_o ;

assign d_mem_out[8] = \d_mem_out[8]~output_o ;

assign d_mem_out[9] = \d_mem_out[9]~output_o ;

assign d_mem_out[10] = \d_mem_out[10]~output_o ;

assign d_mem_out[11] = \d_mem_out[11]~output_o ;

assign d_mem_out[12] = \d_mem_out[12]~output_o ;

assign d_mem_out[13] = \d_mem_out[13]~output_o ;

assign d_mem_out[14] = \d_mem_out[14]~output_o ;

assign d_mem_out[15] = \d_mem_out[15]~output_o ;

assign d_mem_out[16] = \d_mem_out[16]~output_o ;

assign d_mem_out[17] = \d_mem_out[17]~output_o ;

assign d_mem_out[18] = \d_mem_out[18]~output_o ;

assign d_mem_out[19] = \d_mem_out[19]~output_o ;

assign d_mem_out[20] = \d_mem_out[20]~output_o ;

assign d_mem_out[21] = \d_mem_out[21]~output_o ;

assign d_mem_out[22] = \d_mem_out[22]~output_o ;

assign d_mem_out[23] = \d_mem_out[23]~output_o ;

assign d_mem_out[24] = \d_mem_out[24]~output_o ;

assign d_mem_out[25] = \d_mem_out[25]~output_o ;

assign d_mem_out[26] = \d_mem_out[26]~output_o ;

assign d_mem_out[27] = \d_mem_out[27]~output_o ;

assign d_mem_out[28] = \d_mem_out[28]~output_o ;

assign d_mem_out[29] = \d_mem_out[29]~output_o ;

assign d_mem_out[30] = \d_mem_out[30]~output_o ;

assign d_mem_out[31] = \d_mem_out[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
