Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 14:49:18 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex5_wrapper_timing_summary_routed.rpt -rpx ex5_wrapper_timing_summary_routed.rpx
| Design       : ex5_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ex5_i/ClkDividerN_0/U0/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -55.740     -444.515                      8                  467        0.067        0.000                      0                  467        4.500        0.000                       0                   272  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -55.740     -444.515                      8                  467        0.067        0.000                      0                  467        4.500        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack      -55.740ns,  Total Violation     -444.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -55.740ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.854ns  (logic 19.296ns (29.301%)  route 46.558ns (70.699%))
  Logic Levels:           90  (CARRY4=29 LUT3=12 LUT4=11 LUT5=15 LUT6=21 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 14.076 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.814    69.189    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X76Y42         LUT6 (Prop_lut6_I1_O)        0.097    69.286 r  ex5_i/BubbleSorter_0/dataOut[7]_INST_0/O
                         net (fo=1, routed)           0.396    69.682    ex5_i/SliceMemory_0/U0/dataIn[7]
    SLICE_X76Y44         LUT6 (Prop_lut6_I5_O)        0.097    69.779 r  ex5_i/SliceMemory_0/U0/dataOut[7]_i_4/O
                         net (fo=1, routed)           0.000    69.779    ex5_i/SliceMemory_0/U0/dataOut[7]_i_4_n_0
    SLICE_X76Y44         MUXF7 (Prop_muxf7_I0_O)      0.182    69.961 r  ex5_i/SliceMemory_0/U0/dataOut_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    69.961    ex5_i/SliceMemory_0/U0/dataOut_reg[7]_i_2_n_0
    SLICE_X76Y44         MUXF8 (Prop_muxf8_I0_O)      0.075    70.036 r  ex5_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    70.036    ex5_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X76Y44         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.299    14.076    ex5_i/SliceMemory_0/U0/clock
    SLICE_X76Y44         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.159    14.236    
                         clock uncertainty           -0.035    14.200    
    SLICE_X76Y44         FDRE (Setup_fdre_C_D)        0.096    14.296    ex5_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -70.036    
  -------------------------------------------------------------------
                         slack                                -55.740    

Slack (VIOLATED) :        -55.673ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.745ns  (logic 19.296ns (29.350%)  route 46.449ns (70.650%))
  Logic Levels:           90  (CARRY4=29 LUT3=12 LUT4=11 LUT5=16 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.072ns = ( 14.072 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.806    69.181    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X76Y36         LUT5 (Prop_lut5_I3_O)        0.097    69.278 r  ex5_i/BubbleSorter_0/dataOut[14]_INST_0/O
                         net (fo=1, routed)           0.295    69.572    ex5_i/SliceMemory_0/U0/dataIn[14]
    SLICE_X75Y36         LUT6 (Prop_lut6_I3_O)        0.097    69.669 r  ex5_i/SliceMemory_0/U0/dataOut[6]_i_4/O
                         net (fo=1, routed)           0.000    69.669    ex5_i/SliceMemory_0/U0/dataOut[6]_i_4_n_0
    SLICE_X75Y36         MUXF7 (Prop_muxf7_I0_O)      0.181    69.850 r  ex5_i/SliceMemory_0/U0/dataOut_reg[6]_i_2/O
                         net (fo=1, routed)           0.000    69.850    ex5_i/SliceMemory_0/U0/dataOut_reg[6]_i_2_n_0
    SLICE_X75Y36         MUXF8 (Prop_muxf8_I0_O)      0.076    69.926 r  ex5_i/SliceMemory_0/U0/dataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    69.926    ex5_i/SliceMemory_0/U0/dataOut_reg[6]_i_1_n_0
    SLICE_X75Y36         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.295    14.072    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y36         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[6]/C
                         clock pessimism              0.159    14.232    
                         clock uncertainty           -0.035    14.196    
    SLICE_X75Y36         FDRE (Setup_fdre_C_D)        0.057    14.253    ex5_i/SliceMemory_0/U0/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -69.927    
  -------------------------------------------------------------------
                         slack                                -55.673    

Slack (VIOLATED) :        -55.659ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.732ns  (logic 19.296ns (29.356%)  route 46.436ns (70.644%))
  Logic Levels:           90  (CARRY4=29 LUT3=12 LUT4=11 LUT5=16 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.689    69.064    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X75Y39         LUT5 (Prop_lut5_I2_O)        0.097    69.161 r  ex5_i/BubbleSorter_0/dataOut[2]_INST_0/O
                         net (fo=1, routed)           0.398    69.559    ex5_i/SliceMemory_0/U0/dataIn[2]
    SLICE_X75Y38         LUT6 (Prop_lut6_I5_O)        0.097    69.656 r  ex5_i/SliceMemory_0/U0/dataOut[2]_i_4/O
                         net (fo=1, routed)           0.000    69.656    ex5_i/SliceMemory_0/U0/dataOut[2]_i_4_n_0
    SLICE_X75Y38         MUXF7 (Prop_muxf7_I0_O)      0.181    69.837 r  ex5_i/SliceMemory_0/U0/dataOut_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    69.837    ex5_i/SliceMemory_0/U0/dataOut_reg[2]_i_2_n_0
    SLICE_X75Y38         MUXF8 (Prop_muxf8_I0_O)      0.076    69.913 r  ex5_i/SliceMemory_0/U0/dataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    69.913    ex5_i/SliceMemory_0/U0/dataOut_reg[2]_i_1_n_0
    SLICE_X75Y38         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.296    14.073    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y38         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[2]/C
                         clock pessimism              0.159    14.233    
                         clock uncertainty           -0.035    14.197    
    SLICE_X75Y38         FDRE (Setup_fdre_C_D)        0.057    14.254    ex5_i/SliceMemory_0/U0/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -69.913    
  -------------------------------------------------------------------
                         slack                                -55.659    

Slack (VIOLATED) :        -55.623ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.698ns  (logic 19.296ns (29.371%)  route 46.402ns (70.629%))
  Logic Levels:           90  (CARRY4=29 LUT3=13 LUT4=11 LUT5=15 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.687    69.062    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X73Y39         LUT3 (Prop_lut3_I1_O)        0.097    69.159 r  ex5_i/BubbleSorter_0/dataOut[11]_INST_0/O
                         net (fo=1, routed)           0.366    69.526    ex5_i/SliceMemory_0/U0/dataIn[11]
    SLICE_X73Y40         LUT6 (Prop_lut6_I3_O)        0.097    69.623 r  ex5_i/SliceMemory_0/U0/dataOut[3]_i_4/O
                         net (fo=1, routed)           0.000    69.623    ex5_i/SliceMemory_0/U0/dataOut[3]_i_4_n_0
    SLICE_X73Y40         MUXF7 (Prop_muxf7_I0_O)      0.181    69.804 r  ex5_i/SliceMemory_0/U0/dataOut_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    69.804    ex5_i/SliceMemory_0/U0/dataOut_reg[3]_i_2_n_0
    SLICE_X73Y40         MUXF8 (Prop_muxf8_I0_O)      0.076    69.880 r  ex5_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    69.880    ex5_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X73Y40         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.298    14.075    ex5_i/SliceMemory_0/U0/clock
    SLICE_X73Y40         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.159    14.235    
                         clock uncertainty           -0.035    14.199    
    SLICE_X73Y40         FDRE (Setup_fdre_C_D)        0.057    14.256    ex5_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -69.880    
  -------------------------------------------------------------------
                         slack                                -55.623    

Slack (VIOLATED) :        -55.553ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.626ns  (logic 19.296ns (29.403%)  route 46.330ns (70.597%))
  Logic Levels:           90  (CARRY4=29 LUT3=12 LUT4=11 LUT5=16 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 14.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.685    69.060    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X73Y39         LUT5 (Prop_lut5_I2_O)        0.097    69.157 r  ex5_i/BubbleSorter_0/dataOut[0]_INST_0/O
                         net (fo=1, routed)           0.296    69.453    ex5_i/SliceMemory_0/U0/dataIn[0]
    SLICE_X73Y38         LUT6 (Prop_lut6_I5_O)        0.097    69.550 r  ex5_i/SliceMemory_0/U0/dataOut[0]_i_4/O
                         net (fo=1, routed)           0.000    69.550    ex5_i/SliceMemory_0/U0/dataOut[0]_i_4_n_0
    SLICE_X73Y38         MUXF7 (Prop_muxf7_I0_O)      0.181    69.731 r  ex5_i/SliceMemory_0/U0/dataOut_reg[0]_i_2/O
                         net (fo=1, routed)           0.000    69.731    ex5_i/SliceMemory_0/U0/dataOut_reg[0]_i_2_n_0
    SLICE_X73Y38         MUXF8 (Prop_muxf8_I0_O)      0.076    69.807 r  ex5_i/SliceMemory_0/U0/dataOut_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    69.807    ex5_i/SliceMemory_0/U0/dataOut_reg[0]_i_1_n_0
    SLICE_X73Y38         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.296    14.073    ex5_i/SliceMemory_0/U0/clock
    SLICE_X73Y38         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[0]/C
                         clock pessimism              0.159    14.233    
                         clock uncertainty           -0.035    14.197    
    SLICE_X73Y38         FDRE (Setup_fdre_C_D)        0.057    14.254    ex5_i/SliceMemory_0/U0/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -69.807    
  -------------------------------------------------------------------
                         slack                                -55.553    

Slack (VIOLATED) :        -55.459ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.534ns  (logic 19.296ns (29.444%)  route 46.238ns (70.556%))
  Logic Levels:           90  (CARRY4=29 LUT3=13 LUT4=11 LUT5=15 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.609    68.984    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X75Y39         LUT3 (Prop_lut3_I1_O)        0.097    69.081 r  ex5_i/BubbleSorter_0/dataOut[5]_INST_0/O
                         net (fo=1, routed)           0.281    69.361    ex5_i/SliceMemory_0/U0/dataIn[5]
    SLICE_X75Y41         LUT6 (Prop_lut6_I5_O)        0.097    69.458 r  ex5_i/SliceMemory_0/U0/dataOut[5]_i_4/O
                         net (fo=1, routed)           0.000    69.458    ex5_i/SliceMemory_0/U0/dataOut[5]_i_4_n_0
    SLICE_X75Y41         MUXF7 (Prop_muxf7_I0_O)      0.181    69.639 r  ex5_i/SliceMemory_0/U0/dataOut_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    69.639    ex5_i/SliceMemory_0/U0/dataOut_reg[5]_i_2_n_0
    SLICE_X75Y41         MUXF8 (Prop_muxf8_I0_O)      0.076    69.715 r  ex5_i/SliceMemory_0/U0/dataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    69.715    ex5_i/SliceMemory_0/U0/dataOut_reg[5]_i_1_n_0
    SLICE_X75Y41         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.298    14.075    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y41         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[5]/C
                         clock pessimism              0.159    14.235    
                         clock uncertainty           -0.035    14.199    
    SLICE_X75Y41         FDRE (Setup_fdre_C_D)        0.057    14.256    ex5_i/SliceMemory_0/U0/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -69.715    
  -------------------------------------------------------------------
                         slack                                -55.459    

Slack (VIOLATED) :        -55.442ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.555ns  (logic 19.296ns (29.435%)  route 46.259ns (70.565%))
  Logic Levels:           90  (CARRY4=29 LUT3=12 LUT4=11 LUT5=16 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 14.074 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.486    68.861    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X74Y38         LUT5 (Prop_lut5_I4_O)        0.097    68.958 r  ex5_i/BubbleSorter_0/dataOut[4]_INST_0/O
                         net (fo=1, routed)           0.425    69.383    ex5_i/SliceMemory_0/U0/dataIn[4]
    SLICE_X74Y39         LUT6 (Prop_lut6_I5_O)        0.097    69.480 r  ex5_i/SliceMemory_0/U0/dataOut[4]_i_4/O
                         net (fo=1, routed)           0.000    69.480    ex5_i/SliceMemory_0/U0/dataOut[4]_i_4_n_0
    SLICE_X74Y39         MUXF7 (Prop_muxf7_I0_O)      0.182    69.662 r  ex5_i/SliceMemory_0/U0/dataOut_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    69.662    ex5_i/SliceMemory_0/U0/dataOut_reg[4]_i_2_n_0
    SLICE_X74Y39         MUXF8 (Prop_muxf8_I0_O)      0.075    69.737 r  ex5_i/SliceMemory_0/U0/dataOut_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    69.737    ex5_i/SliceMemory_0/U0/dataOut_reg[4]_i_1_n_0
    SLICE_X74Y39         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.297    14.074    ex5_i/SliceMemory_0/U0/clock
    SLICE_X74Y39         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[4]/C
                         clock pessimism              0.159    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X74Y39         FDRE (Setup_fdre_C_D)        0.096    14.294    ex5_i/SliceMemory_0/U0/dataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -69.737    
  -------------------------------------------------------------------
                         slack                                -55.442    

Slack (VIOLATED) :        -55.365ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.440ns  (logic 19.296ns (29.486%)  route 46.144ns (70.514%))
  Logic Levels:           90  (CARRY4=29 LUT3=12 LUT4=11 LUT5=16 LUT6=20 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.076ns = ( 14.076 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.251     4.182    ex5_i/concat_memory_0/U0/clk
    SLICE_X65Y52         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.341     4.523 r  ex5_i/concat_memory_0/U0/vector_s_reg[1][1]/Q
                         net (fo=10, routed)          0.638     5.161    ex5_i/BubbleSorter_0/dataIn[9]
    SLICE_X65Y53         LUT4 (Prop_lut4_I0_O)        0.097     5.258 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166/O
                         net (fo=1, routed)           0.000     5.258    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_166_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.653 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133/CO[3]
                         net (fo=64, routed)          0.764     6.417    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_133_n_0
    SLICE_X63Y53         LUT3 (Prop_lut3_I1_O)        0.113     6.530 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184/O
                         net (fo=1, routed)           0.405     6.934    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_184_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.239     7.173 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168/O
                         net (fo=1, routed)           0.217     7.391    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_168_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     7.686 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134/CO[3]
                         net (fo=40, routed)          0.834     8.519    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_134_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.111     8.630 r  ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7/O
                         net (fo=10, routed)          0.633     9.263    ex5_i/BubbleSorter_0/dataOut[123]_INST_0_i_7_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.247     9.510 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141/O
                         net (fo=1, routed)           0.000     9.510    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_141_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.922 r  ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107/CO[3]
                         net (fo=64, routed)          0.741    10.663    ex5_i/BubbleSorter_0/dataOut[127]_INST_0_i_107_n_0
    SLICE_X64Y58         LUT3 (Prop_lut3_I1_O)        0.097    10.760 f  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172/O
                         net (fo=1, routed)           0.488    11.247    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_172_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.097    11.344 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164/O
                         net (fo=1, routed)           0.467    11.811    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_164_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    12.203 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144/CO[3]
                         net (fo=16, routed)          0.786    12.989    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_144_n_0
    SLICE_X66Y55         LUT5 (Prop_lut5_I1_O)        0.114    13.103 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116/O
                         net (fo=4, routed)           0.620    13.723    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_116_n_0
    SLICE_X66Y56         LUT4 (Prop_lut4_I1_O)        0.239    13.962 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    13.962    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_149_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    14.246 r  ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117/CO[3]
                         net (fo=16, routed)          0.855    15.101    ex5_i/BubbleSorter_0/dataOut[119]_INST_0_i_117_n_0
    SLICE_X66Y55         LUT3 (Prop_lut3_I1_O)        0.113    15.214 f  ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19/O
                         net (fo=5, routed)           0.585    15.799    ex5_i/BubbleSorter_0/dataOut[105]_INST_0_i_19_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.234    16.033 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150/O
                         net (fo=1, routed)           0.217    16.250    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_150_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.661 r  ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116/CO[3]
                         net (fo=32, routed)          0.741    17.402    ex5_i/BubbleSorter_0/dataOut[111]_INST_0_i_116_n_0
    SLICE_X67Y53         LUT5 (Prop_lut5_I4_O)        0.113    17.515 f  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17/O
                         net (fo=6, routed)           0.340    17.855    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_17_n_0
    SLICE_X67Y53         LUT6 (Prop_lut6_I4_O)        0.239    18.094 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114/O
                         net (fo=1, routed)           0.435    18.529    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_114_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    18.827 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101/CO[3]
                         net (fo=28, routed)          0.644    19.471    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_101_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I0_O)        0.097    19.568 r  ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16/O
                         net (fo=4, routed)           0.566    20.134    ex5_i/BubbleSorter_0/dataOut[99]_INST_0_i_16_n_0
    SLICE_X68Y51         LUT6 (Prop_lut6_I3_O)        0.097    20.231 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126/O
                         net (fo=1, routed)           0.436    20.667    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_126_n_0
    SLICE_X68Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.041 r  ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111/CO[3]
                         net (fo=16, routed)          0.695    21.736    ex5_i/BubbleSorter_0/dataOut[103]_INST_0_i_111_n_0
    SLICE_X67Y51         LUT5 (Prop_lut5_I3_O)        0.113    21.849 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103/O
                         net (fo=4, routed)           0.476    22.325    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_103_n_0
    SLICE_X67Y52         LUT6 (Prop_lut6_I3_O)        0.247    22.572 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121/O
                         net (fo=1, routed)           0.464    23.036    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_121_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.328 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104/CO[3]
                         net (fo=16, routed)          0.809    24.136    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_104_n_0
    SLICE_X70Y52         LUT5 (Prop_lut5_I3_O)        0.113    24.249 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15/O
                         net (fo=5, routed)           0.619    24.868    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_15_n_0
    SLICE_X71Y52         LUT4 (Prop_lut4_I0_O)        0.250    25.118 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    25.118    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_117_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    25.530 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89/CO[3]
                         net (fo=32, routed)          0.880    26.411    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_89_n_0
    SLICE_X72Y52         LUT3 (Prop_lut3_I1_O)        0.107    26.518 r  ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12/O
                         net (fo=10, routed)          0.778    27.296    ex5_i/BubbleSorter_0/dataOut[93]_INST_0_i_12_n_0
    SLICE_X72Y54         LUT4 (Prop_lut4_I0_O)        0.240    27.536 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96/O
                         net (fo=1, routed)           0.000    27.536    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_96_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    27.837 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64/CO[3]
                         net (fo=56, routed)          0.772    28.609    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_64_n_0
    SLICE_X73Y55         LUT3 (Prop_lut3_I1_O)        0.111    28.720 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121/O
                         net (fo=2, routed)           0.628    29.348    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_121_n_0
    SLICE_X75Y56         LUT6 (Prop_lut6_I4_O)        0.239    29.587 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101/O
                         net (fo=1, routed)           0.372    29.959    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_101_n_0
    SLICE_X75Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    30.333 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66/CO[3]
                         net (fo=16, routed)          0.684    31.017    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_66_n_0
    SLICE_X75Y54         LUT5 (Prop_lut5_I3_O)        0.113    31.130 r  ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9/O
                         net (fo=7, routed)           0.620    31.750    ex5_i/BubbleSorter_0/dataOut[91]_INST_0_i_9_n_0
    SLICE_X74Y54         LUT4 (Prop_lut4_I0_O)        0.247    31.997 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    31.997    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_74_n_0
    SLICE_X74Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    32.399 r  ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39/CO[3]
                         net (fo=36, routed)          0.831    33.230    ex5_i/BubbleSorter_0/dataOut[95]_INST_0_i_39_n_0
    SLICE_X72Y50         LUT3 (Prop_lut3_I1_O)        0.115    33.345 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39/O
                         net (fo=7, routed)           0.868    34.212    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_39_n_0
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.240    34.452 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69/O
                         net (fo=1, routed)           0.000    34.452    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_69_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    34.751 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38/CO[3]
                         net (fo=36, routed)          0.768    35.519    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_38_n_0
    SLICE_X65Y49         LUT3 (Prop_lut3_I1_O)        0.110    35.629 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97/O
                         net (fo=2, routed)           0.711    36.340    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_97_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.245    36.585 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75/O
                         net (fo=1, routed)           0.526    37.111    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_75_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    37.497 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40/CO[3]
                         net (fo=16, routed)          0.869    38.366    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_40_n_0
    SLICE_X69Y49         LUT5 (Prop_lut5_I3_O)        0.097    38.463 r  ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6/O
                         net (fo=7, routed)           0.751    39.214    ex5_i/BubbleSorter_0/dataOut[81]_INST_0_i_6_n_0
    SLICE_X69Y50         LUT4 (Prop_lut4_I0_O)        0.239    39.453 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49/O
                         net (fo=1, routed)           0.000    39.453    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_49_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    39.848 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17/CO[3]
                         net (fo=36, routed)          0.739    40.588    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_17_n_0
    SLICE_X69Y48         LUT3 (Prop_lut3_I1_O)        0.107    40.695 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81/O
                         net (fo=2, routed)           0.576    41.271    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_81_n_0
    SLICE_X70Y49         LUT6 (Prop_lut6_I4_O)        0.240    41.511 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50/O
                         net (fo=1, routed)           0.219    41.730    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_50_n_0
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    42.015 r  ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19/CO[3]
                         net (fo=16, routed)          0.923    42.938    ex5_i/BubbleSorter_0/dataOut[87]_INST_0_i_19_n_0
    SLICE_X81Y50         LUT5 (Prop_lut5_I1_O)        0.097    43.035 f  ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7/O
                         net (fo=4, routed)           0.867    43.902    ex5_i/BubbleSorter_0/dataOut[78]_INST_0_i_7_n_0
    SLICE_X66Y49         LUT6 (Prop_lut6_I5_O)        0.097    43.999 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51/O
                         net (fo=1, routed)           0.321    44.320    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_51_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    44.612 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20/CO[3]
                         net (fo=16, routed)          0.603    45.216    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_20_n_0
    SLICE_X66Y47         LUT5 (Prop_lut5_I3_O)        0.104    45.320 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4/O
                         net (fo=7, routed)           0.744    46.063    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_4_n_0
    SLICE_X68Y46         LUT4 (Prop_lut4_I0_O)        0.253    46.316 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    46.316    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_26_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    46.615 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5/CO[3]
                         net (fo=36, routed)          0.752    47.367    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_5_n_0
    SLICE_X68Y47         LUT3 (Prop_lut3_I1_O)        0.113    47.480 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60/O
                         net (fo=2, routed)           0.595    48.075    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_60_n_0
    SLICE_X72Y48         LUT6 (Prop_lut6_I4_O)        0.239    48.314 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31/O
                         net (fo=1, routed)           0.302    48.616    ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_31_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.298    48.914 r  ex5_i/BubbleSorter_0/dataOut[79]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.959    49.873    ex5_i/BubbleSorter_0/U0/onSort[8]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    49.970 f  ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4/O
                         net (fo=4, routed)           0.411    50.381    ex5_i/BubbleSorter_0/dataOut[69]_INST_0_i_4_n_0
    SLICE_X69Y45         LUT6 (Prop_lut6_I3_O)        0.097    50.478 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30/O
                         net (fo=1, routed)           0.335    50.813    ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_30_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    51.108 r  ex5_i/BubbleSorter_0/dataOut[71]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.643    51.751    ex5_i/BubbleSorter_0/U0/onSort[7]1
    SLICE_X70Y45         LUT5 (Prop_lut5_I1_O)        0.097    51.848 f  ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4/O
                         net (fo=4, routed)           0.576    52.424    ex5_i/BubbleSorter_0/dataOut[57]_INST_0_i_4_n_0
    SLICE_X71Y47         LUT6 (Prop_lut6_I3_O)        0.097    52.521 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33/O
                         net (fo=1, routed)           0.532    53.053    ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_33_n_0
    SLICE_X71Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    53.445 r  ex5_i/BubbleSorter_0/dataOut[63]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.877    54.322    ex5_i/BubbleSorter_0/U0/onSort[6]1
    SLICE_X72Y45         LUT5 (Prop_lut5_I1_O)        0.097    54.419 f  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7/O
                         net (fo=4, routed)           0.615    55.034    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_7_n_0
    SLICE_X75Y45         LUT6 (Prop_lut6_I3_O)        0.097    55.131 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27/O
                         net (fo=1, routed)           0.330    55.460    ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_27_n_0
    SLICE_X75Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    55.745 r  ex5_i/BubbleSorter_0/dataOut[55]_INST_0_i_6/CO[3]
                         net (fo=16, routed)          0.756    56.502    ex5_i/BubbleSorter_0/U0/onSort[5]1
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.097    56.599 f  ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5/O
                         net (fo=4, routed)           0.512    57.111    ex5_i/BubbleSorter_0/dataOut[40]_INST_0_i_5_n_0
    SLICE_X75Y44         LUT6 (Prop_lut6_I5_O)        0.097    57.208 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31/O
                         net (fo=1, routed)           0.217    57.425    ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_31_n_0
    SLICE_X77Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    57.817 r  ex5_i/BubbleSorter_0/dataOut[47]_INST_0_i_7/CO[3]
                         net (fo=16, routed)          0.827    58.644    ex5_i/BubbleSorter_0/U0/onSort[4]1
    SLICE_X78Y43         LUT5 (Prop_lut5_I1_O)        0.097    58.741 r  ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4/O
                         net (fo=4, routed)           0.621    59.362    ex5_i/BubbleSorter_0/dataOut[33]_INST_0_i_4_n_0
    SLICE_X77Y43         LUT4 (Prop_lut4_I0_O)        0.097    59.459 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    59.459    ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_23_n_0
    SLICE_X77Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    59.854 r  ex5_i/BubbleSorter_0/dataOut[39]_INST_0_i_4/CO[3]
                         net (fo=19, routed)          0.810    60.664    ex5_i/BubbleSorter_0/U0/onSort[3]112_in
    SLICE_X79Y43         LUT3 (Prop_lut3_I1_O)        0.097    60.761 r  ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4/O
                         net (fo=5, routed)           0.590    61.350    ex5_i/BubbleSorter_0/dataOut[24]_INST_0_i_4_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I2_O)        0.097    61.447 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    61.447    ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_22_n_0
    SLICE_X75Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    61.842 r  ex5_i/BubbleSorter_0/dataOut[31]_INST_0_i_5/CO[3]
                         net (fo=32, routed)          0.866    62.708    ex5_i/BubbleSorter_0/U0/onSort[2]115_in
    SLICE_X77Y39         LUT3 (Prop_lut3_I1_O)        0.111    62.819 f  ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3/O
                         net (fo=3, routed)           0.240    63.059    ex5_i/BubbleSorter_0/dataOut[8]_INST_0_i_3_n_0
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.239    63.298 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.218    63.516    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_16_n_0
    SLICE_X76Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    63.927 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_3/CO[3]
                         net (fo=21, routed)          0.807    64.734    ex5_i/BubbleSorter_0/U0/onSort[1]117_in
    SLICE_X76Y38         LUT3 (Prop_lut3_I1_O)        0.112    64.846 r  ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1/O
                         net (fo=7, routed)           0.613    65.459    ex5_i/BubbleSorter_0/dataOut[18]_INST_0_i_1_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I4_O)        0.234    65.693 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6/O
                         net (fo=1, routed)           0.360    66.053    ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_6_n_0
    SLICE_X79Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    66.427 r  ex5_i/BubbleSorter_0/dataOut[23]_INST_0_i_2/CO[3]
                         net (fo=30, routed)          0.769    67.196    ex5_i/BubbleSorter_0/U0/onSort[2]118_in
    SLICE_X77Y37         LUT5 (Prop_lut5_I3_O)        0.097    67.293 f  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27/O
                         net (fo=1, routed)           0.268    67.561    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_27_n_0
    SLICE_X77Y36         LUT6 (Prop_lut6_I1_O)        0.097    67.658 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.425    68.083    ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_5_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    68.375 r  ex5_i/BubbleSorter_0/dataOut[15]_INST_0_i_1/CO[3]
                         net (fo=16, routed)          0.605    68.980    ex5_i/BubbleSorter_0/U0/onSort[1]119_in
    SLICE_X76Y42         LUT5 (Prop_lut5_I2_O)        0.097    69.077 r  ex5_i/BubbleSorter_0/dataOut[1]_INST_0/O
                         net (fo=1, routed)           0.191    69.268    ex5_i/SliceMemory_0/U0/dataIn[1]
    SLICE_X75Y42         LUT6 (Prop_lut6_I5_O)        0.097    69.365 r  ex5_i/SliceMemory_0/U0/dataOut[1]_i_4/O
                         net (fo=1, routed)           0.000    69.365    ex5_i/SliceMemory_0/U0/dataOut[1]_i_4_n_0
    SLICE_X75Y42         MUXF7 (Prop_muxf7_I0_O)      0.181    69.546 r  ex5_i/SliceMemory_0/U0/dataOut_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    69.546    ex5_i/SliceMemory_0/U0/dataOut_reg[1]_i_2_n_0
    SLICE_X75Y42         MUXF8 (Prop_muxf8_I0_O)      0.076    69.622 r  ex5_i/SliceMemory_0/U0/dataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    69.622    ex5_i/SliceMemory_0/U0/dataOut_reg[1]_i_1_n_0
    SLICE_X75Y42         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.299    14.076    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y42         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[1]/C
                         clock pessimism              0.159    14.236    
                         clock uncertainty           -0.035    14.200    
    SLICE_X75Y42         FDRE (Setup_fdre_C_D)        0.057    14.257    ex5_i/SliceMemory_0/U0/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -69.622    
  -------------------------------------------------------------------
                         slack                                -55.365    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 ex5_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/BinToBCD16_0/U0/c_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.535ns (12.010%)  route 3.920ns (87.990%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.324     4.255    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X86Y86         FDRE                                         r  ex5_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.341     4.596 f  ex5_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          2.116     6.712    ex5_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X79Y33         LUT2 (Prop_lut2_I0_O)        0.097     6.809 r  ex5_i/BinToBCD16_0/U0/c_s[0]_i_2/O
                         net (fo=1, routed)           1.804     8.612    ex5_i/BinToBCD16_0/U0/n_s[0]
    SLICE_X86Y86         LUT6 (Prop_lut6_I0_O)        0.097     8.709 r  ex5_i/BinToBCD16_0/U0/c_s[0]_i_1/O
                         net (fo=1, routed)           0.000     8.709    ex5_i/BinToBCD16_0/U0/c_s[0]_i_1_n_0
    SLICE_X86Y86         FDRE                                         r  ex5_i/BinToBCD16_0/U0/c_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.221    13.999    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X86Y86         FDRE                                         r  ex5_i/BinToBCD16_0/U0/c_s_reg[0]/C
                         clock pessimism              0.256    14.255    
                         clock uncertainty           -0.035    14.219    
    SLICE_X86Y86         FDRE (Setup_fdre_C_D)        0.032    14.251    ex5_i/BinToBCD16_0/U0/c_s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 ex5_i/concat_memory_0/U0/address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/concat_memory_0/U0/vector_s_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.438ns (12.195%)  route 3.154ns (87.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.366     4.297    ex5_i/concat_memory_0/U0/clk
    SLICE_X64Y38         FDRE                                         r  ex5_i/concat_memory_0/U0/address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.341     4.638 r  ex5_i/concat_memory_0/U0/address_s_reg[0]/Q
                         net (fo=22, routed)          2.114     6.752    ex5_i/concat_memory_0/U0/address[0]
    SLICE_X70Y49         LUT4 (Prop_lut4_I0_O)        0.097     6.849 r  ex5_i/concat_memory_0/U0/vector_s[7][7]_i_1/O
                         net (fo=8, routed)           1.040     7.889    ex5_i/concat_memory_0/U0/vector_s[7][7]_i_1_n_0
    SLICE_X71Y59         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.146    13.924    ex5_i/concat_memory_0/U0/clk
    SLICE_X71Y59         FDRE                                         r  ex5_i/concat_memory_0/U0/vector_s_reg[7][0]/C
                         clock pessimism              0.159    14.083    
                         clock uncertainty           -0.035    14.048    
    SLICE_X71Y59         FDRE (Setup_fdre_C_CE)      -0.150    13.898    ex5_i/concat_memory_0/U0/vector_s_reg[7][0]
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  6.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ex5_i/SliceMemory_0/U0/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.083%)  route 0.267ns (61.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.655     1.575    ex5_i/SliceMemory_0/U0/clock
    SLICE_X76Y44         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y44         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  ex5_i/SliceMemory_0/U0/dataOut_reg[7]/Q
                         net (fo=1, routed)           0.267     2.006    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.961     2.126    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.483     1.643    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.939    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ex5_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/BinToBCD16_0/U0/int_rg_c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.649     1.569    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X79Y32         FDRE                                         r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y32         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[10]/Q
                         net (fo=1, routed)           0.086     1.796    ex5_i/BinToBCD16_0/U0/int_rg_c[10]
    SLICE_X78Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  ex5_i/BinToBCD16_0/U0/int_rg_c[11]_i_1/O
                         net (fo=1, routed)           0.000     1.841    ex5_i/BinToBCD16_0/U0/int_rg_n[11]
    SLICE_X78Y32         FDRE                                         r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.923     2.088    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X78Y32         FDRE                                         r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
                         clock pessimism             -0.506     1.582    
    SLICE_X78Y32         FDRE (Hold_fdre_C_D)         0.120     1.702    ex5_i/BinToBCD16_0/U0/int_rg_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ex5_i/SliceMemory_0/U0/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.236%)  route 0.377ns (72.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.653     1.573    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y38         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDRE (Prop_fdre_C_Q)         0.141     1.714 r  ex5_i/SliceMemory_0/U0/dataOut_reg[2]/Q
                         net (fo=1, routed)           0.377     2.091    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.964     2.129    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.483     1.646    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.942    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ex5_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.522%)  route 0.121ns (39.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.602     1.521    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X85Y86         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ex5_i/BinToBCD16_0/U0/BCD0_c_reg[3]/Q
                         net (fo=4, routed)           0.121     1.784    ex5_i/BinToBCD16_0/U0/BCD0_c[3]
    SLICE_X84Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  ex5_i/BinToBCD16_0/U0/BCD0[1]_i_1/O
                         net (fo=2, routed)           0.000     1.829    ex5_i/BinToBCD16_0/U0/BCD0[1]_i_1_n_0
    SLICE_X84Y86         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.873     2.038    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X84Y86         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X84Y86         FDRE (Hold_fdre_C_D)         0.121     1.655    ex5_i/BinToBCD16_0/U0/BCD0_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ex5_i/SliceMemory_0/U0/dataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.164ns (30.250%)  route 0.378ns (69.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.653     1.573    ex5_i/SliceMemory_0/U0/clock
    SLICE_X74Y39         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDRE (Prop_fdre_C_Q)         0.164     1.737 r  ex5_i/SliceMemory_0/U0/dataOut_reg[4]/Q
                         net (fo=1, routed)           0.378     2.115    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.961     2.126    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.483     1.643    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.939    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ex5_i/SliceMemory_0/U0/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.081%)  route 0.421ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.654     1.574    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y42         FDRE                                         r  ex5_i/SliceMemory_0/U0/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  ex5_i/SliceMemory_0/U0/dataOut_reg[1]/Q
                         net (fo=1, routed)           0.421     2.136    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.964     2.129    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y14         RAMB18E1                                     r  ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.483     1.646    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.942    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ex5_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.249ns (73.342%)  route 0.091ns (26.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.649     1.569    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X78Y32         FDRE                                         r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.148     1.717 r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.091     1.807    ex5_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X78Y32         LUT3 (Prop_lut3_I0_O)        0.101     1.908 r  ex5_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    ex5_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X78Y32         FDRE                                         r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.923     2.088    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X78Y32         FDRE                                         r  ex5_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism             -0.519     1.569    
    SLICE_X78Y32         FDRE (Hold_fdre_C_D)         0.131     1.700    ex5_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ex5_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/BinToBCD16_0/U0/BCD3_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.475%)  route 0.132ns (41.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.604     1.523    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X82Y89         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD3_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex5_i/BinToBCD16_0/U0/BCD3_c_reg[2]/Q
                         net (fo=4, routed)           0.132     1.796    ex5_i/BinToBCD16_0/U0/BCD3_c[2]
    SLICE_X82Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  ex5_i/BinToBCD16_0/U0/BCD3[3]_i_1/O
                         net (fo=2, routed)           0.000     1.841    ex5_i/BinToBCD16_0/U0/BCD3[3]_i_1_n_0
    SLICE_X82Y90         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD3_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.877     2.042    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X82Y90         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X82Y90         FDRE (Hold_fdre_C_D)         0.091     1.631    ex5_i/BinToBCD16_0/U0/BCD3_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ex5_i/SliceMemory_0/U0/address_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/SliceMemory_0/U0/finished_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.386%)  route 0.179ns (48.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.651     1.571    ex5_i/SliceMemory_0/U0/clock
    SLICE_X75Y35         FDRE                                         r  ex5_i/SliceMemory_0/U0/address_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  ex5_i/SliceMemory_0/U0/address_s_reg[0]/Q
                         net (fo=38, routed)          0.179     1.891    ex5_i/SliceMemory_0/U0/address[0]
    SLICE_X76Y35         LUT5 (Prop_lut5_I4_O)        0.048     1.939 r  ex5_i/SliceMemory_0/U0/finished_s_i_1/O
                         net (fo=1, routed)           0.000     1.939    ex5_i/SliceMemory_0/U0/finished_s_i_1_n_0
    SLICE_X76Y35         FDRE                                         r  ex5_i/SliceMemory_0/U0/finished_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.925     2.090    ex5_i/SliceMemory_0/U0/clock
    SLICE_X76Y35         FDRE                                         r  ex5_i/SliceMemory_0/U0/finished_s_reg/C
                         clock pessimism             -0.504     1.586    
    SLICE_X76Y35         FDRE (Hold_fdre_C_D)         0.131     1.717    ex5_i/SliceMemory_0/U0/finished_s_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.605     1.524    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X82Y90         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]/Q
                         net (fo=3, routed)           0.132     1.798    ex5_i/BinToBCD16_0/U0/BCD4_c[1]
    SLICE_X82Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  ex5_i/BinToBCD16_0/U0/BCD4[1]_i_1/O
                         net (fo=2, routed)           0.000     1.843    ex5_i/BinToBCD16_0/U0/BCD4[1]_i_1_n_0
    SLICE_X82Y90         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.877     2.042    ex5_i/BinToBCD16_0/U0/clk
    SLICE_X82Y90         FDRE                                         r  ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X82Y90         FDRE (Hold_fdre_C_D)         0.092     1.616    ex5_i/BinToBCD16_0/U0/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y18    ex5_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y18    ex5_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y14    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y14    ex5_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y86    ex5_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y86    ex5_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y86    ex5_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y86    ex5_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y88    ex5_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38    ex5_i/concat_memory_0/U0/address_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38    ex5_i/concat_memory_0/U0/address_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38    ex5_i/concat_memory_0/U0/address_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y38    ex5_i/concat_memory_0/U0/address_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y38    ex5_i/SliceMemory_0/U0/dataOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y38    ex5_i/SliceMemory_0/U0/dataOut_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y39    ex5_i/concat_memory_0/U0/vector_s_reg[10][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y39    ex5_i/concat_memory_0/U0/vector_s_reg[10][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y39    ex5_i/concat_memory_0/U0/vector_s_reg[10][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y39    ex5_i/concat_memory_0/U0/vector_s_reg[10][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90    ex5_i/BinToBCD16_0/U0/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90    ex5_i/BinToBCD16_0/U0/BCD1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y90    ex5_i/BinToBCD16_0/U0/BCD1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y91    ex5_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y91    ex5_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y91    ex5_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y90    ex5_i/BinToBCD16_0/U0/BCD2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex5_i/BinToBCD16_0/U0/BCD2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y90    ex5_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y90    ex5_i/BinToBCD16_0/U0/BCD3_reg[1]/C



