set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {Multicycle-IITB-RISC.vo Multicycle-IITB-RISC_v.sdo}}
}
