{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728939671360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728939671361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 18:01:11 2024 " "Processing started: Mon Oct 14 18:01:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728939671361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728939671361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte1 -c parte1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte1 -c parte1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728939671361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728939671736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728939671736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parte1-Behavioral " "Found design unit 1: parte1-Behavioral" {  } { { "parte1.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/parte1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728939679174 ""} { "Info" "ISGN_ENTITY_NAME" "1 parte1 " "Found entity 1: parte1" {  } { { "parte1.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/parte1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728939679174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728939679174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte1 " "Elaborating entity \"parte1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728939679202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Not_Q_entrada_internal parte1.vhd(19) " "Verilog HDL or VHDL warning at parte1.vhd(19): object \"Not_Q_entrada_internal\" assigned a value but never read" {  } { { "parte1.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/parte1.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728939679203 "|parte1"}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.vhd 2 1 " "Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-bdf_type " "Found design unit 1: flipflop-bdf_type" {  } { { "flipflop.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/flipflop.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728939679222 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/flipflop.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728939679222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728939679222 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "flipflop " "Found the following files while searching for definition of entity \"flipflop\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "flipflop.bdf " "File: flipflop.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1728939679222 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1728939679222 "|parte1|flipflop:dff1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:dff1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:dff1\"" {  } { { "parte1.vhd" "dff1" { Text "C:/Users/14593530/Desktop/parte12/parte1.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728939679222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "latch2.vhd 2 1 " "Using design file latch2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch2-bdf_type " "Found design unit 1: latch2-bdf_type" {  } { { "latch2.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/latch2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728939679232 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "C:/Users/14593530/Desktop/parte12/latch2.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728939679232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728939679232 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "latch2 " "Found the following files while searching for definition of entity \"latch2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "latch2.bdf " "File: latch2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1728939679232 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1728939679232 "|parte1|flipflop:dff1|latch2:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 flipflop:dff1\|latch2:b2v_inst " "Elaborating entity \"latch2\" for hierarchy \"flipflop:dff1\|latch2:b2v_inst\"" {  } { { "flipflop.vhd" "b2v_inst" { Text "C:/Users/14593530/Desktop/parte12/flipflop.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728939679232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728939679661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728939679919 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728939679919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728939679950 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728939679950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728939679950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728939679950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728939679970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 18:01:19 2024 " "Processing ended: Mon Oct 14 18:01:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728939679970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728939679970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728939679970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728939679970 ""}
