// Seed: 259270998
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    output wand id_5,
    output supply1 id_6
);
  wire id_8;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input supply1 id_7,
    output tri0 id_8
);
  module_0(
      id_3, id_8, id_1, id_3, id_3, id_5, id_5
  );
  wire id_10;
  initial assume (1);
endmodule
