{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704348171206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704348171217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 23:02:51 2024 " "Processing started: Wed Jan 03 23:02:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704348171217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348171217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348171217 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704348172132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704348172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_addertree.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_addertree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_adderTree " "Found entity 1: FIR_adderTree" {  } { { "FIR_adderTree.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_adderTree.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704348184672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348184672 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "width params.v(1) " "Verilog HDL Declaration error at params.v(1): identifier \"width\" is already declared in the present scope" {  } { { "params.v" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/params.v" 1 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704348184682 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "order params.v(2) " "Verilog HDL Declaration error at params.v(2): identifier \"order\" is already declared in the present scope" {  } { { "params.v" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/params.v" 2 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704348184682 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "FIRfilterCoeffs params.v(57) " "Verilog HDL Declaration error at params.v(57): identifier \"FIRfilterCoeffs\" is already declared in the present scope" {  } { { "params.v" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/params.v" 57 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1704348184682 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FIR_symmetric FIR_symmetric.sv(4) " "Ignored design unit \"FIR_symmetric\" at FIR_symmetric.sv(4) due to previous errors" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1704348184682 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tap FIR_symmetric.sv(90) " "Ignored design unit \"tap\" at FIR_symmetric.sv(90) due to previous errors" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 90 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1704348184692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_symmetric.sv 0 0 " "Found 0 design units, including 0 entities, in source file fir_symmetric.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348184695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704348184800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 03 23:03:04 2024 " "Processing ended: Wed Jan 03 23:03:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704348184800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704348184800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704348184800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348184800 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704348185486 ""}
