<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/sdadc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2sdadc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">sdadc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for SDADC</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_SDADC_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_SDADC_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR SDADC                                        */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- SDADC_CTRLA : (SDADC Offset: 0x00) (R/W 8) Control A -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_CTRLA) Control A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_SWRST_Pos                 _UINT8_(0)                                           </span><span class="comment">/* (SDADC_CTRLA) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_SWRST_Msk                 (_UINT8_(0x1) &lt;&lt; SDADC_CTRLA_SWRST_Pos)              </span><span class="comment">/* (SDADC_CTRLA) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_SWRST(value)              (SDADC_CTRLA_SWRST_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_CTRLA_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the SDADC_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_ENABLE_Pos                _UINT8_(1)                                           </span><span class="comment">/* (SDADC_CTRLA) Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_ENABLE_Msk                (_UINT8_(0x1) &lt;&lt; SDADC_CTRLA_ENABLE_Pos)             </span><span class="comment">/* (SDADC_CTRLA) Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_ENABLE(value)             (SDADC_CTRLA_ENABLE_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_CTRLA_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the SDADC_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_RUNSTDBY_Pos              _UINT8_(6)                                           </span><span class="comment">/* (SDADC_CTRLA) Run during Standby Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_RUNSTDBY_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_CTRLA_RUNSTDBY_Pos)           </span><span class="comment">/* (SDADC_CTRLA) Run during Standby Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_RUNSTDBY(value)           (SDADC_CTRLA_RUNSTDBY_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_CTRLA_RUNSTDBY_Pos)) </span><span class="comment">/* Assigment of value for RUNSTDBY in the SDADC_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_ONDEMAND_Pos              _UINT8_(7)                                           </span><span class="comment">/* (SDADC_CTRLA) On Demand Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_ONDEMAND_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_CTRLA_ONDEMAND_Pos)           </span><span class="comment">/* (SDADC_CTRLA) On Demand Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_ONDEMAND(value)           (SDADC_CTRLA_ONDEMAND_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_CTRLA_ONDEMAND_Pos)) </span><span class="comment">/* Assigment of value for ONDEMAND in the SDADC_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_Msk                       _UINT8_(0xC3)                                        </span><span class="comment">/* (SDADC_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* -------- SDADC_REFCTRL : (SDADC Offset: 0x01) (R/W 8) Reference Control -------- */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_REFCTRL) Reference Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL_Pos              _UINT8_(0)                                           </span><span class="comment">/* (SDADC_REFCTRL) Reference Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL_Msk              (_UINT8_(0x3) &lt;&lt; SDADC_REFCTRL_REFSEL_Pos)           </span><span class="comment">/* (SDADC_REFCTRL) Reference Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL(value)           (SDADC_REFCTRL_REFSEL_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_REFCTRL_REFSEL_Pos)) </span><span class="comment">/* Assigment of value for REFSEL in the SDADC_REFCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define   SDADC_REFCTRL_REFSEL_INTREF_Val     _UINT8_(0x0)                                         </span><span class="comment">/* (SDADC_REFCTRL) Internal Bandgap Reference  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define   SDADC_REFCTRL_REFSEL_AREFB_Val      _UINT8_(0x1)                                         </span><span class="comment">/* (SDADC_REFCTRL) External Reference  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define   SDADC_REFCTRL_REFSEL_DAC_Val        _UINT8_(0x2)                                         </span><span class="comment">/* (SDADC_REFCTRL) Internal DAC Output  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define   SDADC_REFCTRL_REFSEL_INTVCC_Val     _UINT8_(0x3)                                         </span><span class="comment">/* (SDADC_REFCTRL) VDDANA  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL_INTREF           (SDADC_REFCTRL_REFSEL_INTREF_Val &lt;&lt; SDADC_REFCTRL_REFSEL_Pos) </span><span class="comment">/* (SDADC_REFCTRL) Internal Bandgap Reference Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL_AREFB            (SDADC_REFCTRL_REFSEL_AREFB_Val &lt;&lt; SDADC_REFCTRL_REFSEL_Pos) </span><span class="comment">/* (SDADC_REFCTRL) External Reference Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL_DAC              (SDADC_REFCTRL_REFSEL_DAC_Val &lt;&lt; SDADC_REFCTRL_REFSEL_Pos) </span><span class="comment">/* (SDADC_REFCTRL) Internal DAC Output Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFSEL_INTVCC           (SDADC_REFCTRL_REFSEL_INTVCC_Val &lt;&lt; SDADC_REFCTRL_REFSEL_Pos) </span><span class="comment">/* (SDADC_REFCTRL) VDDANA Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFRANGE_Pos            _UINT8_(4)                                           </span><span class="comment">/* (SDADC_REFCTRL) Reference Range Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFRANGE_Msk            (_UINT8_(0x3) &lt;&lt; SDADC_REFCTRL_REFRANGE_Pos)         </span><span class="comment">/* (SDADC_REFCTRL) Reference Range Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REFRANGE(value)         (SDADC_REFCTRL_REFRANGE_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_REFCTRL_REFRANGE_Pos)) </span><span class="comment">/* Assigment of value for REFRANGE in the SDADC_REFCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_ONREFBUF_Pos            _UINT8_(7)                                           </span><span class="comment">/* (SDADC_REFCTRL) Reference Buffer Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_ONREFBUF_Msk            (_UINT8_(0x1) &lt;&lt; SDADC_REFCTRL_ONREFBUF_Pos)         </span><span class="comment">/* (SDADC_REFCTRL) Reference Buffer Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_ONREFBUF(value)         (SDADC_REFCTRL_ONREFBUF_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_REFCTRL_ONREFBUF_Pos)) </span><span class="comment">/* Assigment of value for ONREFBUF in the SDADC_REFCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_Msk                     _UINT8_(0xB3)                                        </span><span class="comment">/* (SDADC_REFCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* -------- SDADC_CTRLB : (SDADC Offset: 0x02) (R/W 16) Control B -------- */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_RESETVALUE                _UINT16_(0x2000)                                     </span><span class="comment">/*  (SDADC_CTRLB) Control B  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_Pos             _UINT16_(0)                                          </span><span class="comment">/* (SDADC_CTRLB) Prescaler Configuration Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_Msk             (_UINT16_(0xFF) &lt;&lt; SDADC_CTRLB_PRESCALER_Pos)        </span><span class="comment">/* (SDADC_CTRLB) Prescaler Configuration Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER(value)          (SDADC_CTRLB_PRESCALER_Msk &amp; (_UINT16_(value) &lt;&lt; SDADC_CTRLB_PRESCALER_Pos)) </span><span class="comment">/* Assigment of value for PRESCALER in the SDADC_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV2_Val      _UINT16_(0x0)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV4_Val      _UINT16_(0x1)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV8_Val      _UINT16_(0x2)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV16_Val     _UINT16_(0x3)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 16  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV32_Val     _UINT16_(0x4)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 32  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV64_Val     _UINT16_(0x5)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV128_Val    _UINT16_(0x6)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_PRESCALER_DIV256_Val    _UINT16_(0x7)                                        </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV2            (SDADC_CTRLB_PRESCALER_DIV2_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 2 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV4            (SDADC_CTRLB_PRESCALER_DIV4_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV8            (SDADC_CTRLB_PRESCALER_DIV8_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 8 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV16           (SDADC_CTRLB_PRESCALER_DIV16_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 16 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV32           (SDADC_CTRLB_PRESCALER_DIV32_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 32 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV64           (SDADC_CTRLB_PRESCALER_DIV64_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV128          (SDADC_CTRLB_PRESCALER_DIV128_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_PRESCALER_DIV256          (SDADC_CTRLB_PRESCALER_DIV256_Val &lt;&lt; SDADC_CTRLB_PRESCALER_Pos) </span><span class="comment">/* (SDADC_CTRLB) Peripheral clock divided by 256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_Pos                   _UINT16_(8)                                          </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_Msk                   (_UINT16_(0x7) &lt;&lt; SDADC_CTRLB_OSR_Pos)               </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR(value)                (SDADC_CTRLB_OSR_Msk &amp; (_UINT16_(value) &lt;&lt; SDADC_CTRLB_OSR_Pos)) </span><span class="comment">/* Assigment of value for OSR in the SDADC_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_OSR_OSR64_Val           _UINT16_(0x0)                                        </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 64  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_OSR_OSR128_Val          _UINT16_(0x1)                                        </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 128  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_OSR_OSR256_Val          _UINT16_(0x2)                                        </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 256  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_OSR_OSR512_Val          _UINT16_(0x3)                                        </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 512  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define   SDADC_CTRLB_OSR_OSR1024_Val         _UINT16_(0x4)                                        </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 1024  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_OSR64                 (SDADC_CTRLB_OSR_OSR64_Val &lt;&lt; SDADC_CTRLB_OSR_Pos)   </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 64 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_OSR128                (SDADC_CTRLB_OSR_OSR128_Val &lt;&lt; SDADC_CTRLB_OSR_Pos)  </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 128 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_OSR256                (SDADC_CTRLB_OSR_OSR256_Val &lt;&lt; SDADC_CTRLB_OSR_Pos)  </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 256 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_OSR512                (SDADC_CTRLB_OSR_OSR512_Val &lt;&lt; SDADC_CTRLB_OSR_Pos)  </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 512 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_OSR_OSR1024               (SDADC_CTRLB_OSR_OSR1024_Val &lt;&lt; SDADC_CTRLB_OSR_Pos) </span><span class="comment">/* (SDADC_CTRLB) Over Sampling Ratio is 1024 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_SKPCNT_Pos                _UINT16_(12)                                         </span><span class="comment">/* (SDADC_CTRLB) Skip Sample Count Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_SKPCNT_Msk                (_UINT16_(0xF) &lt;&lt; SDADC_CTRLB_SKPCNT_Pos)            </span><span class="comment">/* (SDADC_CTRLB) Skip Sample Count Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_SKPCNT(value)             (SDADC_CTRLB_SKPCNT_Msk &amp; (_UINT16_(value) &lt;&lt; SDADC_CTRLB_SKPCNT_Pos)) </span><span class="comment">/* Assigment of value for SKPCNT in the SDADC_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_Msk                       _UINT16_(0xF7FF)                                     </span><span class="comment">/* (SDADC_CTRLB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* -------- SDADC_EVCTRL : (SDADC Offset: 0x04) (R/W 8) Event Control -------- */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_EVCTRL) Event Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_FLUSHEI_Pos              _UINT8_(0)                                           </span><span class="comment">/* (SDADC_EVCTRL) Flush Event Input Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_FLUSHEI_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_EVCTRL_FLUSHEI_Pos)           </span><span class="comment">/* (SDADC_EVCTRL) Flush Event Input Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_FLUSHEI(value)           (SDADC_EVCTRL_FLUSHEI_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_EVCTRL_FLUSHEI_Pos)) </span><span class="comment">/* Assigment of value for FLUSHEI in the SDADC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_STARTEI_Pos              _UINT8_(1)                                           </span><span class="comment">/* (SDADC_EVCTRL) Start Conversion Event Input Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_STARTEI_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_EVCTRL_STARTEI_Pos)           </span><span class="comment">/* (SDADC_EVCTRL) Start Conversion Event Input Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_STARTEI(value)           (SDADC_EVCTRL_STARTEI_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_EVCTRL_STARTEI_Pos)) </span><span class="comment">/* Assigment of value for STARTEI in the SDADC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_FLUSHINV_Pos             _UINT8_(2)                                           </span><span class="comment">/* (SDADC_EVCTRL) Flush Event Invert Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_FLUSHINV_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_EVCTRL_FLUSHINV_Pos)          </span><span class="comment">/* (SDADC_EVCTRL) Flush Event Invert Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_FLUSHINV(value)          (SDADC_EVCTRL_FLUSHINV_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_EVCTRL_FLUSHINV_Pos)) </span><span class="comment">/* Assigment of value for FLUSHINV in the SDADC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_STARTINV_Pos             _UINT8_(3)                                           </span><span class="comment">/* (SDADC_EVCTRL) Satrt Event Invert Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_STARTINV_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_EVCTRL_STARTINV_Pos)          </span><span class="comment">/* (SDADC_EVCTRL) Satrt Event Invert Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_STARTINV(value)          (SDADC_EVCTRL_STARTINV_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_EVCTRL_STARTINV_Pos)) </span><span class="comment">/* Assigment of value for STARTINV in the SDADC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_RESRDYEO_Pos             _UINT8_(4)                                           </span><span class="comment">/* (SDADC_EVCTRL) Result Ready Event Out Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_RESRDYEO_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_EVCTRL_RESRDYEO_Pos)          </span><span class="comment">/* (SDADC_EVCTRL) Result Ready Event Out Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_RESRDYEO(value)          (SDADC_EVCTRL_RESRDYEO_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_EVCTRL_RESRDYEO_Pos)) </span><span class="comment">/* Assigment of value for RESRDYEO in the SDADC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_WINMONEO_Pos             _UINT8_(5)                                           </span><span class="comment">/* (SDADC_EVCTRL) Window Monitor Event Out Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_WINMONEO_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_EVCTRL_WINMONEO_Pos)          </span><span class="comment">/* (SDADC_EVCTRL) Window Monitor Event Out Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_WINMONEO(value)          (SDADC_EVCTRL_WINMONEO_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_EVCTRL_WINMONEO_Pos)) </span><span class="comment">/* Assigment of value for WINMONEO in the SDADC_EVCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_Msk                      _UINT8_(0x3F)                                        </span><span class="comment">/* (SDADC_EVCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* -------- SDADC_INTENCLR : (SDADC Offset: 0x05) (R/W 8) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_RESETVALUE             _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_RESRDY_Pos             _UINT8_(0)                                           </span><span class="comment">/* (SDADC_INTENCLR) Result Ready Interrupt Disable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_RESRDY_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_INTENCLR_RESRDY_Pos)          </span><span class="comment">/* (SDADC_INTENCLR) Result Ready Interrupt Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_RESRDY(value)          (SDADC_INTENCLR_RESRDY_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTENCLR_RESRDY_Pos)) </span><span class="comment">/* Assigment of value for RESRDY in the SDADC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_OVERRUN_Pos            _UINT8_(1)                                           </span><span class="comment">/* (SDADC_INTENCLR) Overrun Interrupt Disable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_OVERRUN_Msk            (_UINT8_(0x1) &lt;&lt; SDADC_INTENCLR_OVERRUN_Pos)         </span><span class="comment">/* (SDADC_INTENCLR) Overrun Interrupt Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_OVERRUN(value)         (SDADC_INTENCLR_OVERRUN_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTENCLR_OVERRUN_Pos)) </span><span class="comment">/* Assigment of value for OVERRUN in the SDADC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_WINMON_Pos             _UINT8_(2)                                           </span><span class="comment">/* (SDADC_INTENCLR) Window Monitor Interrupt Disable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_WINMON_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_INTENCLR_WINMON_Pos)          </span><span class="comment">/* (SDADC_INTENCLR) Window Monitor Interrupt Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_WINMON(value)          (SDADC_INTENCLR_WINMON_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTENCLR_WINMON_Pos)) </span><span class="comment">/* Assigment of value for WINMON in the SDADC_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_Msk                    _UINT8_(0x07)                                        </span><span class="comment">/* (SDADC_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* -------- SDADC_INTENSET : (SDADC Offset: 0x06) (R/W 8) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_RESETVALUE             _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_RESRDY_Pos             _UINT8_(0)                                           </span><span class="comment">/* (SDADC_INTENSET) Result Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_RESRDY_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_INTENSET_RESRDY_Pos)          </span><span class="comment">/* (SDADC_INTENSET) Result Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_RESRDY(value)          (SDADC_INTENSET_RESRDY_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTENSET_RESRDY_Pos)) </span><span class="comment">/* Assigment of value for RESRDY in the SDADC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_OVERRUN_Pos            _UINT8_(1)                                           </span><span class="comment">/* (SDADC_INTENSET) Overrun Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_OVERRUN_Msk            (_UINT8_(0x1) &lt;&lt; SDADC_INTENSET_OVERRUN_Pos)         </span><span class="comment">/* (SDADC_INTENSET) Overrun Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_OVERRUN(value)         (SDADC_INTENSET_OVERRUN_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTENSET_OVERRUN_Pos)) </span><span class="comment">/* Assigment of value for OVERRUN in the SDADC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_WINMON_Pos             _UINT8_(2)                                           </span><span class="comment">/* (SDADC_INTENSET) Window Monitor Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_WINMON_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_INTENSET_WINMON_Pos)          </span><span class="comment">/* (SDADC_INTENSET) Window Monitor Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_WINMON(value)          (SDADC_INTENSET_WINMON_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTENSET_WINMON_Pos)) </span><span class="comment">/* Assigment of value for WINMON in the SDADC_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_Msk                    _UINT8_(0x07)                                        </span><span class="comment">/* (SDADC_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* -------- SDADC_INTFLAG : (SDADC Offset: 0x07) (R/W 8) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_RESRDY_Pos              _UINT8_(0)                                           </span><span class="comment">/* (SDADC_INTFLAG) Result Ready Interrupt Flag Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_RESRDY_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_INTFLAG_RESRDY_Pos)           </span><span class="comment">/* (SDADC_INTFLAG) Result Ready Interrupt Flag Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_RESRDY(value)           (SDADC_INTFLAG_RESRDY_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTFLAG_RESRDY_Pos)) </span><span class="comment">/* Assigment of value for RESRDY in the SDADC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_OVERRUN_Pos             _UINT8_(1)                                           </span><span class="comment">/* (SDADC_INTFLAG) Overrun Interrupt Flag Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_OVERRUN_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_INTFLAG_OVERRUN_Pos)          </span><span class="comment">/* (SDADC_INTFLAG) Overrun Interrupt Flag Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_OVERRUN(value)          (SDADC_INTFLAG_OVERRUN_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTFLAG_OVERRUN_Pos)) </span><span class="comment">/* Assigment of value for OVERRUN in the SDADC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_WINMON_Pos              _UINT8_(2)                                           </span><span class="comment">/* (SDADC_INTFLAG) Window Monitor Interrupt Flag Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_WINMON_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_INTFLAG_WINMON_Pos)           </span><span class="comment">/* (SDADC_INTFLAG) Window Monitor Interrupt Flag Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_WINMON(value)           (SDADC_INTFLAG_WINMON_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INTFLAG_WINMON_Pos)) </span><span class="comment">/* Assigment of value for WINMON in the SDADC_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_Msk                     _UINT8_(0x07)                                        </span><span class="comment">/* (SDADC_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* -------- SDADC_SEQSTATUS : (SDADC Offset: 0x08) ( R/ 8) Sequence Status -------- */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_RESETVALUE            _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_SEQSTATUS) Sequence Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_SEQSTATE_Pos          _UINT8_(0)                                           </span><span class="comment">/* (SDADC_SEQSTATUS) Sequence State Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_SEQSTATE_Msk          (_UINT8_(0xF) &lt;&lt; SDADC_SEQSTATUS_SEQSTATE_Pos)       </span><span class="comment">/* (SDADC_SEQSTATUS) Sequence State Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_SEQSTATE(value)       (SDADC_SEQSTATUS_SEQSTATE_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_SEQSTATUS_SEQSTATE_Pos)) </span><span class="comment">/* Assigment of value for SEQSTATE in the SDADC_SEQSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_SEQBUSY_Pos           _UINT8_(7)                                           </span><span class="comment">/* (SDADC_SEQSTATUS) Sequence Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_SEQBUSY_Msk           (_UINT8_(0x1) &lt;&lt; SDADC_SEQSTATUS_SEQBUSY_Pos)        </span><span class="comment">/* (SDADC_SEQSTATUS) Sequence Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_SEQBUSY(value)        (SDADC_SEQSTATUS_SEQBUSY_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_SEQSTATUS_SEQBUSY_Pos)) </span><span class="comment">/* Assigment of value for SEQBUSY in the SDADC_SEQSTATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_Msk                   _UINT8_(0x8F)                                        </span><span class="comment">/* (SDADC_SEQSTATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* -------- SDADC_INPUTCTRL : (SDADC Offset: 0x09) (R/W 8) Input Control -------- */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_RESETVALUE            _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_INPUTCTRL) Input Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_MUXSEL_Pos            _UINT8_(0)                                           </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC Input Selection Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_MUXSEL_Msk            (_UINT8_(0xF) &lt;&lt; SDADC_INPUTCTRL_MUXSEL_Pos)         </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC Input Selection Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_MUXSEL(value)         (SDADC_INPUTCTRL_MUXSEL_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_INPUTCTRL_MUXSEL_Pos)) </span><span class="comment">/* Assigment of value for MUXSEL in the SDADC_INPUTCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define   SDADC_INPUTCTRL_MUXSEL_AIN0_Val     _UINT8_(0x0)                                         </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC AIN0 Pin  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define   SDADC_INPUTCTRL_MUXSEL_AIN1_Val     _UINT8_(0x1)                                         </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC AIN1 Pin  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define   SDADC_INPUTCTRL_MUXSEL_AIN2_Val     _UINT8_(0x2)                                         </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC AIN2 Pin  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_MUXSEL_AIN0           (SDADC_INPUTCTRL_MUXSEL_AIN0_Val &lt;&lt; SDADC_INPUTCTRL_MUXSEL_Pos) </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC AIN0 Pin Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_MUXSEL_AIN1           (SDADC_INPUTCTRL_MUXSEL_AIN1_Val &lt;&lt; SDADC_INPUTCTRL_MUXSEL_Pos) </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC AIN1 Pin Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_MUXSEL_AIN2           (SDADC_INPUTCTRL_MUXSEL_AIN2_Val &lt;&lt; SDADC_INPUTCTRL_MUXSEL_Pos) </span><span class="comment">/* (SDADC_INPUTCTRL) SDADC AIN2 Pin Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_Msk                   _UINT8_(0x0F)                                        </span><span class="comment">/* (SDADC_INPUTCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* -------- SDADC_CTRLC : (SDADC Offset: 0x0A) (R/W 8) Control C -------- */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SDADC_CTRLC_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_CTRLC) Control C  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define SDADC_CTRLC_FREERUN_Pos               _UINT8_(0)                                           </span><span class="comment">/* (SDADC_CTRLC) Free Running Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SDADC_CTRLC_FREERUN_Msk               (_UINT8_(0x1) &lt;&lt; SDADC_CTRLC_FREERUN_Pos)            </span><span class="comment">/* (SDADC_CTRLC) Free Running Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SDADC_CTRLC_FREERUN(value)            (SDADC_CTRLC_FREERUN_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_CTRLC_FREERUN_Pos)) </span><span class="comment">/* Assigment of value for FREERUN in the SDADC_CTRLC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SDADC_CTRLC_Msk                       _UINT8_(0x01)                                        </span><span class="comment">/* (SDADC_CTRLC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* -------- SDADC_WINCTRL : (SDADC Offset: 0x0B) (R/W 8) Window Monitor Control -------- */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SDADC_WINCTRL_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_WINCTRL) Window Monitor Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SDADC_WINCTRL_WINMODE_Pos             _UINT8_(0)                                           </span><span class="comment">/* (SDADC_WINCTRL) Window Monitor Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SDADC_WINCTRL_WINMODE_Msk             (_UINT8_(0x7) &lt;&lt; SDADC_WINCTRL_WINMODE_Pos)          </span><span class="comment">/* (SDADC_WINCTRL) Window Monitor Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SDADC_WINCTRL_WINMODE(value)          (SDADC_WINCTRL_WINMODE_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_WINCTRL_WINMODE_Pos)) </span><span class="comment">/* Assigment of value for WINMODE in the SDADC_WINCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SDADC_WINCTRL_Msk                     _UINT8_(0x07)                                        </span><span class="comment">/* (SDADC_WINCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* -------- SDADC_WINLT : (SDADC Offset: 0x0C) (R/W 32) Window Monitor Lower Threshold -------- */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SDADC_WINLT_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (SDADC_WINLT) Window Monitor Lower Threshold  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SDADC_WINLT_WINLT_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (SDADC_WINLT) Window Lower Threshold Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SDADC_WINLT_WINLT_Msk                 (_UINT32_(0xFFFFFF) &lt;&lt; SDADC_WINLT_WINLT_Pos)        </span><span class="comment">/* (SDADC_WINLT) Window Lower Threshold Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SDADC_WINLT_WINLT(value)              (SDADC_WINLT_WINLT_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_WINLT_WINLT_Pos)) </span><span class="comment">/* Assigment of value for WINLT in the SDADC_WINLT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SDADC_WINLT_Msk                       _UINT32_(0x00FFFFFF)                                 </span><span class="comment">/* (SDADC_WINLT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* -------- SDADC_WINUT : (SDADC Offset: 0x10) (R/W 32) Window Monitor Upper Threshold -------- */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SDADC_WINUT_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (SDADC_WINUT) Window Monitor Upper Threshold  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SDADC_WINUT_WINUT_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (SDADC_WINUT) Window Upper Threshold Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SDADC_WINUT_WINUT_Msk                 (_UINT32_(0xFFFFFF) &lt;&lt; SDADC_WINUT_WINUT_Pos)        </span><span class="comment">/* (SDADC_WINUT) Window Upper Threshold Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SDADC_WINUT_WINUT(value)              (SDADC_WINUT_WINUT_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_WINUT_WINUT_Pos)) </span><span class="comment">/* Assigment of value for WINUT in the SDADC_WINUT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SDADC_WINUT_Msk                       _UINT32_(0x00FFFFFF)                                 </span><span class="comment">/* (SDADC_WINUT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* -------- SDADC_OFFSETCORR : (SDADC Offset: 0x14) (R/W 32) Offset Correction -------- */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SDADC_OFFSETCORR_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (SDADC_OFFSETCORR) Offset Correction  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SDADC_OFFSETCORR_OFFSETCORR_Pos       _UINT32_(0)                                          </span><span class="comment">/* (SDADC_OFFSETCORR) Offset Correction Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SDADC_OFFSETCORR_OFFSETCORR_Msk       (_UINT32_(0xFFFFFF) &lt;&lt; SDADC_OFFSETCORR_OFFSETCORR_Pos) </span><span class="comment">/* (SDADC_OFFSETCORR) Offset Correction Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SDADC_OFFSETCORR_OFFSETCORR(value)    (SDADC_OFFSETCORR_OFFSETCORR_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_OFFSETCORR_OFFSETCORR_Pos)) </span><span class="comment">/* Assigment of value for OFFSETCORR in the SDADC_OFFSETCORR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SDADC_OFFSETCORR_Msk                  _UINT32_(0x00FFFFFF)                                 </span><span class="comment">/* (SDADC_OFFSETCORR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/* -------- SDADC_GAINCORR : (SDADC Offset: 0x18) (R/W 16) Gain Correction -------- */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SDADC_GAINCORR_RESETVALUE             _UINT16_(0x01)                                       </span><span class="comment">/*  (SDADC_GAINCORR) Gain Correction  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SDADC_GAINCORR_GAINCORR_Pos           _UINT16_(0)                                          </span><span class="comment">/* (SDADC_GAINCORR) Gain Correction Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SDADC_GAINCORR_GAINCORR_Msk           (_UINT16_(0x3FFF) &lt;&lt; SDADC_GAINCORR_GAINCORR_Pos)    </span><span class="comment">/* (SDADC_GAINCORR) Gain Correction Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SDADC_GAINCORR_GAINCORR(value)        (SDADC_GAINCORR_GAINCORR_Msk &amp; (_UINT16_(value) &lt;&lt; SDADC_GAINCORR_GAINCORR_Pos)) </span><span class="comment">/* Assigment of value for GAINCORR in the SDADC_GAINCORR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define SDADC_GAINCORR_Msk                    _UINT16_(0x3FFF)                                     </span><span class="comment">/* (SDADC_GAINCORR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* -------- SDADC_SHIFTCORR : (SDADC Offset: 0x1A) (R/W 8) Shift Correction -------- */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SDADC_SHIFTCORR_RESETVALUE            _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_SHIFTCORR) Shift Correction  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SDADC_SHIFTCORR_SHIFTCORR_Pos         _UINT8_(0)                                           </span><span class="comment">/* (SDADC_SHIFTCORR) Shift Correction Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SDADC_SHIFTCORR_SHIFTCORR_Msk         (_UINT8_(0xF) &lt;&lt; SDADC_SHIFTCORR_SHIFTCORR_Pos)      </span><span class="comment">/* (SDADC_SHIFTCORR) Shift Correction Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SDADC_SHIFTCORR_SHIFTCORR(value)      (SDADC_SHIFTCORR_SHIFTCORR_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_SHIFTCORR_SHIFTCORR_Pos)) </span><span class="comment">/* Assigment of value for SHIFTCORR in the SDADC_SHIFTCORR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SDADC_SHIFTCORR_Msk                   _UINT8_(0x0F)                                        </span><span class="comment">/* (SDADC_SHIFTCORR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* -------- SDADC_SWTRIG : (SDADC Offset: 0x1C) (R/W 8) Software Trigger -------- */</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_RESETVALUE               _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_SWTRIG) Software Trigger  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_FLUSH_Pos                _UINT8_(0)                                           </span><span class="comment">/* (SDADC_SWTRIG) SDADC Flush Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_FLUSH_Msk                (_UINT8_(0x1) &lt;&lt; SDADC_SWTRIG_FLUSH_Pos)             </span><span class="comment">/* (SDADC_SWTRIG) SDADC Flush Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_FLUSH(value)             (SDADC_SWTRIG_FLUSH_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_SWTRIG_FLUSH_Pos)) </span><span class="comment">/* Assigment of value for FLUSH in the SDADC_SWTRIG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_START_Pos                _UINT8_(1)                                           </span><span class="comment">/* (SDADC_SWTRIG) Start SDADC Conversion Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_START_Msk                (_UINT8_(0x1) &lt;&lt; SDADC_SWTRIG_START_Pos)             </span><span class="comment">/* (SDADC_SWTRIG) Start SDADC Conversion Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_START(value)             (SDADC_SWTRIG_START_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_SWTRIG_START_Pos)) </span><span class="comment">/* Assigment of value for START in the SDADC_SWTRIG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_Msk                      _UINT8_(0x03)                                        </span><span class="comment">/* (SDADC_SWTRIG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* -------- SDADC_SYNCBUSY : (SDADC Offset: 0x20) ( R/ 32) Synchronization Busy -------- */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_RESETVALUE             _UINT32_(0x00)                                       </span><span class="comment">/*  (SDADC_SYNCBUSY) Synchronization Busy  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SWRST_Pos              _UINT32_(0)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) SWRST Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SWRST_Msk              (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_SWRST_Pos)          </span><span class="comment">/* (SDADC_SYNCBUSY) SWRST Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SWRST(value)           (SDADC_SYNCBUSY_SWRST_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_ENABLE_Pos             _UINT32_(1)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) ENABLE Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_ENABLE_Msk             (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_ENABLE_Pos)         </span><span class="comment">/* (SDADC_SYNCBUSY) ENABLE Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_ENABLE(value)          (SDADC_SYNCBUSY_ENABLE_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_ENABLE_Pos)) </span><span class="comment">/* Assigment of value for ENABLE in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_CTRLC_Pos              _UINT32_(2)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) CTRLC Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_CTRLC_Msk              (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_CTRLC_Pos)          </span><span class="comment">/* (SDADC_SYNCBUSY) CTRLC Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_CTRLC(value)           (SDADC_SYNCBUSY_CTRLC_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_CTRLC_Pos)) </span><span class="comment">/* Assigment of value for CTRLC in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_INPUTCTRL_Pos          _UINT32_(3)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) INPUTCTRL Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_INPUTCTRL_Msk          (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_INPUTCTRL_Pos)      </span><span class="comment">/* (SDADC_SYNCBUSY) INPUTCTRL Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_INPUTCTRL(value)       (SDADC_SYNCBUSY_INPUTCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_INPUTCTRL_Pos)) </span><span class="comment">/* Assigment of value for INPUTCTRL in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINCTRL_Pos            _UINT32_(4)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) WINCTRL Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINCTRL_Msk            (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_WINCTRL_Pos)        </span><span class="comment">/* (SDADC_SYNCBUSY) WINCTRL Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINCTRL(value)         (SDADC_SYNCBUSY_WINCTRL_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_WINCTRL_Pos)) </span><span class="comment">/* Assigment of value for WINCTRL in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINLT_Pos              _UINT32_(5)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) WINLT Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINLT_Msk              (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_WINLT_Pos)          </span><span class="comment">/* (SDADC_SYNCBUSY) WINLT Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINLT(value)           (SDADC_SYNCBUSY_WINLT_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_WINLT_Pos)) </span><span class="comment">/* Assigment of value for WINLT in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINUT_Pos              _UINT32_(6)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) WINUT Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINUT_Msk              (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_WINUT_Pos)          </span><span class="comment">/* (SDADC_SYNCBUSY) WINUT Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_WINUT(value)           (SDADC_SYNCBUSY_WINUT_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_WINUT_Pos)) </span><span class="comment">/* Assigment of value for WINUT in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_OFFSETCORR_Pos         _UINT32_(7)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) OFFSETCTRL Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_OFFSETCORR_Msk         (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_OFFSETCORR_Pos)     </span><span class="comment">/* (SDADC_SYNCBUSY) OFFSETCTRL Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_OFFSETCORR(value)      (SDADC_SYNCBUSY_OFFSETCORR_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_OFFSETCORR_Pos)) </span><span class="comment">/* Assigment of value for OFFSETCORR in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_GAINCORR_Pos           _UINT32_(8)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) GAINCORR Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_GAINCORR_Msk           (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_GAINCORR_Pos)       </span><span class="comment">/* (SDADC_SYNCBUSY) GAINCORR Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_GAINCORR(value)        (SDADC_SYNCBUSY_GAINCORR_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_GAINCORR_Pos)) </span><span class="comment">/* Assigment of value for GAINCORR in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SHIFTCORR_Pos          _UINT32_(9)                                          </span><span class="comment">/* (SDADC_SYNCBUSY) SHIFTCORR Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SHIFTCORR_Msk          (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_SHIFTCORR_Pos)      </span><span class="comment">/* (SDADC_SYNCBUSY) SHIFTCORR Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SHIFTCORR(value)       (SDADC_SYNCBUSY_SHIFTCORR_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_SHIFTCORR_Pos)) </span><span class="comment">/* Assigment of value for SHIFTCORR in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SWTRIG_Pos             _UINT32_(10)                                         </span><span class="comment">/* (SDADC_SYNCBUSY) SWTRG Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SWTRIG_Msk             (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_SWTRIG_Pos)         </span><span class="comment">/* (SDADC_SYNCBUSY) SWTRG Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_SWTRIG(value)          (SDADC_SYNCBUSY_SWTRIG_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_SWTRIG_Pos)) </span><span class="comment">/* Assigment of value for SWTRIG in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_ANACTRL_Pos            _UINT32_(11)                                         </span><span class="comment">/* (SDADC_SYNCBUSY) ANACTRL Synchronization Busy Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_ANACTRL_Msk            (_UINT32_(0x1) &lt;&lt; SDADC_SYNCBUSY_ANACTRL_Pos)        </span><span class="comment">/* (SDADC_SYNCBUSY) ANACTRL Synchronization Busy Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_ANACTRL(value)         (SDADC_SYNCBUSY_ANACTRL_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_SYNCBUSY_ANACTRL_Pos)) </span><span class="comment">/* Assigment of value for ANACTRL in the SDADC_SYNCBUSY register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_Msk                    _UINT32_(0x00000FFF)                                 </span><span class="comment">/* (SDADC_SYNCBUSY) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* -------- SDADC_RESULT : (SDADC Offset: 0x24) ( R/ 32) Result -------- */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (SDADC_RESULT) Result  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESULT_Pos               _UINT32_(0)                                          </span><span class="comment">/* (SDADC_RESULT) Result Value Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESULT_Msk               (_UINT32_(0xFFFFFF) &lt;&lt; SDADC_RESULT_RESULT_Pos)      </span><span class="comment">/* (SDADC_RESULT) Result Value Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESULT(value)            (SDADC_RESULT_RESULT_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_RESULT_RESULT_Pos)) </span><span class="comment">/* Assigment of value for RESULT in the SDADC_RESULT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESERVED_Pos             _UINT32_(24)                                         </span><span class="comment">/* (SDADC_RESULT) Reserved Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESERVED_Msk             (_UINT32_(0xFF) &lt;&lt; SDADC_RESULT_RESERVED_Pos)        </span><span class="comment">/* (SDADC_RESULT) Reserved Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define SDADC_RESULT_RESERVED(value)          (SDADC_RESULT_RESERVED_Msk &amp; (_UINT32_(value) &lt;&lt; SDADC_RESULT_RESERVED_Pos)) </span><span class="comment">/* Assigment of value for RESERVED in the SDADC_RESULT register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SDADC_RESULT_Msk                      _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (SDADC_RESULT) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* -------- SDADC_SEQCTRL : (SDADC Offset: 0x28) (R/W 8) Sequence Control -------- */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SDADC_SEQCTRL_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_SEQCTRL) Sequence Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define SDADC_SEQCTRL_SEQEN_Pos               _UINT8_(0)                                           </span><span class="comment">/* (SDADC_SEQCTRL) Enable Positive Input in the Sequence Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SDADC_SEQCTRL_SEQEN_Msk               (_UINT8_(0x7) &lt;&lt; SDADC_SEQCTRL_SEQEN_Pos)            </span><span class="comment">/* (SDADC_SEQCTRL) Enable Positive Input in the Sequence Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SDADC_SEQCTRL_SEQEN(value)            (SDADC_SEQCTRL_SEQEN_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_SEQCTRL_SEQEN_Pos)) </span><span class="comment">/* Assigment of value for SEQEN in the SDADC_SEQCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SDADC_SEQCTRL_Msk                     _UINT8_(0x07)                                        </span><span class="comment">/* (SDADC_SEQCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* -------- SDADC_ANACTRL : (SDADC Offset: 0x2C) (R/W 8) Analog Control -------- */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_ANACTRL) Analog Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_CTRSDADC_Pos            _UINT8_(0)                                           </span><span class="comment">/* (SDADC_ANACTRL) SDADC Control Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_CTRSDADC_Msk            (_UINT8_(0x3F) &lt;&lt; SDADC_ANACTRL_CTRSDADC_Pos)        </span><span class="comment">/* (SDADC_ANACTRL) SDADC Control Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_CTRSDADC(value)         (SDADC_ANACTRL_CTRSDADC_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_ANACTRL_CTRSDADC_Pos)) </span><span class="comment">/* Assigment of value for CTRSDADC in the SDADC_ANACTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_ONCHOP_Pos              _UINT8_(6)                                           </span><span class="comment">/* (SDADC_ANACTRL) Chopper Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_ONCHOP_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_ANACTRL_ONCHOP_Pos)           </span><span class="comment">/* (SDADC_ANACTRL) Chopper Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_ONCHOP(value)           (SDADC_ANACTRL_ONCHOP_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_ANACTRL_ONCHOP_Pos)) </span><span class="comment">/* Assigment of value for ONCHOP in the SDADC_ANACTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_BUFTEST_Pos             _UINT8_(7)                                           </span><span class="comment">/* (SDADC_ANACTRL) BUFTEST Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_BUFTEST_Msk             (_UINT8_(0x1) &lt;&lt; SDADC_ANACTRL_BUFTEST_Pos)          </span><span class="comment">/* (SDADC_ANACTRL) BUFTEST Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_BUFTEST(value)          (SDADC_ANACTRL_BUFTEST_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_ANACTRL_BUFTEST_Pos)) </span><span class="comment">/* Assigment of value for BUFTEST in the SDADC_ANACTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_Msk                     _UINT8_(0xFF)                                        </span><span class="comment">/* (SDADC_ANACTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/* -------- SDADC_DBGCTRL : (SDADC Offset: 0x2E) (R/W 8) Debug Control -------- */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define SDADC_DBGCTRL_RESETVALUE              _UINT8_(0x00)                                        </span><span class="comment">/*  (SDADC_DBGCTRL) Debug Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define SDADC_DBGCTRL_DBGRUN_Pos              _UINT8_(0)                                           </span><span class="comment">/* (SDADC_DBGCTRL) Debug Run Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define SDADC_DBGCTRL_DBGRUN_Msk              (_UINT8_(0x1) &lt;&lt; SDADC_DBGCTRL_DBGRUN_Pos)           </span><span class="comment">/* (SDADC_DBGCTRL) Debug Run Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SDADC_DBGCTRL_DBGRUN(value)           (SDADC_DBGCTRL_DBGRUN_Msk &amp; (_UINT8_(value) &lt;&lt; SDADC_DBGCTRL_DBGRUN_Pos)) </span><span class="comment">/* Assigment of value for DBGRUN in the SDADC_DBGCTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define SDADC_DBGCTRL_Msk                     _UINT8_(0x01)                                        </span><span class="comment">/* (SDADC_DBGCTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define SDADC_CTRLA_REG_OFST           _UINT32_(0x00)      </span><span class="comment">/* (SDADC_CTRLA) Control A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define SDADC_REFCTRL_REG_OFST         _UINT32_(0x01)      </span><span class="comment">/* (SDADC_REFCTRL) Reference Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define SDADC_CTRLB_REG_OFST           _UINT32_(0x02)      </span><span class="comment">/* (SDADC_CTRLB) Control B Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SDADC_EVCTRL_REG_OFST          _UINT32_(0x04)      </span><span class="comment">/* (SDADC_EVCTRL) Event Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define SDADC_INTENCLR_REG_OFST        _UINT32_(0x05)      </span><span class="comment">/* (SDADC_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define SDADC_INTENSET_REG_OFST        _UINT32_(0x06)      </span><span class="comment">/* (SDADC_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define SDADC_INTFLAG_REG_OFST         _UINT32_(0x07)      </span><span class="comment">/* (SDADC_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define SDADC_SEQSTATUS_REG_OFST       _UINT32_(0x08)      </span><span class="comment">/* (SDADC_SEQSTATUS) Sequence Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define SDADC_INPUTCTRL_REG_OFST       _UINT32_(0x09)      </span><span class="comment">/* (SDADC_INPUTCTRL) Input Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define SDADC_CTRLC_REG_OFST           _UINT32_(0x0A)      </span><span class="comment">/* (SDADC_CTRLC) Control C Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define SDADC_WINCTRL_REG_OFST         _UINT32_(0x0B)      </span><span class="comment">/* (SDADC_WINCTRL) Window Monitor Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SDADC_WINLT_REG_OFST           _UINT32_(0x0C)      </span><span class="comment">/* (SDADC_WINLT) Window Monitor Lower Threshold Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define SDADC_WINUT_REG_OFST           _UINT32_(0x10)      </span><span class="comment">/* (SDADC_WINUT) Window Monitor Upper Threshold Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define SDADC_OFFSETCORR_REG_OFST      _UINT32_(0x14)      </span><span class="comment">/* (SDADC_OFFSETCORR) Offset Correction Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SDADC_GAINCORR_REG_OFST        _UINT32_(0x18)      </span><span class="comment">/* (SDADC_GAINCORR) Gain Correction Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SDADC_SHIFTCORR_REG_OFST       _UINT32_(0x1A)      </span><span class="comment">/* (SDADC_SHIFTCORR) Shift Correction Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define SDADC_SWTRIG_REG_OFST          _UINT32_(0x1C)      </span><span class="comment">/* (SDADC_SWTRIG) Software Trigger Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define SDADC_SYNCBUSY_REG_OFST        _UINT32_(0x20)      </span><span class="comment">/* (SDADC_SYNCBUSY) Synchronization Busy Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SDADC_RESULT_REG_OFST          _UINT32_(0x24)      </span><span class="comment">/* (SDADC_RESULT) Result Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define SDADC_SEQCTRL_REG_OFST         _UINT32_(0x28)      </span><span class="comment">/* (SDADC_SEQCTRL) Sequence Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define SDADC_ANACTRL_REG_OFST         _UINT32_(0x2C)      </span><span class="comment">/* (SDADC_ANACTRL) Analog Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define SDADC_DBGCTRL_REG_OFST         _UINT32_(0x2E)      </span><span class="comment">/* (SDADC_DBGCTRL) Debug Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html">  397</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;{  <span class="comment">/* Sigma-Delta Analog Digital Converter */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aa13aa293bfa19b7e82a56bd592cd76ca">  399</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#aa13aa293bfa19b7e82a56bd592cd76ca">SDADC_CTRLA</a>;        </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aa550cb8ac0bb38722999e01f91ee205e">  400</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#aa550cb8ac0bb38722999e01f91ee205e">SDADC_REFCTRL</a>;      </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aca5b10b08b7794a99d8b13584cf891ad">  401</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structsdadc__registers__t.html#aca5b10b08b7794a99d8b13584cf891ad">SDADC_CTRLB</a>;        </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a5c3c21b51ce05c3e22173f6d16f40f6f">  402</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a5c3c21b51ce05c3e22173f6d16f40f6f">SDADC_EVCTRL</a>;       </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a7118ded6485f5f281c9165b65ec2b301">  403</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a7118ded6485f5f281c9165b65ec2b301">SDADC_INTENCLR</a>;     </div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a7848c893e42c588e5c2e4ca8a50eb48f">  404</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a7848c893e42c588e5c2e4ca8a50eb48f">SDADC_INTENSET</a>;     </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a71ee187ab4f58deed9d48c2d9bf40620">  405</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a71ee187ab4f58deed9d48c2d9bf40620">SDADC_INTFLAG</a>;      </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a49caef875786f35c8293d314468d82c1">  406</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code" href="structsdadc__registers__t.html#a49caef875786f35c8293d314468d82c1">SDADC_SEQSTATUS</a>;    </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a6493fd4d0ab811d246ef8e89e1113d9a">  407</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a6493fd4d0ab811d246ef8e89e1113d9a">SDADC_INPUTCTRL</a>;    </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aa9f6299ee1d3b526e55ad32bef7b685d">  408</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#aa9f6299ee1d3b526e55ad32bef7b685d">SDADC_CTRLC</a>;        </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a5c247dd496f6b7539e99abc6f288e572">  409</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a5c247dd496f6b7539e99abc6f288e572">SDADC_WINCTRL</a>;      </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a89ef3eb322527440a418591d82b0d12a">  410</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsdadc__registers__t.html#a89ef3eb322527440a418591d82b0d12a">SDADC_WINLT</a>;        </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a7f6e62794cb3d2f46d3058e6351f16f6">  411</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsdadc__registers__t.html#a7f6e62794cb3d2f46d3058e6351f16f6">SDADC_WINUT</a>;        </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a025d2dce7cf0f43bd816c09b7bf44f00">  412</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structsdadc__registers__t.html#a025d2dce7cf0f43bd816c09b7bf44f00">SDADC_OFFSETCORR</a>;   </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#ade26ff50fba00e730b8efdd6763893ab">  413</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structsdadc__registers__t.html#ade26ff50fba00e730b8efdd6763893ab">SDADC_GAINCORR</a>;     </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aa1ebbc875d0bef97f7575a5fd922ee82">  414</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#aa1ebbc875d0bef97f7575a5fd922ee82">SDADC_SHIFTCORR</a>;    </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x01];</div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#ab9b38081741ccb14cd6e26c63786a043">  416</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#ab9b38081741ccb14cd6e26c63786a043">SDADC_SWTRIG</a>;       </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x03];</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#ab8b5a4bcf48f000f0fe820d1f41b03b6">  418</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structsdadc__registers__t.html#ab8b5a4bcf48f000f0fe820d1f41b03b6">SDADC_SYNCBUSY</a>;     </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a8981b5e4574710ce0f7fed9fffb0fb9e">  419</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structsdadc__registers__t.html#a8981b5e4574710ce0f7fed9fffb0fb9e">SDADC_RESULT</a>;       </div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#a42c5f56cf49385b705402382799a22e1">  420</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#a42c5f56cf49385b705402382799a22e1">SDADC_SEQCTRL</a>;      </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x03];</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aecb71dfe756cc33d87e4ad7bef86b231">  422</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#aecb71dfe756cc33d87e4ad7bef86b231">SDADC_ANACTRL</a>;      </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x01];</div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structsdadc__registers__t.html#aa2c74ee390ffb8d7d04119ae65134ced">  424</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structsdadc__registers__t.html#aa2c74ee390ffb8d7d04119ae65134ced">SDADC_DBGCTRL</a>;      </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;} <a class="code" href="structsdadc__registers__t.html">sdadc_registers_t</a>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_SDADC_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructsdadc__registers__t_html"><div class="ttname"><a href="structsdadc__registers__t.html">sdadc_registers_t</a></div><div class="ttdoc">SDADC register API structure.</div><div class="ttdef"><b>Definition:</b> sdadc.h:398</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a025d2dce7cf0f43bd816c09b7bf44f00"><div class="ttname"><a href="structsdadc__registers__t.html#a025d2dce7cf0f43bd816c09b7bf44f00">sdadc_registers_t::SDADC_OFFSETCORR</a></div><div class="ttdeci">__IO uint32_t SDADC_OFFSETCORR</div><div class="ttdef"><b>Definition:</b> sdadc.h:412</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a42c5f56cf49385b705402382799a22e1"><div class="ttname"><a href="structsdadc__registers__t.html#a42c5f56cf49385b705402382799a22e1">sdadc_registers_t::SDADC_SEQCTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_SEQCTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:420</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a49caef875786f35c8293d314468d82c1"><div class="ttname"><a href="structsdadc__registers__t.html#a49caef875786f35c8293d314468d82c1">sdadc_registers_t::SDADC_SEQSTATUS</a></div><div class="ttdeci">__I uint8_t SDADC_SEQSTATUS</div><div class="ttdef"><b>Definition:</b> sdadc.h:406</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a5c247dd496f6b7539e99abc6f288e572"><div class="ttname"><a href="structsdadc__registers__t.html#a5c247dd496f6b7539e99abc6f288e572">sdadc_registers_t::SDADC_WINCTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_WINCTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:409</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a5c3c21b51ce05c3e22173f6d16f40f6f"><div class="ttname"><a href="structsdadc__registers__t.html#a5c3c21b51ce05c3e22173f6d16f40f6f">sdadc_registers_t::SDADC_EVCTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_EVCTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:402</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a6493fd4d0ab811d246ef8e89e1113d9a"><div class="ttname"><a href="structsdadc__registers__t.html#a6493fd4d0ab811d246ef8e89e1113d9a">sdadc_registers_t::SDADC_INPUTCTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_INPUTCTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:407</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a7118ded6485f5f281c9165b65ec2b301"><div class="ttname"><a href="structsdadc__registers__t.html#a7118ded6485f5f281c9165b65ec2b301">sdadc_registers_t::SDADC_INTENCLR</a></div><div class="ttdeci">__IO uint8_t SDADC_INTENCLR</div><div class="ttdef"><b>Definition:</b> sdadc.h:403</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a71ee187ab4f58deed9d48c2d9bf40620"><div class="ttname"><a href="structsdadc__registers__t.html#a71ee187ab4f58deed9d48c2d9bf40620">sdadc_registers_t::SDADC_INTFLAG</a></div><div class="ttdeci">__IO uint8_t SDADC_INTFLAG</div><div class="ttdef"><b>Definition:</b> sdadc.h:405</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a7848c893e42c588e5c2e4ca8a50eb48f"><div class="ttname"><a href="structsdadc__registers__t.html#a7848c893e42c588e5c2e4ca8a50eb48f">sdadc_registers_t::SDADC_INTENSET</a></div><div class="ttdeci">__IO uint8_t SDADC_INTENSET</div><div class="ttdef"><b>Definition:</b> sdadc.h:404</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a7f6e62794cb3d2f46d3058e6351f16f6"><div class="ttname"><a href="structsdadc__registers__t.html#a7f6e62794cb3d2f46d3058e6351f16f6">sdadc_registers_t::SDADC_WINUT</a></div><div class="ttdeci">__IO uint32_t SDADC_WINUT</div><div class="ttdef"><b>Definition:</b> sdadc.h:411</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a8981b5e4574710ce0f7fed9fffb0fb9e"><div class="ttname"><a href="structsdadc__registers__t.html#a8981b5e4574710ce0f7fed9fffb0fb9e">sdadc_registers_t::SDADC_RESULT</a></div><div class="ttdeci">__I uint32_t SDADC_RESULT</div><div class="ttdef"><b>Definition:</b> sdadc.h:419</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_a89ef3eb322527440a418591d82b0d12a"><div class="ttname"><a href="structsdadc__registers__t.html#a89ef3eb322527440a418591d82b0d12a">sdadc_registers_t::SDADC_WINLT</a></div><div class="ttdeci">__IO uint32_t SDADC_WINLT</div><div class="ttdef"><b>Definition:</b> sdadc.h:410</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aa13aa293bfa19b7e82a56bd592cd76ca"><div class="ttname"><a href="structsdadc__registers__t.html#aa13aa293bfa19b7e82a56bd592cd76ca">sdadc_registers_t::SDADC_CTRLA</a></div><div class="ttdeci">__IO uint8_t SDADC_CTRLA</div><div class="ttdef"><b>Definition:</b> sdadc.h:399</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aa1ebbc875d0bef97f7575a5fd922ee82"><div class="ttname"><a href="structsdadc__registers__t.html#aa1ebbc875d0bef97f7575a5fd922ee82">sdadc_registers_t::SDADC_SHIFTCORR</a></div><div class="ttdeci">__IO uint8_t SDADC_SHIFTCORR</div><div class="ttdef"><b>Definition:</b> sdadc.h:414</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aa2c74ee390ffb8d7d04119ae65134ced"><div class="ttname"><a href="structsdadc__registers__t.html#aa2c74ee390ffb8d7d04119ae65134ced">sdadc_registers_t::SDADC_DBGCTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_DBGCTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:424</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aa550cb8ac0bb38722999e01f91ee205e"><div class="ttname"><a href="structsdadc__registers__t.html#aa550cb8ac0bb38722999e01f91ee205e">sdadc_registers_t::SDADC_REFCTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_REFCTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:400</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aa9f6299ee1d3b526e55ad32bef7b685d"><div class="ttname"><a href="structsdadc__registers__t.html#aa9f6299ee1d3b526e55ad32bef7b685d">sdadc_registers_t::SDADC_CTRLC</a></div><div class="ttdeci">__IO uint8_t SDADC_CTRLC</div><div class="ttdef"><b>Definition:</b> sdadc.h:408</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_ab8b5a4bcf48f000f0fe820d1f41b03b6"><div class="ttname"><a href="structsdadc__registers__t.html#ab8b5a4bcf48f000f0fe820d1f41b03b6">sdadc_registers_t::SDADC_SYNCBUSY</a></div><div class="ttdeci">__I uint32_t SDADC_SYNCBUSY</div><div class="ttdef"><b>Definition:</b> sdadc.h:418</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_ab9b38081741ccb14cd6e26c63786a043"><div class="ttname"><a href="structsdadc__registers__t.html#ab9b38081741ccb14cd6e26c63786a043">sdadc_registers_t::SDADC_SWTRIG</a></div><div class="ttdeci">__IO uint8_t SDADC_SWTRIG</div><div class="ttdef"><b>Definition:</b> sdadc.h:416</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aca5b10b08b7794a99d8b13584cf891ad"><div class="ttname"><a href="structsdadc__registers__t.html#aca5b10b08b7794a99d8b13584cf891ad">sdadc_registers_t::SDADC_CTRLB</a></div><div class="ttdeci">__IO uint16_t SDADC_CTRLB</div><div class="ttdef"><b>Definition:</b> sdadc.h:401</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_ade26ff50fba00e730b8efdd6763893ab"><div class="ttname"><a href="structsdadc__registers__t.html#ade26ff50fba00e730b8efdd6763893ab">sdadc_registers_t::SDADC_GAINCORR</a></div><div class="ttdeci">__IO uint16_t SDADC_GAINCORR</div><div class="ttdef"><b>Definition:</b> sdadc.h:413</div></div>
<div class="ttc" id="astructsdadc__registers__t_html_aecb71dfe756cc33d87e4ad7bef86b231"><div class="ttname"><a href="structsdadc__registers__t.html#aecb71dfe756cc33d87e4ad7bef86b231">sdadc_registers_t::SDADC_ANACTRL</a></div><div class="ttdeci">__IO uint8_t SDADC_ANACTRL</div><div class="ttdef"><b>Definition:</b> sdadc.h:422</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>sdadc.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
