<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_attr.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_attr.c File Reference</h1>The diagnostic interface will provide access to the controller for bringing up the hardware and testing. <a href="#_details">More...</a>
<p>
<code>#include "<a class="el" href="dwc__otg__os__dep_8h-source.html">dwc_otg_os_dep.h</a>"</code><br>
<code>#include "dwc_os.h"</code><br>
<code>#include "<a class="el" href="dwc__otg__driver_8h-source.html">dwc_otg_driver.h</a>"</code><br>
<code>#include "<a class="el" href="dwc__otg__attr_8h-source.html">dwc_otg_attr.h</a>"</code><br>
<code>#include "<a class="el" href="dwc__otg__core__if_8h-source.html">dwc_otg_core_if.h</a>"</code><br>
<code>#include "<a class="el" href="dwc__otg__pcd__if_8h-source.html">dwc_otg_pcd_if.h</a>"</code><br>
<code>#include "<a class="el" href="dwc__otg__hcd__if_8h-source.html">dwc_otg_hcd_if.h</a>"</code><br>

<p>
<a href="dwc__otg__attr_8c-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions for Show/Store of Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4" doxytag="dwc_otg_attr.c::RW_REG_COUNT"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a4">RW_REG_COUNT</a>&nbsp;&nbsp;&nbsp;10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Displays the time required to read the GNPTXFSIZ register many times (the output shows the number of times the register is read). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5" doxytag="dwc_otg_attr.c::MSEC_PER_JIFFIE"></a>
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>MSEC_PER_JIFFIE</b>&nbsp;&nbsp;&nbsp;1000/HZ</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a50" doxytag="dwc_otg_attr.c::regoffset_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a50">regoffset_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the register offset of the Register Access. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a51" doxytag="dwc_otg_attr.c::regoffset_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a51">regoffset_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the register offset for the next Register Access Read/Write. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a52" doxytag="dwc_otg_attr.c::regvalue_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a52">regvalue_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the value of the register at the offset in the reg_offset attribute. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a53" doxytag="dwc_otg_attr.c::regvalue_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a53">regvalue_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Store the value in the register at the offset in the reg_offset attribute. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a54" doxytag="dwc_otg_attr.c::DWC_OTG_DEVICE_ATTR_BITFIELD_SHOW"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_DEVICE_ATTR_BITFIELD_SHOW</b> (mode,"Mode")</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a55" doxytag="dwc_otg_attr.c::hnp_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a55">hnp_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the HNP Request bit. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a56" doxytag="dwc_otg_attr.c::srp_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a56">srp_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the SRP status bit. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a57" doxytag="dwc_otg_attr.c::srp_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a57">srp_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the SRP Request bit. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a58" doxytag="dwc_otg_attr.c::buspower_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a58">buspower_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the Bus Power status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a59" doxytag="dwc_otg_attr.c::buspower_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a59">buspower_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the Bus Power status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a60" doxytag="dwc_otg_attr.c::bussuspend_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a60">bussuspend_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the Bus Suspend status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a61" doxytag="dwc_otg_attr.c::bussuspend_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a61">bussuspend_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the Bus Suspend status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a62" doxytag="dwc_otg_attr.c::mode_ch_tim_en_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a62">mode_ch_tim_en_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the Mode Change Ready Timer status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a63" doxytag="dwc_otg_attr.c::mode_ch_tim_en_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a63">mode_ch_tim_en_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the Mode Change Ready Timer status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a64" doxytag="dwc_otg_attr.c::fr_interval_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a64">fr_interval_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the value of HFIR Frame Interval bitfield. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a65" doxytag="dwc_otg_attr.c::fr_interval_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a65">fr_interval_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the HFIR Frame Interval value. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a66" doxytag="dwc_otg_attr.c::remote_wakeup_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a66">remote_wakeup_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the status of Remote Wakeup. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a67">remote_wakeup_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initiate a remote wakeup of the host.  <a href="#a67"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a68">rem_wakeup_pwrdn_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Show the whether core is hibernated or not.  <a href="#a68"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a69" doxytag="dwc_otg_attr.c::dwc_otg_device_hibernation_restore"></a>
int&nbsp;</td><td class="memItemRight" valign="bottom"><b>dwc_otg_device_hibernation_restore</b> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int rem_wakeup, int reset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a70" doxytag="dwc_otg_attr.c::rem_wakeup_pwrdn_store"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a70">rem_wakeup_pwrdn_store</a> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initiate a remote wakeup of the device to exit from hibernation. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a71" doxytag="dwc_otg_attr.c::disconnect_us"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>disconnect_us</b> (struct device *_dev, struct device_attribute *attr, const char *buf, size_t count)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a72" doxytag="dwc_otg_attr.c::regdump_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a72">regdump_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dump global registers and either host or device registers (depending on the current mode of the core). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a73" doxytag="dwc_otg_attr.c::spramdump_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a73">spramdump_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dump global registers and either host or device registers (depending on the current mode of the core). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a74" doxytag="dwc_otg_attr.c::hcddump_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a74">hcddump_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dump the current hcd state. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a75">hcd_frrem_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dump the average frame remaining at SOF.  <a href="#a75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a76" doxytag="dwc_otg_attr.c::rd_reg_test_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>rd_reg_test_show</b> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a77" doxytag="dwc_otg_attr.c::wr_reg_test_show"></a>
ssize_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a77">wr_reg_test_show</a> (struct device *_dev, struct device_attribute *attr, char *buf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Displays the time required to write the GNPTXFSIZ register many times (the output shows the number of times the register is written). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6" doxytag="dwc_otg_attr.c::regoffset"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>regoffset</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7" doxytag="dwc_otg_attr.c::S_IWUSR"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>S_IWUSR</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8" doxytag="dwc_otg_attr.c::regoffset_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>regoffset_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9" doxytag="dwc_otg_attr.c::regoffset_store"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>regoffset_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10" doxytag="dwc_otg_attr.c::regvalue"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>regvalue</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11" doxytag="dwc_otg_attr.c::regvalue_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>regvalue_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12" doxytag="dwc_otg_attr.c::regvalue_store"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>regvalue_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13" doxytag="dwc_otg_attr.c::hnp"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>hnp</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14" doxytag="dwc_otg_attr.c::hnp_show"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>hnp_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15" doxytag="dwc_otg_attr.c::hnp_store"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>hnp_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16" doxytag="dwc_otg_attr.c::srp"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>srp</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17" doxytag="dwc_otg_attr.c::srp_show"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>srp_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18" doxytag="dwc_otg_attr.c::srp_store"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>srp_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19" doxytag="dwc_otg_attr.c::buspower"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>buspower</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20" doxytag="dwc_otg_attr.c::buspower_show"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>buspower_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21" doxytag="dwc_otg_attr.c::buspower_store"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>buspower_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22" doxytag="dwc_otg_attr.c::bussuspend"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>bussuspend</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a23" doxytag="dwc_otg_attr.c::bussuspend_show"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>bussuspend_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a24" doxytag="dwc_otg_attr.c::bussuspend_store"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>bussuspend_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a25" doxytag="dwc_otg_attr.c::mode_ch_tim_en"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>mode_ch_tim_en</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a26" doxytag="dwc_otg_attr.c::mode_ch_tim_en_show"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>mode_ch_tim_en_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a27" doxytag="dwc_otg_attr.c::mode_ch_tim_en_store"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>mode_ch_tim_en_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a28" doxytag="dwc_otg_attr.c::fr_interval"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>fr_interval</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a29" doxytag="dwc_otg_attr.c::fr_interval_show"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>fr_interval_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a30" doxytag="dwc_otg_attr.c::fr_interval_store"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>fr_interval_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a31" doxytag="dwc_otg_attr.c::remote_wakeup"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>remote_wakeup</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a32" doxytag="dwc_otg_attr.c::remote_wakeup_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>remote_wakeup_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a33" doxytag="dwc_otg_attr.c::remote_wakeup_store"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>remote_wakeup_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a34" doxytag="dwc_otg_attr.c::rem_wakeup_pwrdn"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>rem_wakeup_pwrdn</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a35" doxytag="dwc_otg_attr.c::rem_wakeup_pwrdn_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>rem_wakeup_pwrdn_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a36" doxytag="dwc_otg_attr.c::rem_wakeup_pwrdn_store"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>rem_wakeup_pwrdn_store</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a37" doxytag="dwc_otg_attr.c::disconnect_us"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>disconnect_us</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a38" doxytag="dwc_otg_attr.c::regdump"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>regdump</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a39" doxytag="dwc_otg_attr.c::regdump_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>regdump_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a40" doxytag="dwc_otg_attr.c::spramdump"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>spramdump</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a41" doxytag="dwc_otg_attr.c::spramdump_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>spramdump_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a42" doxytag="dwc_otg_attr.c::hcddump"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>hcddump</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a43" doxytag="dwc_otg_attr.c::hcddump_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>hcddump_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a44" doxytag="dwc_otg_attr.c::hcd_frrem"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>hcd_frrem</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a45" doxytag="dwc_otg_attr.c::hcd_frrem_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>hcd_frrem_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a46" doxytag="dwc_otg_attr.c::rd_reg_test"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>rd_reg_test</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a47" doxytag="dwc_otg_attr.c::rd_reg_test_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>rd_reg_test_show</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a48" doxytag="dwc_otg_attr.c::wr_reg_test"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>wr_reg_test</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a49" doxytag="dwc_otg_attr.c::wr_reg_test_show"></a>
S_IRUGO&nbsp;</td><td class="memItemRight" valign="bottom"><b>wr_reg_test_show</b></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_DEVICE_ATTR_BITFIELD_RW</b>(_otg_attr_name_, _string_)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_DEVICE_ATTR_BITFIELD_RO</b>(_otg_attr_name_, _string_)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_DEVICE_ATTR_REG32_RW</b>(_otg_attr_name_, _addr_, _string_)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DWC_OTG_DEVICE_ATTR_REG32_RO</b>(_otg_attr_name_, _addr_, _string_)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a78" doxytag="dwc_otg_attr.c::dwc_otg_attr_create"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a78">dwc_otg_attr_create</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create the device files. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a79" doxytag="dwc_otg_attr.c::dwc_otg_attr_remove"></a>
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__attr_8c.html#a79">dwc_otg_attr_remove</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove the device files. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The diagnostic interface will provide access to the controller for bringing up the hardware and testing. 
<p>
The Linux driver attributes feature will be used to provide the Linux Diagnostic Interface. These attributes are accessed through sysfs.
<p>
Definition in file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.<hr><h2>Define Documentation</h2>
<a class="anchor" name="a0" doxytag="dwc_otg_attr.c::DWC_OTG_DEVICE_ATTR_BITFIELD_RW"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DWC_OTG_DEVICE_ATTR_BITFIELD_RW          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">_otg_attr_name_,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>_string_&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">DWC_OTG_DEVICE_ATTR_BITFIELD_SHOW(_otg_attr_name_,_string_) \
DWC_OTG_DEVICE_ATTR_BITFIELD_STORE(_otg_attr_name_,_string_) \
DEVICE_ATTR(_otg_attr_name_,0644,_otg_attr_name_##_show,_otg_attr_name_##_store);
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l00410">410</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a1" doxytag="dwc_otg_attr.c::DWC_OTG_DEVICE_ATTR_BITFIELD_RO"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DWC_OTG_DEVICE_ATTR_BITFIELD_RO          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">_otg_attr_name_,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>_string_&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">DWC_OTG_DEVICE_ATTR_BITFIELD_SHOW(_otg_attr_name_,_string_) \
DEVICE_ATTR(_otg_attr_name_,0444,_otg_attr_name_##_show,NULL);
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l00415">415</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a2" doxytag="dwc_otg_attr.c::DWC_OTG_DEVICE_ATTR_REG32_RW"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DWC_OTG_DEVICE_ATTR_REG32_RW          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">_otg_attr_name_,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>_addr_,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>_string_&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">DWC_OTG_DEVICE_ATTR_REG_SHOW(_otg_attr_name_,_string_) \
DWC_OTG_DEVICE_ATTR_REG_STORE(_otg_attr_name_,_string_) \
DEVICE_ATTR(_otg_attr_name_,0644,_otg_attr_name_##_show,_otg_attr_name_##_store);
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l00419">419</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a3" doxytag="dwc_otg_attr.c::DWC_OTG_DEVICE_ATTR_REG32_RO"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DWC_OTG_DEVICE_ATTR_REG32_RO          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">_otg_attr_name_,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>_addr_,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>_string_&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">DWC_OTG_DEVICE_ATTR_REG_SHOW(_otg_attr_name_,_string_) \
DEVICE_ATTR(_otg_attr_name_,0444,_otg_attr_name_##_show,NULL);
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l00424">424</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="a67" doxytag="dwc_otg_attr.c::remote_wakeup_store"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">ssize_t remote_wakeup_store           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">struct device *&nbsp;</td>
          <td class="mdname" nowrap> <em>_dev</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>struct device_attribute *&nbsp;</td>
          <td class="mdname" nowrap> <em>attr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>buf</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>count</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Initiate a remote wakeup of the host. 
<p>
The Device control register Remote Wakeup Signal bit is written if the PCD Remote wakeup enable flag is set. 
<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l00854">854</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a68" doxytag="dwc_otg_attr.c::rem_wakeup_pwrdn_show"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">ssize_t rem_wakeup_pwrdn_show           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">struct device *&nbsp;</td>
          <td class="mdname" nowrap> <em>_dev</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>struct device_attribute *&nbsp;</td>
          <td class="mdname" nowrap> <em>attr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>char *&nbsp;</td>
          <td class="mdname" nowrap> <em>buf</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Show the whether core is hibernated or not. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l00883">883</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a75" doxytag="dwc_otg_attr.c::hcd_frrem_show"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">ssize_t hcd_frrem_show           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">struct device *&nbsp;</td>
          <td class="mdname" nowrap> <em>_dev</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>struct device_attribute *&nbsp;</td>
          <td class="mdname" nowrap> <em>attr</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>char *&nbsp;</td>
          <td class="mdname" nowrap> <em>buf</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Dump the average frame remaining at SOF. 
<p>
This can be used to determine average interrupt latency. Frame remaining is also shown for start transfer and two additional sample points. 
<p>
Definition at line <a class="el" href="dwc__otg__attr_8c-source.html#l01023">1023</a> of file <a class="el" href="dwc__otg__attr_8c-source.html">dwc_otg_attr.c</a>.    </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
