<stg><name>RNI_Pipeline_VITIS_LOOP_29_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %input_list_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_list_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %input_list_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_list_1_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %input_list_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_list_1_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %input_list_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_list_1_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %zext_ln26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln26

]]></Node>
<StgValue><ssdm name="zext_ln26_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %input_list_0_01_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_0_01

]]></Node>
<StgValue><ssdm name="input_list_0_01_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %input_list_1_02_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_1_02

]]></Node>
<StgValue><ssdm name="input_list_1_02_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %input_list_2_03_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_2_03

]]></Node>
<StgValue><ssdm name="input_list_2_03_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %input_list_3_04_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_list_3_04

]]></Node>
<StgValue><ssdm name="input_list_3_04_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 %input_list_3_04_read, i8 %input_list_1_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 %input_list_2_03_read, i8 %input_list_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8 %input_list_1_02_read, i8 %input_list_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8 %input_list_0_01_read, i8 %input_list_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:2 %icmp_ln29 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:3 %add_ln29 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln29 = br i1 %icmp_ln29, void %for.inc.split, void %WEIGHTS_LOOP.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="3">
<![CDATA[
for.inc.split:2 %trunc_ln31 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln31, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="5">
<![CDATA[
for.inc.split:4 %shl_lncast = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_lncast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:5 %shl_ln31 = shl i8 %zext_ln26_read, i8 %shl_lncast

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.split:6 %switch_ln31 = switch i2 %trunc_ln31, void %branch3, i2 0, void %for.inc.split.for.inc.split12_crit_edge, i2 1, void %for.inc.split.for.inc.split12_crit_edge7, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln31"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln31 = store i8 %shl_ln31, i8 %input_list_1_2

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln31 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge7:0 %store_ln31 = store i8 %shl_ln31, i8 %input_list_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge7:1 %br_ln31 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge:0 %store_ln31 = store i8 %shl_ln31, i8 %input_list_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.for.inc.split12_crit_edge:1 %br_ln31 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln31 = store i8 %shl_ln31, i8 %input_list_1_3

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
<literal name="trunc_ln31" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln31 = br void %for.inc.split12

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split12:0 %store_ln29 = store i3 %add_ln29, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split12:1 %br_ln29 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:0 %input_list_1_load = load i8 %input_list_1

]]></Node>
<StgValue><ssdm name="input_list_1_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:1 %input_list_1_1_load = load i8 %input_list_1_1

]]></Node>
<StgValue><ssdm name="input_list_1_1_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:2 %input_list_1_2_load = load i8 %input_list_1_2

]]></Node>
<StgValue><ssdm name="input_list_1_2_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:3 %input_list_1_3_load = load i8 %input_list_1_3

]]></Node>
<StgValue><ssdm name="input_list_1_3_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_3_1_out, i8 %input_list_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_2_1_out, i8 %input_list_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_1_1_out, i8 %input_list_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_list_0_1_out, i8 %input_list_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
WEIGHTS_LOOP.i.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="input_list_3_04" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_3_04"/></StgValue>
</port>
<port id="58" name="input_list_2_03" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_2_03"/></StgValue>
</port>
<port id="59" name="input_list_1_02" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_1_02"/></StgValue>
</port>
<port id="60" name="input_list_0_01" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_0_01"/></StgValue>
</port>
<port id="61" name="zext_ln26" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln26"/></StgValue>
</port>
<port id="62" name="input_list_3_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_3_1_out"/></StgValue>
</port>
<port id="63" name="input_list_2_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_2_1_out"/></StgValue>
</port>
<port id="64" name="input_list_1_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_1_1_out"/></StgValue>
</port>
<port id="65" name="input_list_0_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_list_0_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="i" fromId="66" toId="4">
</dataflow>
<dataflow id="68" from="StgValue_66" to="input_list_1" fromId="66" toId="5">
</dataflow>
<dataflow id="69" from="StgValue_66" to="input_list_1_1" fromId="66" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_66" to="input_list_1_2" fromId="66" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_66" to="input_list_1_3" fromId="66" toId="8">
</dataflow>
<dataflow id="73" from="_ssdm_op_Read.ap_auto.i8" to="zext_ln26_read" fromId="72" toId="9">
</dataflow>
<dataflow id="74" from="zext_ln26" to="zext_ln26_read" fromId="61" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i8" to="input_list_0_01_read" fromId="72" toId="10">
</dataflow>
<dataflow id="76" from="input_list_0_01" to="input_list_0_01_read" fromId="60" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i8" to="input_list_1_02_read" fromId="72" toId="11">
</dataflow>
<dataflow id="78" from="input_list_1_02" to="input_list_1_02_read" fromId="59" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i8" to="input_list_2_03_read" fromId="72" toId="12">
</dataflow>
<dataflow id="80" from="input_list_2_03" to="input_list_2_03_read" fromId="58" toId="12">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i8" to="input_list_3_04_read" fromId="72" toId="13">
</dataflow>
<dataflow id="82" from="input_list_3_04" to="input_list_3_04_read" fromId="57" toId="13">
</dataflow>
<dataflow id="83" from="input_list_3_04_read" to="store_ln0" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="input_list_1_3" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="85" from="input_list_2_03_read" to="store_ln0" fromId="12" toId="15">
</dataflow>
<dataflow id="86" from="input_list_1_2" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="87" from="input_list_1_02_read" to="store_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="88" from="input_list_1_1" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="89" from="input_list_0_01_read" to="store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="90" from="input_list_1" to="store_ln0" fromId="5" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="18">
</dataflow>
<dataflow id="93" from="i" to="store_ln0" fromId="4" toId="18">
</dataflow>
<dataflow id="94" from="i" to="i_1" fromId="4" toId="20">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="95" toId="21">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specpipeline_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specpipeline_ln0" fromId="99" toId="21">
</dataflow>
<dataflow id="104" from="p_str" to="specpipeline_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="105" from="i_1" to="icmp_ln29" fromId="20" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_106" to="icmp_ln29" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="i_1" to="add_ln29" fromId="20" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_109" to="add_ln29" fromId="109" toId="23">
</dataflow>
<dataflow id="111" from="icmp_ln29" to="br_ln29" fromId="22" toId="24">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln29" fromId="112" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_114" to="speclooptripcount_ln29" fromId="114" toId="25">
</dataflow>
<dataflow id="116" from="StgValue_114" to="speclooptripcount_ln29" fromId="114" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_114" to="speclooptripcount_ln29" fromId="114" toId="25">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="118" toId="26">
</dataflow>
<dataflow id="121" from="empty_10" to="specloopname_ln29" fromId="120" toId="26">
</dataflow>
<dataflow id="122" from="i_1" to="trunc_ln31" fromId="20" toId="27">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="123" toId="28">
</dataflow>
<dataflow id="125" from="trunc_ln31" to="shl_ln" fromId="27" toId="28">
</dataflow>
<dataflow id="126" from="StgValue_91" to="shl_ln" fromId="91" toId="28">
</dataflow>
<dataflow id="127" from="shl_ln" to="shl_lncast" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="zext_ln26_read" to="shl_ln31" fromId="9" toId="30">
</dataflow>
<dataflow id="129" from="shl_lncast" to="shl_ln31" fromId="29" toId="30">
</dataflow>
<dataflow id="130" from="trunc_ln31" to="switch_ln31" fromId="27" toId="31">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln31" fromId="131" toId="31">
</dataflow>
<dataflow id="134" from="StgValue_133" to="switch_ln31" fromId="133" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_135" to="switch_ln31" fromId="135" toId="31">
</dataflow>
<dataflow id="137" from="shl_ln31" to="store_ln31" fromId="30" toId="32">
</dataflow>
<dataflow id="138" from="input_list_1_2" to="store_ln31" fromId="7" toId="32">
</dataflow>
<dataflow id="139" from="shl_ln31" to="store_ln31" fromId="30" toId="34">
</dataflow>
<dataflow id="140" from="input_list_1_1" to="store_ln31" fromId="6" toId="34">
</dataflow>
<dataflow id="141" from="shl_ln31" to="store_ln31" fromId="30" toId="36">
</dataflow>
<dataflow id="142" from="input_list_1" to="store_ln31" fromId="5" toId="36">
</dataflow>
<dataflow id="143" from="shl_ln31" to="store_ln31" fromId="30" toId="38">
</dataflow>
<dataflow id="144" from="input_list_1_3" to="store_ln31" fromId="8" toId="38">
</dataflow>
<dataflow id="145" from="add_ln29" to="store_ln29" fromId="23" toId="40">
</dataflow>
<dataflow id="146" from="i" to="store_ln29" fromId="4" toId="40">
</dataflow>
<dataflow id="147" from="input_list_1" to="input_list_1_load" fromId="5" toId="42">
</dataflow>
<dataflow id="148" from="input_list_1_1" to="input_list_1_1_load" fromId="6" toId="43">
</dataflow>
<dataflow id="149" from="input_list_1_2" to="input_list_1_2_load" fromId="7" toId="44">
</dataflow>
<dataflow id="150" from="input_list_1_3" to="input_list_1_3_load" fromId="8" toId="45">
</dataflow>
<dataflow id="152" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="151" toId="46">
</dataflow>
<dataflow id="153" from="input_list_3_1_out" to="write_ln0" fromId="62" toId="46">
</dataflow>
<dataflow id="154" from="input_list_1_3_load" to="write_ln0" fromId="45" toId="46">
</dataflow>
<dataflow id="155" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="151" toId="47">
</dataflow>
<dataflow id="156" from="input_list_2_1_out" to="write_ln0" fromId="63" toId="47">
</dataflow>
<dataflow id="157" from="input_list_1_2_load" to="write_ln0" fromId="44" toId="47">
</dataflow>
<dataflow id="158" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="151" toId="48">
</dataflow>
<dataflow id="159" from="input_list_1_1_out" to="write_ln0" fromId="64" toId="48">
</dataflow>
<dataflow id="160" from="input_list_1_1_load" to="write_ln0" fromId="43" toId="48">
</dataflow>
<dataflow id="161" from="_ssdm_op_Write.ap_auto.i8P0A" to="write_ln0" fromId="151" toId="49">
</dataflow>
<dataflow id="162" from="input_list_0_1_out" to="write_ln0" fromId="65" toId="49">
</dataflow>
<dataflow id="163" from="input_list_1_load" to="write_ln0" fromId="42" toId="49">
</dataflow>
<dataflow id="164" from="icmp_ln29" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="165" from="trunc_ln31" to="StgValue_2" fromId="27" toId="2">
</dataflow>
</dataflows>


</stg>
