library ieee;
use ieee.std_logic_1164.all;

-- Definição da entidade
entity z_logic is
	port(
		a,b: in std_logic;
		f: in STD_LOGIC_VECTOR(1 downto 0);
		Y: out std_logic
	);
end z_logic;

architecture synth of z_logic is
begin

	       

end synth;