Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 10 00:10:30 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Factorial_FPGA_control_sets_placed.rpt
| Design       : Factorial_FPGA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |              33 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------+----------------------------------+------------------+----------------+
|      Clock Signal      |    Enable Signal   |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+--------------------+----------------------------------+------------------+----------------+
|  debounced_button_BUFG |                    |                                  |                3 |              8 |
|  CLK0/clk_5KHz_reg_0   |                    |                                  |                5 |             19 |
|  debounced_button_BUFG | FACTO/CU0/load_reg | FACTO/CU0/FSM_onehot_cs_reg[1]_1 |               10 |             31 |
|  debounced_button_BUFG | FACTO/CU0/load_reg |                                  |                9 |             33 |
|  clk_IBUF_BUFG         |                    | rst_IBUF                         |               10 |             33 |
+------------------------+--------------------+----------------------------------+------------------+----------------+


