\doxysubsubsubsection{PWRx CSR Register alias address }
\hypertarget{group___p_w_r_ex___c_s_r__register__alias}{}\label{group___p_w_r_ex___c_s_r__register__alias}\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}}
Collaboration diagram for PWRx CSR Register alias address\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r_ex___c_s_r__register__alias}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{CSR\+\_\+\+BRE\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}!BRE\_BIT\_NUMBER@{BRE\_BIT\_NUMBER}}
\index{BRE\_BIT\_NUMBER@{BRE\_BIT\_NUMBER}!PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{BRE\_BIT\_NUMBER}{BRE\_BIT\_NUMBER}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181} 
\#define BRE\+\_\+\+BIT\+\_\+\+NUMBER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00273}{273}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}!CSR\_BRE\_BB@{CSR\_BRE\_BB}}
\index{CSR\_BRE\_BB@{CSR\_BRE\_BB}!PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsubsubsubsubsection{\texorpdfstring{CSR\_BRE\_BB}{CSR\_BRE\_BB}}
{\footnotesize\ttfamily \label{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928} 
\#define CSR\+\_\+\+BRE\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} \texorpdfstring{$\ast$}{*} 32U) + (\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}} \texorpdfstring{$\ast$}{*} 4U))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source_l00274}{274}} of file \mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h_source}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

