#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun  9 21:33:14 2025
# Process ID: 27396
# Current directory: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/top.vds
# Journal file: C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1\vivado.jou
# Running On: DESKTOP-U9NB2CD, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 32, Host memory: 137357 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 501.758 ; gain = 180.219
Command: read_checkpoint -auto_incremental -incremental C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xcku3p-ffva676-2-i -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2035.762 ; gain = 419.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:75]
INFO: [Synth 8-3491] module 'sys_clk_mmcm' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/sys_clk_mmcm_stub.vhdl:6' bound to instance 'sys_clk' of component 'sys_clk_mmcm' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:263]
INFO: [Synth 8-638] synthesizing module 'sys_clk_mmcm' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/sys_clk_mmcm_stub.vhdl:17]
INFO: [Synth 8-6157] synthesizing module 'send_recieve_module' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/USB Interface/send_recieve_module.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'send_recieve_module' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/USB Interface/send_recieve_module.sv:3]
INFO: [Synth 8-638] synthesizing module 'input_memory' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:63]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-3491] module 'input_data_fifo' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/input_data_fifo_stub.vhdl:6' bound to instance 'input_cdc_fifo' of component 'input_data_fifo' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:130]
INFO: [Synth 8-638] synthesizing module 'input_data_fifo' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/input_data_fifo_stub.vhdl:24]
INFO: [Synth 8-3491] module 'input_pixel_hold_ram' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/input_pixel_hold_ram_stub.vhdl:6' bound to instance 'pixel_hold_ram' of component 'input_pixel_hold_ram' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:189]
INFO: [Synth 8-638] synthesizing module 'input_pixel_hold_ram' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/input_pixel_hold_ram_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'input_memory' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/input_memory.vhd:63]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_rgb_to_ycrcb' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd:47]
INFO: [Synth 8-638] synthesizing module 'dsp_mult' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_mult.vhd:22]
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter BWIDTH bound to: 16 - type: integer 
	Parameter USE_SIGNED bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'dsp_mult' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_mult.vhd:22]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'dsp_madd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_madd.vhd:53]
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter BWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 24 - type: integer 
	Parameter USE_SIGNED bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'dsp_madd' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_madd.vhd:53]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized1' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized1' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'dsp_madd__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_madd.vhd:53]
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter BWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 25 - type: integer 
	Parameter USE_SIGNED bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'dsp_madd__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_madd.vhd:53]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized2' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized2' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'dsp_presub_mult' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_presub_mult.vhd:23]
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter BWIDTH bound to: 9 - type: integer 
	Parameter CWIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsp_presub_mult' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_presub_mult.vhd:23]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized3' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized3' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized4' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized4' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_rgb_to_ycrcb' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/rgb_to_ycrcb.vhd:47]
INFO: [Synth 8-638] synthesizing module 'multi_ch_lossy_comp' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_ch_lossy_comp.vhd:48]
	Parameter Y_BITS bound to: 12 - type: integer 
	Parameter CR_BITS bound to: 10 - type: integer 
	Parameter CB_BITS bound to: 10 - type: integer 
	Parameter EN_Y_SUBSAMPLE bound to: 0 - type: bool 
	Parameter EN_CR_SUBSAMPLE bound to: 1 - type: bool 
	Parameter EN_CB_SUBSAMPLE bound to: 1 - type: bool 
	Parameter EN_ZIGZAG bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'lossy_compressor' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd:54]
	Parameter EN_SUBSAMPLE bound to: 1 - type: bool 
	Parameter EN_ZIGZAG bound to: 1 - type: bool 
	Parameter OUTPUT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pixel_subsampler' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_subsampler.vhd:50]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pixel_subsampler' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_subsampler.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sipo_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:54]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TAPS bound to: 8 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter SHIFT_DIR bound to: LEFT2RIGHT - type: string 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:54]
INFO: [Synth 8-638] synthesizing module 'dct1d' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized5' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized5' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/simd_4x12b_dsp.vhd:54]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: ADD - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/simd_4x12b_dsp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'simd_4x12b_dsp__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/simd_4x12b_dsp.vhd:54]
	Parameter W bound to: 12 - type: integer 
	Parameter OP bound to: SUB - type: string 
INFO: [Synth 8-256] done synthesizing module 'simd_4x12b_dsp__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/simd_4x12b_dsp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized6' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized6' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'dct1d' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/dct1d.vhd:47]
INFO: [Synth 8-638] synthesizing module 'pixel_divider' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_divider.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pixel_divider' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/pixel_divider.vhd:45]
INFO: [Synth 8-638] synthesizing module 'transpose' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/transpose.vhd:52]
	Parameter ELEMENT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transpose' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/transpose.vhd:52]
INFO: [Synth 8-638] synthesizing module 'quantizer' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd:53]
	Parameter OUTPUT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized7' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized7' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized8' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized8' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'quantization_table' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:39]
	Parameter INIT_A bound to: 64'b0000000100000001000000010000000100000001000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000100000001000000010000000100000001000000010000000000000000 
	Parameter INIT_C bound to: 64'b0000001000000001000000010000000100000001000000010000000100000000 
	Parameter INIT_D bound to: 64'b0000001100000010000000110000000100000001000000010000000100000001 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst0' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:97]
	Parameter INIT_A bound to: 64'b0000001100000011000000110000011000000001000000010000000100000001 
	Parameter INIT_B bound to: 64'b0000001100000011000000110000001100000011000000010000000100000001 
	Parameter INIT_C bound to: 64'b0000001100000011000000110000001100000010000000010000000100000001 
	Parameter INIT_D bound to: 64'b0000001100000011000000110000001100000010000000010000000100000001 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ram_inst1' to cell 'RAM32M' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:135]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized9' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized9' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized10' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-11358] null range expression ignored [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized10' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'quantization_table' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantization_table.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'quantizer' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd:53]
INFO: [Synth 8-638] synthesizing module 'zigzag_encoder' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/zigzag_encoder.vhd:53]
	Parameter ELEMENT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized11' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized11' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'zigzag_encoder' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/zigzag_encoder.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'lossy_compressor' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd:54]
INFO: [Synth 8-638] synthesizing module 'lossy_compressor__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd:54]
	Parameter EN_SUBSAMPLE bound to: 0 - type: bool 
	Parameter EN_ZIGZAG bound to: 1 - type: bool 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized12' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized12' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'data_delay_reg__parameterized13' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
	Parameter SHIFT_DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_delay_reg__parameterized13' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/data_delay_reg.vhd:51]
INFO: [Synth 8-638] synthesizing module 'quantizer__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd:53]
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'quantizer__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/quantizer.vhd:53]
INFO: [Synth 8-638] synthesizing module 'zigzag_encoder__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/zigzag_encoder.vhd:53]
	Parameter ELEMENT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zigzag_encoder__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/zigzag_encoder.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'lossy_compressor__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'multi_ch_lossy_comp' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/multi_ch_lossy_comp.vhd:48]
INFO: [Synth 8-638] synthesizing module 'output_memory' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:73]
	Parameter DIN_WIDTH bound to: 256 - type: integer 
	Parameter DOUT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_WRITE_WORDS bound to: 512 - type: integer 
	Parameter NUM_READ_WORDS bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'output_buffer_ram' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/output_buffer_ram_stub.vhdl:6' bound to instance 'output_memory' of component 'output_buffer_ram' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:159]
INFO: [Synth 8-638] synthesizing module 'output_buffer_ram' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/output_buffer_ram_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'output_memory' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:73]
INFO: [Synth 8-638] synthesizing module 'image_statistics_top' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd:58]
	Parameter NUM_SAMPLES bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sipo_reg__parameterized0' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:54]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter OUT_TAPS bound to: 9 - type: integer 
	Parameter TAP_END bound to: 0 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sipo_reg__parameterized0' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/sipo_reg.vhd:54]
INFO: [Synth 8-638] synthesizing module 'laplacian_core' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:52]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:84]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_add1_11b' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:170]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:19]
INFO: [Synth 8-3491] module 'dsp_macro_simd' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_simd_stub.vhdl:6' bound to instance 'dsp_add2_11b' of component 'dsp_macro_simd' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'laplacian_core' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/laplacian/laplacian_core.vhd:52]
INFO: [Synth 8-638] synthesizing module 'gradient_calc' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:52]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_inst' to cell 'SRLC32E' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:112]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_x_dsp1' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:202]
INFO: [Synth 8-638] synthesizing module 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:19]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_x_dsp2' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:213]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_y_dsp1' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:224]
INFO: [Synth 8-3491] module 'dsp_macro_add_22b' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/dsp_macro_add_22b_stub.vhdl:6' bound to instance 'sobel_y_dsp2' of component 'dsp_macro_add_22b' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'gradient_calc' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/gradient/gradient_calc.vhd:52]
INFO: [Synth 8-638] synthesizing module 'statistics_core' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:58]
	Parameter G_VARIANCE_DEPTH bound to: 28 - type: integer 
	Parameter G_DATA_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dsp_mac' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_mac.vhd:25]
	Parameter SIZEIN bound to: 11 - type: integer 
	Parameter SIZEOUT bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsp_mac' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_mac.vhd:25]
INFO: [Synth 8-638] synthesizing module 'dsp_acum' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_acum.vhd:24]
	Parameter SIZEIN bound to: 11 - type: integer 
	Parameter SIZEOUT bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsp_acum' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_acum.vhd:24]
INFO: [Synth 8-638] synthesizing module 'dsp_msub' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_msub.vhd:41]
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter CWIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsp_msub' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/DSP/dsp_msub.vhd:41]
INFO: [Synth 8-3491] module 'sqrt_cordic' declared at 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/sqrt_cordic_stub.vhdl:6' bound to instance 'std_dev_sqrt' of component 'sqrt_cordic' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:281]
INFO: [Synth 8-638] synthesizing module 'sqrt_cordic' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/.Xil/Vivado-27396-DESKTOP-U9NB2CD/realtime/sqrt_cordic_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'statistics_core' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'image_statistics_top' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/image_statistics_top.vhd:58]
INFO: [Synth 8-638] synthesizing module 'tile_selection_logic' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/tile_selection_logic.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'tile_selection_logic' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/tile_selection_logic.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/top.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element valid_x_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element valid_x_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Lossy Compressor/lossy_compressor.vhd:103]
WARNING: [Synth 8-6014] Unused sequential element htsum_shifted_valid_r_reg was removed.  [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Image Stats/stats/statistics_core.vhd:217]
WARNING: [Synth 8-7129] Port gradient_mean_i[15] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[14] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[13] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[12] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[11] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[10] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[9] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[8] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[7] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[6] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[5] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[4] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[3] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[2] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[1] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_mean_i[0] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[15] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[14] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[13] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[12] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[11] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[10] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[9] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[8] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[7] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[6] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[5] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[4] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[3] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[2] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[1] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_std_dev_i[0] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port gradient_valid_i in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[15] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[14] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[13] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[12] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[11] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[10] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[9] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[8] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[7] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[6] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[5] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[4] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[3] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[2] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[1] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_mean_i[0] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[15] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[14] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[13] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[12] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[11] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[10] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[9] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[8] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[7] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[6] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[5] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[4] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[3] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[2] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[1] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_std_dev_i[0] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port laplacian_valid_i in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[31] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[30] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[29] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[28] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[27] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[26] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[25] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[24] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[23] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[22] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[21] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[20] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[19] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[18] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[17] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[16] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[7] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[6] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[5] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[4] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[3] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[2] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[1] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_i[0] in module tile_selection_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port sim_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2174.379 ; gain = 558.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2192.285 ; gain = 576.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2192.285 ; gain = 576.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 2204.344 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc] for cell 'clocking_gen.sys_clk'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc] for cell 'clocking_gen.sys_clk'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sqrt_cordic/sqrt_cordic/sqrt_cordic_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp2'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp2'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp1'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp1'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp2'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_add_22b/dsp_macro_add_22b/dsp_macro_add_22b_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp2'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/dsp_macro_simd/dsp_macro_simd/dsp_macro_simd_in_context.xdc] for cell 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/output_buffer_ram/output_buffer_ram_in_context.xdc] for cell 'output_memory/output_memory'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/output_buffer_ram/output_buffer_ram/output_buffer_ram_in_context.xdc] for cell 'output_memory/output_memory'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_pixel_hold_ram/input_pixel_hold_ram/input_pixel_hold_ram_in_context.xdc] for cell 'input_memory_fifo/pixel_hold_ram'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_pixel_hold_ram/input_pixel_hold_ram/input_pixel_hold_ram_in_context.xdc] for cell 'input_memory_fifo/pixel_hold_ram'
Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo/input_data_fifo_in_context.xdc] for cell 'input_memory_fifo/input_cdc_fifo'
Finished Parsing XDC File [c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/input_data_fifo/input_data_fifo/input_data_fifo_in_context.xdc] for cell 'input_memory_fifo/input_cdc_fifo'
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-627] No clocks matched 'sysclk'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1'. [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc:17]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2316.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2316.500 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp1' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/gradient_core/sobel_x_dsp2' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp1' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/gradient_core/sobel_y_dsp2' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b' at clock pin 'CLK' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt' at clock pin 'aclk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'input_memory_fifo/input_cdc_fifo' at clock pin 'rd_clk' is different from the actual clock period '2.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'input_memory_fifo/pixel_hold_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'output_memory/output_memory' at clock pin 'clka' is different from the actual clock period '2.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2316.500 ; gain = 700.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2316.500 ; gain = 700.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p. (constraint file  c:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.gen/sources_1/ip/sys_clk_mmcm/sys_clk_mmcm/sys_clk_mmcm_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for \clocking_gen.sys_clk . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_laplacian/std_dev_sqrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /statistics_core_gradient/std_dev_sqrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_x_dsp1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_x_dsp2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_y_dsp1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /gradient_core/sobel_y_dsp2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /laplacian_core/dsp_add1_11b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_image_statistics.image_statistics_core /laplacian_core/dsp_add2_11b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for output_memory/output_memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for input_memory_fifo/pixel_hold_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for input_memory_fifo/input_cdc_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2316.500 ; gain = 700.574
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_r_reg' in module 'transpose'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_r_reg' in module 'transpose'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                              001 |                               00
             write_bank0 |                              010 |                               01
             write_bank1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_r_reg' using encoding 'one-hot' in module 'transpose'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rst |                              001 |                               00
              read_bank0 |                              010 |                               01
              read_bank1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_r_reg' using encoding 'one-hot' in module 'transpose'
WARNING: [Synth 8-327] inferring latch for variable 'memory_clear_o_reg' [C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.srcs/sources_1/new/Top/output_memory.vhd:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2316.500 ; gain = 700.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 56    
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 26    
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              768 Bit    Registers := 1     
	              640 Bit    Registers := 2     
	              576 Bit    Registers := 6     
	               96 Bit    Registers := 18    
	               80 Bit    Registers := 6     
	               72 Bit    Registers := 10    
	               64 Bit    Registers := 13    
	               48 Bit    Registers := 12    
	               32 Bit    Registers := 16    
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 98    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 23    
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 88    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 317   
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 609   
	                1 Bit    Registers := 68    
+---Multipliers : 
	              13x48  Multipliers := 4     
+---Muxes : 
	   3 Input  576 Bit        Muxes := 9     
	   2 Input   96 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 16    
	   3 Input   32 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 12    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 194   
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 46    
	   3 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_sub.out0_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.a0_r_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: register simd_sub.out0_reg is absorbed into DSP simd_sub.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_sub.out0_reg.
DSP Report: Generating DSP simd_sub.out1_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.a1_r_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: register simd_sub.out1_reg is absorbed into DSP simd_sub.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_sub.out1_reg.
DSP Report: Generating DSP simd_sub.out2_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.a2_r_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: register simd_sub.out2_reg is absorbed into DSP simd_sub.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_sub.out2_reg.
DSP Report: Generating DSP simd_sub.out3_reg, operation Mode is: (C'-A2:B2)'.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.a3_r_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: register simd_sub.out3_reg is absorbed into DSP simd_sub.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_sub.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP simd_add.out0_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: register simd_add.out0_reg is absorbed into DSP simd_add.out0_reg.
DSP Report: operator out00 is absorbed into DSP simd_add.out0_reg.
DSP Report: Generating DSP simd_add.out1_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: register simd_add.out1_reg is absorbed into DSP simd_add.out1_reg.
DSP Report: operator out10 is absorbed into DSP simd_add.out1_reg.
DSP Report: Generating DSP simd_add.out2_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: register simd_add.out2_reg is absorbed into DSP simd_add.out2_reg.
DSP Report: operator out20 is absorbed into DSP simd_add.out2_reg.
DSP Report: Generating DSP simd_add.out3_reg, operation Mode is: (C'+A2:B2)'.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: register simd_add.out3_reg is absorbed into DSP simd_add.out3_reg.
DSP Report: operator out30 is absorbed into DSP simd_add.out3_reg.
DSP Report: Generating DSP dsp_var_msub/mult0, operation Mode is: A*B.
DSP Report: operator dsp_var_msub/mult0 is absorbed into DSP dsp_var_msub/mult0.
DSP Report: Generating DSP dsp_vsum_mac/mult_reg0, operation Mode is: A*B.
DSP Report: operator dsp_vsum_mac/mult_reg0 is absorbed into DSP dsp_vsum_mac/mult_reg0.
DSP Report: Generating DSP dsp_var_msub/mult0, operation Mode is: A*B.
DSP Report: operator dsp_var_msub/mult0 is absorbed into DSP dsp_var_msub/mult0.
DSP Report: Generating DSP dsp_vsum_mac/mult_reg0, operation Mode is: A*B.
DSP Report: operator dsp_vsum_mac/mult_reg0 is absorbed into DSP dsp_vsum_mac/mult_reg0.
DSP Report: Generating DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0, operation Mode is: A*B.
DSP Report: operator rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0 is absorbed into DSP rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0.
DSP Report: Generating DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0, operation Mode is: A*B.
DSP Report: operator rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0 is absorbed into DSP rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0.
DSP Report: Generating DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0, operation Mode is: A*B.
DSP Report: operator rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0 is absorbed into DSP rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0.
DSP Report: Generating DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0, operation Mode is: A*B.
DSP Report: operator rgb_to_ycrcb/dsp_cr_presub_mult/p0 is absorbed into DSP rgb_to_ycrcb/dsp_cr_presub_mult/p0.
DSP Report: Generating DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0, operation Mode is: A*B.
DSP Report: operator rgb_to_ycrcb/dsp_cb_presub_mult/p0 is absorbed into DSP rgb_to_ycrcb/dsp_cb_presub_mult/p0.
WARNING: [Synth 8-7129] Port sim_clk in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2316.500 ; gain = 700.574
---------------------------------------------------------------------------------
 Sort Area is lossy_compressor simd_sub.out0_reg_16 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out0_reg_26 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out0_reg_36 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor simd_sub.out0_reg_5 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor simd_sub.out1_reg_17 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out1_reg_27 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out1_reg_37 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor simd_sub.out1_reg_7 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor simd_sub.out2_reg_18 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out2_reg_28 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out2_reg_38 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor simd_sub.out2_reg_8 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor simd_sub.out3_reg_19 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out3_reg_29 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_sub.out3_reg_39 : 0 0 : 150 150 : Used 1 time 100
 Sort Area is lossy_compressor simd_sub.out3_reg_9 : 0 0 : 150 150 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out0_reg_0 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out0_reg_12 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out0_reg_1a : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out0_reg_1e : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out0_reg_22 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out0_reg_2a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out0_reg_2e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out0_reg_32 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out0_reg_3a : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out0_reg_3e : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor simd_add.out0_reg_a : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out0_reg_e : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out1_reg_13 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out1_reg_1b : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out1_reg_1f : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out1_reg_2 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out1_reg_23 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out1_reg_2b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out1_reg_2f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out1_reg_33 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out1_reg_3b : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out1_reg_3f : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor simd_add.out1_reg_b : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out1_reg_f : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out2_reg_10 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out2_reg_14 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out2_reg_1c : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out2_reg_20 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out2_reg_24 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out2_reg_2c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor simd_add.out2_reg_3 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out2_reg_30 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out2_reg_34 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out2_reg_3c : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out2_reg_40 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor simd_add.out2_reg_c : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out3_reg_11 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out3_reg_15 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out3_reg_1d : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor simd_add.out3_reg_21 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out3_reg_25 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out3_reg_2d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out3_reg_31 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out3_reg_35 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out3_reg_3d : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor simd_add.out3_reg_4 : 0 0 : 143 143 : Used 2 time 100
 Sort Area is lossy_compressor__parameterized0 simd_add.out3_reg_41 : 0 0 : 143 143 : Used 1 time 100
 Sort Area is lossy_compressor simd_add.out3_reg_d : 0 0 : 143 143 : Used 2 time 100
 Sort Area is top__GC0 dsp_var_msub/mult0_44 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is top__GC0 dsp_var_msub/mult0_47 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is top__GC0 rgb_to_ycrcb/dsp_cb_presub_mult/p0_4e : 0 0 : 1110 1110 : Used 1 time 0
 Sort Area is top__GC0 rgb_to_ycrcb/dsp_cr_presub_mult/p0_4c : 0 0 : 1110 1110 : Used 1 time 0
 Sort Area is top__GC0 dsp_vsum_mac/mult_reg0_42 : 0 0 : 912 912 : Used 1 time 0
 Sort Area is top__GC0 dsp_vsum_mac/mult_reg0_46 : 0 0 : 912 912 : Used 1 time 0
 Sort Area is top__GC0 rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.mult0_48 : 0 0 : 878 878 : Used 1 time 0
 Sort Area is top__GC0 rgb_to_ycrcb/dsp_g_mult/gen_dsp_mult_unsigned.mult0_4b : 0 0 : 878 878 : Used 1 time 0
 Sort Area is top__GC0 rgb_to_ycrcb/dsp_r_madd/gen_dsp_madd_unsigned.mult0_4a : 0 0 : 878 878 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'-A2:B2)' | 30     | 18     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp  | (C'+A2:B2)' | 30     | 18     | 48     | -      | 12     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_msub        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_mac         | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_msub        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_mac         | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_mult        | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_madd        | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_madd        | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_presub_mult | A*B         | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_presub_mult | A*B         | 17     | 10     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__1.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__4.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__4.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__3.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__3.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__1.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__1.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__parameterized0__2.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__2.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__2.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_1) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_7) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_13) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_15) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_19) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module simd_4x12b_dsp__6.
WARNING: [Synth 8-3332] Sequential element (i_21) is unused and will be removed from module simd_4x12b_dsp__6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=1100, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
Folded 4 DSPs into a single DSP slice (USE_SIMD=FOUR12, ALUMODE=0000, OPMODE=110011000).
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2650.652 ; gain = 1034.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2704.695 ; gain = 1088.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2723.797 ; gain = 1107.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | lossy_comp_core/core_0/col_dct/valid_delay/shift_reg_reg[0][5]                                           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_0/row_dct/valid_delay/shift_reg_reg[0][5]                                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_1/col_dct/valid_delay/shift_reg_reg[0][5]                                           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_1/row_dct/valid_delay/shift_reg_reg[0][5]                                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_2/col_dct/valid_delay/shift_reg_reg[0][5]                                           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_2/row_dct/valid_delay/shift_reg_reg[0][5]                                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | rgb_to_ycrcb/dsp_b_madd/gen_dsp_madd_unsigned.a_reg[7]                                                   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | rgb_to_ycrcb/dsp_cr_presub_mult/a_reg[7]                                                                 | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | rgb_to_ycrcb/dsp_cb_presub_mult/a_reg[7]                                                                 | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | rgb_to_ycrcb/valid_delay/shift_reg_reg[0][12]                                                            | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_0/gen_zigzag.zigzag_encode/valid_delay_reg/shift_reg_reg[0][7]                      | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_1/gen_zigzag.zigzag_encode/valid_delay_reg/shift_reg_reg[0][7]                      | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | lossy_comp_core/core_2/gen_zigzag.zigzag_encode/valid_delay_reg/shift_reg_reg[0][7]                      | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | gen_image_statistics.image_statistics_core/statistics_core_laplacian/var_valid_delay/shift_reg_reg[0][5] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | gen_image_statistics.image_statistics_core/statistics_core_gradient/var_valid_delay/shift_reg_reg[0][5]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_msub                          | (A*B)'        | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_mac                           | (A*B)'        | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_msub                          | (A*B)'        | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_mac                           | (A*B)'        | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_62                 | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_63 | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_64                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_65                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_48                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_49 | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_50                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_51                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_33                 | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_34 | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_35                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_36                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_20                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_21 | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_22                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_23                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_8                  | (C'+A':B')'   | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0_9  | (C'-(A':B'))' | 26     | 18     | 44     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_10                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_11                 | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp                    | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp__parameterized0    | (C'-(A':B'))' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_4                  | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|simd_4x12b_dsp_5                  | (C'+A':B')'   | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_madd                          | (A*B)'        | 13     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_presub_mult                   | (A*B)'        | 16     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_presub_mult                   | (A*B)'        | 16     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_mult                          | (A*B)'        | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp_madd                          | (A*B)'        | 15     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |sys_clk_mmcm         |         1|
|2     |dsp_macro_add_22b    |         4|
|3     |dsp_macro_simd       |         2|
|4     |sqrt_cordic          |         2|
|5     |input_data_fifo      |         1|
|6     |input_pixel_hold_ram |         1|
|7     |output_buffer_ram    |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |dsp_macro_add_22b_bbox    |     4|
|5     |dsp_macro_simd_bbox       |     2|
|7     |input_data_fifo_bbox      |     1|
|8     |input_pixel_hold_ram_bbox |     1|
|9     |output_buffer_ram_bbox    |     1|
|10    |sqrt_cordic_bbox          |     1|
|11    |sqrt_cordic_bbox_10       |     1|
|12    |sys_clk_mmcm_bbox         |     1|
|13    |BUFG                      |     1|
|14    |CARRY8                    |   194|
|15    |DSP_ALU                   |    33|
|17    |DSP_A_B_DATA              |    33|
|19    |DSP_C_DATA                |    33|
|20    |DSP_MULTIPLIER            |    33|
|22    |DSP_M_DATA                |    33|
|23    |DSP_OUTPUT                |    33|
|24    |DSP_PREADD                |    33|
|25    |DSP_PREADD_DATA           |    33|
|27    |LUT1                      |    50|
|28    |LUT2                      |  4287|
|29    |LUT3                      |   734|
|30    |LUT4                      |   456|
|31    |LUT5                      |  1573|
|32    |LUT6                      |  2490|
|33    |RAM32M                    |     6|
|34    |SRL16E                    |    36|
|35    |SRLC32E                   |     2|
|36    |FDCE                      | 12704|
|37    |FDPE                      |    11|
|38    |FDRE                      |   518|
|39    |IBUF                      |     4|
|40    |IOBUF                     |    18|
|41    |OBUF                      |     9|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2740.211 ; gain = 1124.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 303 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 2740.211 ; gain = 1000.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2740.211 ; gain = 1124.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2750.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2795.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 33 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete | Checksum: 867c9e33
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2795.449 ; gain = 2220.840
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2795.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/johnh/Desktop/DICE/Hardware/FPGA/DICE/dice.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 21:34:30 2025...
