{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726769456303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726769456305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 13:10:56 2024 " "Processing started: Thu Sep 19 13:10:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726769456305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769456305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769456305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726769457132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726769457133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602_controller.v(425) " "Verilog HDL information at LCD1602_controller.v(425): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602_controller.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v" 425 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726769470911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602_controller.v(453) " "Verilog HDL information at LCD1602_controller.v(453): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602_controller.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v" 453 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726769470912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_controller " "Found entity 1: LCD1602_controller" {  } { { "LCD1602_controller.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470919 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 top_module_color.v(18) " "Verilog HDL Expression warning at top_module_color.v(18): truncated literal to match 2 bits" {  } { { "top_module_color.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1726769470924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_color.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_color " "Found entity 1: top_module_color" {  } { { "top_module_color.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sensor3.v 1 1 " "Found 1 design units, including 1 entities, in source file color_sensor3.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_sensor3 " "Found entity 1: color_sensor3" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_identifier1.v 1 1 " "Found 1 design units, including 1 entities, in source file color_identifier1.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_identifier1 " "Found entity 1: color_identifier1" {  } { { "color_identifier1.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_identifier1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceprueba1.v 5 5 " "Found 5 design units, including 5 entities, in source file debounceprueba1.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_better_version " "Found entity 1: debounce_better_version" {  } { { "debounceprueba1.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470941 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_enable " "Found entity 2: clock_enable" {  } { { "debounceprueba1.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470941 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff_en " "Found entity 3: my_dff_en" {  } { { "debounceprueba1.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470941 ""} { "Info" "ISGN_ENTITY_NAME" "4 debounce " "Found entity 4: debounce" {  } { { "debounceprueba1.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470941 ""} { "Info" "ISGN_ENTITY_NAME" "5 antirebote " "Found entity 5: antirebote" {  } { { "debounceprueba1.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/debounceprueba1.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_mascota.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_mascota.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mascota " "Found entity 1: fsm_mascota" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file display_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_dec " "Found entity 1: display_dec" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726769470964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769470964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726769471230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antirebote antirebote:anti_A " "Elaborating entity \"antirebote\" for hierarchy \"antirebote:anti_A\"" {  } { { "top_module.v" "anti_A" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mascota fsm_mascota:fsm " "Elaborating entity \"fsm_mascota\" for hierarchy \"fsm_mascota:fsm\"" {  } { { "top_module.v" "fsm" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fsm_mascota.v(130) " "Verilog HDL assignment warning at fsm_mascota.v(130): truncated value with size 32 to match size of target (2)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471249 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(137) " "Verilog HDL assignment warning at fsm_mascota.v(137): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471249 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(147) " "Verilog HDL assignment warning at fsm_mascota.v(147): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(153) " "Verilog HDL assignment warning at fsm_mascota.v(153): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fsm_mascota.v(154) " "Verilog HDL assignment warning at fsm_mascota.v(154): truncated value with size 32 to match size of target (2)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(157) " "Verilog HDL assignment warning at fsm_mascota.v(157): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fsm_mascota.v(159) " "Verilog HDL assignment warning at fsm_mascota.v(159): truncated value with size 32 to match size of target (2)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(165) " "Verilog HDL assignment warning at fsm_mascota.v(165): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(171) " "Verilog HDL assignment warning at fsm_mascota.v(171): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(173) " "Verilog HDL assignment warning at fsm_mascota.v(173): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(174) " "Verilog HDL assignment warning at fsm_mascota.v(174): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(179) " "Verilog HDL assignment warning at fsm_mascota.v(179): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm_mascota.v(144) " "Verilog HDL Case Statement information at fsm_mascota.v(144): all case item expressions in this case statement are onehot" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 144 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(186) " "Verilog HDL assignment warning at fsm_mascota.v(186): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(187) " "Verilog HDL assignment warning at fsm_mascota.v(187): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(188) " "Verilog HDL assignment warning at fsm_mascota.v(188): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(189) " "Verilog HDL assignment warning at fsm_mascota.v(189): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm_mascota.v(190) " "Verilog HDL assignment warning at fsm_mascota.v(190): truncated value with size 32 to match size of target (3)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fsm_mascota.v(185) " "Verilog HDL Case Statement information at fsm_mascota.v(185): all case item expressions in this case statement are onehot" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 185 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(205) " "Verilog HDL assignment warning at fsm_mascota.v(205): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(209) " "Verilog HDL assignment warning at fsm_mascota.v(209): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(213) " "Verilog HDL assignment warning at fsm_mascota.v(213): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(217) " "Verilog HDL assignment warning at fsm_mascota.v(217): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(221) " "Verilog HDL assignment warning at fsm_mascota.v(221): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471250 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(225) " "Verilog HDL assignment warning at fsm_mascota.v(225): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471251 "|top_module|fsm_mascota:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mascota.v(229) " "Verilog HDL assignment warning at fsm_mascota.v(229): truncated value with size 32 to match size of target (4)" {  } { { "fsm_mascota.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/fsm_mascota.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471251 "|top_module|fsm_mascota:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_dec display_dec:display " "Elaborating entity \"display_dec\" for hierarchy \"display_dec:display\"" {  } { { "top_module.v" "display" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(41) " "Verilog HDL assignment warning at display_dec.v(41): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(43) " "Verilog HDL assignment warning at display_dec.v(43): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(44) " "Verilog HDL assignment warning at display_dec.v(44): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(45) " "Verilog HDL assignment warning at display_dec.v(45): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(47) " "Verilog HDL assignment warning at display_dec.v(47): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(48) " "Verilog HDL assignment warning at display_dec.v(48): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_dec.v(49) " "Verilog HDL assignment warning at display_dec.v(49): truncated value with size 32 to match size of target (4)" {  } { { "display_dec.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471256 "|top_module|display_dec:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display_dec:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display_dec:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "display_dec.v" "bcdtosseg" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/display_dec.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_module_color top_module_color:color_sensor " "Elaborating entity \"top_module_color\" for hierarchy \"top_module_color:color_sensor\"" {  } { { "top_module.v" "color_sensor" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_sensor3 top_module_color:color_sensor\|color_sensor3:sensor_inst " "Elaborating entity \"color_sensor3\" for hierarchy \"top_module_color:color_sensor\|color_sensor3:sensor_inst\"" {  } { { "top_module_color.v" "sensor_inst" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 color_sensor3.v(56) " "Verilog HDL assignment warning at color_sensor3.v(56): truncated value with size 21 to match size of target (17)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471271 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 color_sensor3.v(82) " "Verilog HDL assignment warning at color_sensor3.v(82): truncated value with size 32 to match size of target (21)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471271 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 color_sensor3.v(87) " "Verilog HDL assignment warning at color_sensor3.v(87): truncated value with size 32 to match size of target (21)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471271 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 color_sensor3.v(92) " "Verilog HDL assignment warning at color_sensor3.v(92): truncated value with size 32 to match size of target (21)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 color_sensor3.v(97) " "Verilog HDL assignment warning at color_sensor3.v(97): truncated value with size 32 to match size of target (21)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 color_sensor3.v(103) " "Verilog HDL assignment warning at color_sensor3.v(103): truncated value with size 32 to match size of target (17)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 color_sensor3.v(104) " "Verilog HDL assignment warning at color_sensor3.v(104): truncated value with size 32 to match size of target (17)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 color_sensor3.v(105) " "Verilog HDL assignment warning at color_sensor3.v(105): truncated value with size 32 to match size of target (17)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 color_sensor3.v(143) " "Verilog HDL assignment warning at color_sensor3.v(143): truncated value with size 17 to match size of target (16)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 color_sensor3.v(144) " "Verilog HDL assignment warning at color_sensor3.v(144): truncated value with size 17 to match size of target (16)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 color_sensor3.v(145) " "Verilog HDL assignment warning at color_sensor3.v(145): truncated value with size 17 to match size of target (16)" {  } { { "color_sensor3.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/color_sensor3.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726769471272 "|top_module|top_module_color:color_sensor|color_sensor3:sensor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_identifier1 top_module_color:color_sensor\|color_identifier1:identifier_inst " "Elaborating entity \"color_identifier1\" for hierarchy \"top_module_color:color_sensor\|color_identifier1:identifier_inst\"" {  } { { "top_module_color.v" "identifier_inst" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module_color.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602_controller LCD1602_controller:u_lcd_controller " "Elaborating entity \"LCD1602_controller\" for hierarchy \"LCD1602_controller:u_lcd_controller\"" {  } { { "top_module.v" "u_lcd_controller" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471278 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/data.txt LCD1602_controller.v(396) " "Verilog HDL File I/O error at LCD1602_controller.v(396): can't open Verilog Design File \"C:/Users/Brayan/Desktop/2024-1/digital/LCD/texto/data.txt\"" {  } { { "LCD1602_controller.v" "" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/LCD1602_controller.v" 396 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471297 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LCD1602_controller:u_lcd_controller " "Can't elaborate user hierarchy \"LCD1602_controller:u_lcd_controller\"" {  } { { "top_module.v" "u_lcd_controller" { Text "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/top_module.v" 379 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726769471304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/ThinkPad/OneDrive/Documentos/GitHub/entrega-1-proyecto-grupo26-2024-1/FMS/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769471375 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726769471480 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 19 13:11:11 2024 " "Processing ended: Thu Sep 19 13:11:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726769471480 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726769471480 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726769471480 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726769471480 ""}
