// Seed: 21168249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout tri0 id_2;
  output logic [7:0] id_1;
  assign id_2 = 1;
  assign id_1[-1'b0] = id_2;
endmodule
module module_1 #(
    parameter id_24 = 32'd11,
    parameter id_4  = 32'd99
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26
);
  inout logic [7:0] id_26;
  input wire id_25;
  inout wire _id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wand id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output supply0 id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6  = id_16;
  assign id_18 = id_26[id_4] == -1 - id_14 ? -1'h0 : 1;
  wire [id_24 : (  -1  )  -  1] id_27;
  module_0 modCall_1 (
      id_26,
      id_22,
      id_27,
      id_2
  );
  assign id_8 = id_23 & -1;
  parameter id_28 = 1;
  parameter [1 : id_24] id_29 = -1'b0;
  wire id_30;
endmodule
