# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_resiter8.srcs/sources_1/new/register8.vhd" \
"../../../../lab1_resiter8.srcs/sim_1/new/register8_tb.vhd" \

# Do not sort compile order
nosort
