Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Feb 15 01:45:36 2019
| Host         : travis-job-78f99a49-fd83-42e4-920b-63cee7c0ab3b running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------+----------+------------+------------+---------+------+------+--------+--------+--------------+
|  Instance  |  Module  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------+----------+------------+------------+---------+------+------+--------+--------+--------------+
| top        |    (top) |       4200 |       3926 |     272 |    2 | 3408 |     18 |     27 |            0 |
|   (top)    |    (top) |       2734 |       2548 |     184 |    2 | 2914 |     18 |     27 |            0 |
|   picorv32 | picorv32 |       1466 |       1378 |      88 |    0 |  494 |      0 |      0 |            0 |
+------------+----------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


