Analysis & Synthesis report for Bootloader
Thu Dec 16 22:29:45 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Bootloader|PHY_state
 11. State Machine - |Bootloader|state_Tx
 12. State Machine - |Bootloader|PHY_Rx_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated
 20. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p
 21. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p
 22. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram
 23. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 24. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
 25. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 26. Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15
 27. Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram
 28. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component
 29. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated
 30. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p
 31. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p
 32. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram
 33. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp
 34. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp
 35. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 36. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 37. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:ws_brp
 38. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:ws_bwp
 39. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 40. Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 41. Parameter Settings for User Entity Instance: Top-level Entity: |Bootloader
 42. Parameter Settings for User Entity Instance: PLL_clocks:PLL_inst|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5
 44. Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6
 45. Parameter Settings for User Entity Instance: PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 46. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr
 47. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr
 48. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:read_flag_status_cntr
 49. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr
 50. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr
 51. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr
 52. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4
 53. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr5
 54. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr
 55. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_read_cntr
 56. Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3
 57. Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component
 58. Parameter Settings for User Entity Instance: Led_control:Control_LED0
 59. altpll Parameter Settings by Entity Instance
 60. scfifo Parameter Settings by Entity Instance
 61. dcfifo Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "Led_flash:Flash_LED6"
 63. Port Connectivity Checks: "Led_flash:Flash_LED4"
 64. Port Connectivity Checks: "Led_flash:Flash_LED3"
 65. Port Connectivity Checks: "Led_flash:Flash_LED2"
 66. Port Connectivity Checks: "Led_flash:Flash_LED1"
 67. Port Connectivity Checks: "Rx_fifo:Rx_fifo_inst"
 68. Port Connectivity Checks: "ASMI:ASMI_inst"
 69. Port Connectivity Checks: "MDIO:MDIO_inst"
 70. Port Connectivity Checks: "Reconfigure:Recon_inst|Remote:Remoteinst"
 71. Port Connectivity Checks: "Reconfigure:Recon_inst"
 72. Port Connectivity Checks: "PLL_clocks:PLL_inst"
 73. Post-Synthesis Netlist Statistics for Top Partition
 74. Elapsed Time Per Partition
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 16 22:29:45 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Bootloader                                  ;
; Top-level Entity Name              ; Bootloader                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,032                                       ;
;     Total combinational functions  ; 1,619                                       ;
;     Dedicated logic registers      ; 1,291                                       ;
; Total registers                    ; 1291                                        ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29I7      ;                    ;
; Top-level entity name                                            ; Bootloader         ; Bootloader         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Power-Up Don't Care                                              ; Off                ; On                 ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 3                  ; 3                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; EEPROM.v                         ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/EEPROM.v                  ;         ;
; Bootloader.v                     ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v              ;         ;
; CRC32.v                          ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/CRC32.v                   ;         ;
; Led_control.v                    ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Led_control.v             ;         ;
; Led_flash.v                      ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Led_flash.v               ;         ;
; MDIO.v                           ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/MDIO.v                    ;         ;
; Reconfigure.v                    ; yes             ; User Verilog HDL File        ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Reconfigure.v             ;         ;
; ASMI.v                           ; yes             ; User Wizard-Generated File   ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v                    ;         ;
; Remote.v                         ; yes             ; User Wizard-Generated File   ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v                  ;         ;
; PHY_fifo.v                       ; yes             ; User Wizard-Generated File   ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PHY_fifo.v                ;         ;
; PLL_clocks.v                     ; yes             ; User Wizard-Generated File   ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PLL_clocks.v              ;         ;
; Rx_fifo.v                        ; yes             ; User Wizard-Generated File   ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Rx_fifo.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                                            ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                     ;         ;
; db/pll_clocks_altpll.v           ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/pll_clocks_altpll.v    ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                       ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                       ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                                                                            ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                               ;         ;
; db/cntr_paj.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_paj.tdf           ;         ;
; db/cntr_oaj.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_oaj.tdf           ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                               ;         ;
; db/dcfifo_ucj1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf        ;         ;
; db/a_graycounter_p57.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_p57.tdf  ;         ;
; db/a_graycounter_kjc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_kjc.tdf  ;         ;
; db/altsyncram_jg31.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/altsyncram_jg31.tdf    ;         ;
; db/alt_synch_pipe_snl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_snl.tdf ;         ;
; db/dffpipe_dd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_dd9.tdf        ;         ;
; db/alt_synch_pipe_tnl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_tnl.tdf ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_ed9.tdf        ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cmpr_b66.tdf           ;         ;
; db/cntr_54e.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_54e.tdf           ;         ;
; a_graycounter.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.tdf                                                                                     ;         ;
; db/a_graycounter_9vg.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_9vg.tdf  ;         ;
; db/a_graycounter_8vg.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_8vg.tdf  ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                       ;         ;
; comptree.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/comptree.inc                                                                                          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                                          ;         ;
; db/cmpr_7pd.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cmpr_7pd.tdf           ;         ;
; db/cntr_haj.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_haj.tdf           ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                            ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                         ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                          ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                          ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                          ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                          ;         ;
; db/scfifo_3em.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/scfifo_3em.tdf         ;         ;
; db/a_dpfifo_abs.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_dpfifo_abs.tdf       ;         ;
; db/a_fefifo_48e.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_fefifo_48e.tdf       ;         ;
; db/cntr_go7.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_go7.tdf           ;         ;
; db/altsyncram_2lm1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/altsyncram_2lm1.tdf    ;         ;
; db/cntr_4ob.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_4ob.tdf           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                   ;         ;
; db/dcfifo_0lm1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf        ;         ;
; db/a_gray2bin_7ib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_gray2bin_7ib.tdf     ;         ;
; db/a_graycounter_677.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_677.tdf  ;         ;
; db/a_graycounter_2lc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_2lc.tdf  ;         ;
; db/altsyncram_av61.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/altsyncram_av61.tdf    ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_pe9.tdf        ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_9pl.tdf ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_qe9.tdf        ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_apl.tdf ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_re9.tdf        ;         ;
; db/cmpr_o76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cmpr_o76.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,032                                                                                         ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 1619                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 678                                                                                           ;
;     -- 3 input functions                    ; 306                                                                                           ;
;     -- <=2 input functions                  ; 635                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 1279                                                                                          ;
;     -- arithmetic mode                      ; 340                                                                                           ;
;                                             ;                                                                                               ;
; Total registers                             ; 1291                                                                                          ;
;     -- Dedicated logic registers            ; 1291                                                                                          ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 37                                                                                            ;
; Total memory bits                           ; 10384                                                                                         ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 949                                                                                           ;
; Total fan-out                               ; 9497                                                                                          ;
; Average fan-out                             ; 3.16                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                  ; Entity Name                ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |Bootloader                                                             ; 1619 (578)          ; 1291 (477)                ; 10384       ; 0            ; 0       ; 0         ; 37   ; 0            ; |Bootloader                                                                                                                                                                                          ; Bootloader                 ; work         ;
;    |ASMI:ASMI_inst|                                                     ; 201 (0)             ; 131 (0)                   ; 2064        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Bootloader|ASMI:ASMI_inst                                                                                                                                                                           ; ASMI                       ; work         ;
;       |ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component| ; 201 (114)           ; 131 (71)                  ; 2064        ; 0            ; 0       ; 0         ; 4    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component                                                                                                           ; ASMI_altasmi_parallel_6qs2 ; work         ;
;          |a_graycounter:addbyte_cntr|                                   ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr                                                                                ; a_graycounter              ; work         ;
;             |a_graycounter_9vg:auto_generated|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                               ; a_graycounter_9vg          ; work         ;
;          |a_graycounter:gen_cntr|                                       ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr                                                                                    ; a_graycounter              ; work         ;
;             |a_graycounter_9vg:auto_generated|                          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                   ; a_graycounter_9vg          ; work         ;
;          |a_graycounter:stage_cntr|                                     ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr                                                                                  ; a_graycounter              ; work         ;
;             |a_graycounter_8vg:auto_generated|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                 ; a_graycounter_8vg          ; work         ;
;          |a_graycounter:wrstage_cntr|                                   ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr                                                                                ; a_graycounter              ; work         ;
;             |a_graycounter_8vg:auto_generated|                          ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated                                               ; a_graycounter_8vg          ; work         ;
;          |lpm_compare:cmpr4|                                            ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4                                                                                         ; lpm_compare                ; work         ;
;             |cmpr_7pd:auto_generated|                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                   ; work         ;
;          |lpm_compare:cmpr5|                                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr5                                                                                         ; lpm_compare                ; work         ;
;             |cmpr_7pd:auto_generated|                                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr5|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                   ; work         ;
;          |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr                                                                                ; lpm_counter                ; work         ;
;             |cntr_haj:auto_generated|                                   ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                   ; work         ;
;          |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_read_cntr                                                                                ; lpm_counter                ; work         ;
;             |cntr_haj:auto_generated|                                   ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_read_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                   ; work         ;
;          |scfifo:scfifo3|                                               ; 49 (0)              ; 29 (0)                    ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3                                                                                            ; scfifo                     ; work         ;
;             |scfifo_3em:auto_generated|                                 ; 49 (0)              ; 29 (0)                    ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated                                                                  ; scfifo_3em                 ; work         ;
;                |a_dpfifo_abs:dpfifo|                                    ; 49 (11)             ; 29 (0)                    ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo                                              ; a_dpfifo_abs               ; work         ;
;                   |a_fefifo_48e:fifo_state|                             ; 19 (8)              ; 11 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state                      ; a_fefifo_48e               ; work         ;
;                      |cntr_go7:count_usedw|                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw ; cntr_go7                   ; work         ;
;                   |altsyncram_2lm1:FIFOram|                             ; 0 (0)               ; 0 (0)                     ; 2064        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram                      ; altsyncram_2lm1            ; work         ;
;                   |cntr_4ob:rd_ptr_count|                               ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count                        ; cntr_4ob                   ; work         ;
;                   |cntr_4ob:wr_ptr|                                     ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr                              ; cntr_4ob                   ; work         ;
;    |CRC32:CRC32_inst|                                                   ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|CRC32:CRC32_inst                                                                                                                                                                         ; CRC32                      ; work         ;
;    |EEPROM:EEPROM_inst|                                                 ; 177 (177)           ; 167 (167)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|EEPROM:EEPROM_inst                                                                                                                                                                       ; EEPROM                     ; work         ;
;    |Led_control:Control_LED0|                                           ; 34 (34)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_control:Control_LED0                                                                                                                                                                 ; Led_control                ; work         ;
;    |Led_flash:Flash_LED1|                                               ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED1                                                                                                                                                                     ; Led_flash                  ; work         ;
;    |Led_flash:Flash_LED2|                                               ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED2                                                                                                                                                                     ; Led_flash                  ; work         ;
;    |Led_flash:Flash_LED3|                                               ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED3                                                                                                                                                                     ; Led_flash                  ; work         ;
;    |Led_flash:Flash_LED4|                                               ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED4                                                                                                                                                                     ; Led_flash                  ; work         ;
;    |Led_flash:Flash_LED6|                                               ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Led_flash:Flash_LED6                                                                                                                                                                     ; Led_flash                  ; work         ;
;    |MDIO:MDIO_inst|                                                     ; 131 (131)           ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|MDIO:MDIO_inst                                                                                                                                                                           ; MDIO                       ; work         ;
;    |PHY_fifo:PHY_fifo_inst|                                             ; 32 (0)              ; 53 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst                                                                                                                                                                   ; PHY_fifo                   ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|               ; 32 (0)              ; 53 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                 ; dcfifo_mixed_widths        ; work         ;
;          |dcfifo_ucj1:auto_generated|                                   ; 32 (6)              ; 53 (16)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated                                                                                      ; dcfifo_ucj1                ; work         ;
;             |a_graycounter_kjc:wrptr_g1p|                               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p                                                          ; a_graycounter_kjc          ; work         ;
;             |a_graycounter_p57:rdptr_g1p|                               ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p                                                          ; a_graycounter_p57          ; work         ;
;             |alt_synch_pipe_snl:rs_dgwp|                                ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                           ; alt_synch_pipe_snl         ; work         ;
;                |dffpipe_dd9:dffpipe12|                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12                                     ; dffpipe_dd9                ; work         ;
;             |alt_synch_pipe_tnl:ws_dgrp|                                ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                           ; alt_synch_pipe_tnl         ; work         ;
;                |dffpipe_ed9:dffpipe15|                                  ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15                                     ; dffpipe_ed9                ; work         ;
;             |altsyncram_jg31:fifo_ram|                                  ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram                                                             ; altsyncram_jg31            ; work         ;
;             |cmpr_b66:rdempty_eq_comp|                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cmpr_b66:rdempty_eq_comp                                                             ; cmpr_b66                   ; work         ;
;             |cmpr_b66:wrfull_eq_comp|                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cmpr_b66:wrfull_eq_comp                                                              ; cmpr_b66                   ; work         ;
;             |cntr_54e:cntr_b|                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b                                                                      ; cntr_54e                   ; work         ;
;    |PLL_clocks:PLL_inst|                                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PLL_clocks:PLL_inst                                                                                                                                                                      ; PLL_clocks                 ; work         ;
;       |altpll:altpll_component|                                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PLL_clocks:PLL_inst|altpll:altpll_component                                                                                                                                              ; altpll                     ; work         ;
;          |PLL_clocks_altpll:auto_generated|                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated                                                                                                             ; PLL_clocks_altpll          ; work         ;
;    |Reconfigure:Recon_inst|                                             ; 162 (53)            ; 91 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst                                                                                                                                                                   ; Reconfigure                ; work         ;
;       |Remote:Remoteinst|                                               ; 109 (0)             ; 69 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst                                                                                                                                                 ; Remote                     ; work         ;
;          |Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|              ; 109 (96)            ; 69 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component                                                                                                 ; Remote_rmtupdt_dvq         ; work         ;
;             |lpm_counter:cntr5|                                         ; 7 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5                                                                               ; lpm_counter                ; work         ;
;                |cntr_paj:auto_generated|                                ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated                                                       ; cntr_paj                   ; work         ;
;             |lpm_counter:cntr6|                                         ; 6 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6                                                                               ; lpm_counter                ; work         ;
;                |cntr_oaj:auto_generated|                                ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated                                                       ; cntr_oaj                   ; work         ;
;    |Rx_fifo:Rx_fifo_inst|                                               ; 96 (0)              ; 127 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst                                                                                                                                                                     ; Rx_fifo                    ; work         ;
;       |dcfifo:dcfifo_component|                                         ; 96 (0)              ; 127 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component                                                                                                                                             ; dcfifo                     ; work         ;
;          |dcfifo_0lm1:auto_generated|                                   ; 96 (16)             ; 127 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated                                                                                                                  ; dcfifo_0lm1                ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                  ; a_gray2bin_7ib             ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                  ; a_gray2bin_7ib             ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                               ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                      ; a_graycounter_2lc          ; work         ;
;             |a_graycounter_677:rdptr_g1p|                               ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                      ; a_graycounter_677          ; work         ;
;             |alt_synch_pipe_9pl:rs_dgwp|                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                       ; alt_synch_pipe_9pl         ; work         ;
;                |dffpipe_qe9:dffpipe13|                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                 ; dffpipe_qe9                ; work         ;
;             |alt_synch_pipe_apl:ws_dgrp|                                ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                       ; alt_synch_pipe_apl         ; work         ;
;                |dffpipe_re9:dffpipe16|                                  ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                 ; dffpipe_re9                ; work         ;
;             |altsyncram_av61:fifo_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram                                                                                         ; altsyncram_av61            ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                         ; cmpr_o76                   ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                          ; cmpr_o76                   ; work         ;
;             |dffpipe_pe9:rs_brp|                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp                                                                                               ; dffpipe_pe9                ; work         ;
;             |dffpipe_pe9:rs_bwp|                                        ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Bootloader|Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp                                                                                               ; dffpipe_pe9                ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 258          ; 8            ; 258          ; 8            ; 2064 ; None ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 32           ; 4            ; 16           ; 8            ; 128  ; None ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+------------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name     ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+------------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; ALTASMI_PARALLEL ; 19.1    ; N/A          ; N/A          ; |Bootloader|ASMI:ASMI_inst                           ; ASMI.v          ;
; Altera ; FIFO             ; 19.1    ; N/A          ; N/A          ; |Bootloader|PHY_fifo:PHY_fifo_inst                   ; PHY_fifo.v      ;
; Altera ; ALTPLL           ; 19.1    ; N/A          ; N/A          ; |Bootloader|PLL_clocks:PLL_inst                      ; PLL_clocks.v    ;
; Altera ; ALTREMOTE_UPDATE ; 19.1    ; N/A          ; N/A          ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst ; Remote.v        ;
; Altera ; FIFO             ; 19.1    ; N/A          ; N/A          ; |Bootloader|Rx_fifo:Rx_fifo_inst                     ; Rx_fifo.v       ;
+--------+------------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------+
; State Machine - |Bootloader|PHY_state ;
+-----------------+---------------------+
; Name            ; PHY_state.00001     ;
+-----------------+---------------------+
; PHY_state.00000 ; 0                   ;
; PHY_state.00001 ; 1                   ;
+-----------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |Bootloader|state_Tx                                                                  ;
+------------------+-----------------+------------------+---------------+----------------+--------------+
; Name             ; state_Tx.SENDIP ; state_Tx.SENDMAC ; state_Tx.SEND ; state_Tx.RESET ; state_Tx.CRC ;
+------------------+-----------------+------------------+---------------+----------------+--------------+
; state_Tx.RESET   ; 0               ; 0                ; 0             ; 0              ; 0            ;
; state_Tx.SEND    ; 0               ; 0                ; 1             ; 1              ; 0            ;
; state_Tx.SENDMAC ; 0               ; 1                ; 0             ; 1              ; 0            ;
; state_Tx.SENDIP  ; 1               ; 0                ; 0             ; 1              ; 0            ;
; state_Tx.CRC     ; 0               ; 0                ; 0             ; 1              ; 1            ;
+------------------+-----------------+------------------+---------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Bootloader|PHY_Rx_state                                                                                                                                                    ;
+---------------------------+----------------------+---------------------+----------------------+--------------------+---------------------------+-----------------------+--------------------+
; Name                      ; PHY_Rx_state.WRITEIP ; PHY_Rx_state.READIP ; PHY_Rx_state.READMAC ; PHY_Rx_state.ERASE ; PHY_Rx_state.SEND_TO_FIFO ; PHY_Rx_state.GET_TYPE ; PHY_Rx_state.START ;
+---------------------------+----------------------+---------------------+----------------------+--------------------+---------------------------+-----------------------+--------------------+
; PHY_Rx_state.START        ; 0                    ; 0                   ; 0                    ; 0                  ; 0                         ; 0                     ; 0                  ;
; PHY_Rx_state.GET_TYPE     ; 0                    ; 0                   ; 0                    ; 0                  ; 0                         ; 1                     ; 1                  ;
; PHY_Rx_state.SEND_TO_FIFO ; 0                    ; 0                   ; 0                    ; 0                  ; 1                         ; 0                     ; 1                  ;
; PHY_Rx_state.ERASE        ; 0                    ; 0                   ; 0                    ; 1                  ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.READMAC      ; 0                    ; 0                   ; 1                    ; 0                  ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.READIP       ; 0                    ; 1                   ; 0                    ; 0                  ; 0                         ; 0                     ; 1                  ;
; PHY_Rx_state.WRITEIP      ; 1                    ; 0                   ; 0                    ; 0                  ; 0                         ; 0                     ; 1                  ;
+---------------------------+----------------------+---------------------+----------------------+--------------------+---------------------------+-----------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]                            ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]                            ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                             ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                            ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                             ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                            ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                             ; yes                                                              ; yes                                        ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                                                       ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                 ; Reason for Removal                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; reply[3..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|bulk_erase_reg                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sec_prot_reg                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|write[4,5]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][10]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][14]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[5][15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][10]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][12]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][14]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[4][15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][10]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][12]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[3][14]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][10]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][12]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][14]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[2][15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][10]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][12]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[1][14]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][5]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][10]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][12]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][14]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_data[0][15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[5][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[5][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[5][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[5][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[5][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[4][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[4][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[4][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[3][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[3][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[2][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[2][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[2][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[1][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[1][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[0][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[0][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|REG_address[0][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sprot_rstat_reg                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|statreg_int[6]                                                                 ; Lost fanout                                                                                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[5,6]                                                             ; Lost fanout                                                                                                           ;
; read                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                ;
; read_enable                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; address[0..7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_reg                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|previous_speed                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; Reconfigure:Recon_inst|ReadSource[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                ;
; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[3,4]                                                          ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_read_reg                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_read_reg2                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|dvalid_reg                                                                     ; Stuck at GND due to stuck port clock_enable                                                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|dvalid_reg2                                                                    ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_rbyte_reg                                                                  ; Lost fanout                                                                                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_read_reg                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[1..7]                                                                 ; Stuck at GND due to stuck port data_in                                                                                ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                        ; Lost fanout                                                                                                           ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                        ; Lost fanout                                                                                                           ;
; MDIO:MDIO_inst|REG_address[0][3]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[0][0]                                                                          ;
; MDIO:MDIO_inst|REG_address[0][0]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[1][3]                                                                          ;
; MDIO:MDIO_inst|REG_address[1][3]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[1][1]                                                                          ;
; MDIO:MDIO_inst|REG_address[1][1]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[1][0]                                                                          ;
; MDIO:MDIO_inst|REG_address[1][0]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[2][3]                                                                          ;
; MDIO:MDIO_inst|REG_address[2][3]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[2][2]                                                                          ;
; MDIO:MDIO_inst|REG_address[2][2]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[3][3]                                                                          ;
; MDIO:MDIO_inst|REG_address[3][3]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[3][1]                                                                          ;
; MDIO:MDIO_inst|REG_address[3][1]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[3][0]                                                                          ;
; MDIO:MDIO_inst|REG_address[3][0]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[4][3]                                                                          ;
; MDIO:MDIO_inst|REG_address[4][3]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_address[4][2]                                                                          ;
; MDIO:MDIO_inst|REG_address[4][2]                                                                                                                              ; Merged with MDIO:MDIO_inst|REG_data[1][15]                                                                            ;
; MDIO:MDIO_inst|REG_data[1][15]                                                                                                                                ; Merged with MDIO:MDIO_inst|REG_data[1][8]                                                                             ;
; MDIO:MDIO_inst|REG_data[1][8]                                                                                                                                 ; Merged with MDIO:MDIO_inst|REG_data[1][2]                                                                             ;
; MDIO:MDIO_inst|REG_data[1][2]                                                                                                                                 ; Merged with MDIO:MDIO_inst|REG_data[3][15]                                                                            ;
; MDIO:MDIO_inst|REG_data[3][15]                                                                                                                                ; Merged with MDIO:MDIO_inst|REG_data[3][8]                                                                             ;
; MDIO:MDIO_inst|REG_data[3][8]                                                                                                                                 ; Merged with MDIO:MDIO_inst|REG_data[3][2]                                                                             ;
; MDIO:MDIO_inst|REG_data[3][2]                                                                                                                                 ; Merged with MDIO:MDIO_inst|REG_data[3][0]                                                                             ;
; MDIO:MDIO_inst|REG_data[3][0]                                                                                                                                 ; Merged with MDIO:MDIO_inst|REG_data[5][12]                                                                            ;
; MDIO:MDIO_inst|REG_data[5][12]                                                                                                                                ; Merged with MDIO:MDIO_inst|REG_data[5][9]                                                                             ;
; MDIO:MDIO_inst|REG_data[5][9]                                                                                                                                 ; Merged with MDIO:MDIO_inst|REG_data[5][8]                                                                             ;
; prog                                                                                                                                                          ; Merged with Rx_enable                                                                                                 ;
; start_up[4]                                                                                                                                                   ; Merged with start_up[3]                                                                                               ;
; Reconfigure:Recon_inst|ConfigState[6,7]                                                                                                                       ; Merged with Reconfigure:Recon_inst|ConfigState[5]                                                                     ;
; MDIO:MDIO_inst|read[4]                                                                                                                                        ; Merged with MDIO:MDIO_inst|read[3]                                                                                    ;
; send_IP_ACK                                                                                                                                                   ; Merged with reply[2]                                                                                                  ;
; Reconfigure:Recon_inst|DataIn[1..9,11..17,19..21]                                                                                                             ; Merged with Reconfigure:Recon_inst|DataIn[10]                                                                         ;
; start_up[3]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                ;
; Reconfigure:Recon_inst|ConfigState[5]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                ;
; Reconfigure:Recon_inst|DataIn[10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; MDIO:MDIO_inst|read[3]                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                           ;
; EEPROM:EEPROM_inst|EEPROM_write_enable[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                ;
; EEPROM:EEPROM_inst|EEPROM_read[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_sppoll_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[0,1]        ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|streg_datain_reg                                                               ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe1              ; Lost fanout                                                                                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|wrstat_dreg[0..7]                                                              ; Lost fanout                                                                                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_sppoll_reg2                                                              ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_secprot_reg                                                                ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_secprot_reg1                                                               ; Stuck at GND due to stuck port data_in                                                                                ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ; Stuck at GND due to stuck port clock_enable                                                                           ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ; Lost fanout                                                                                                           ;
; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe3a2[0]                                                           ; Merged with Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|write_init_state ;
; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe2a2[0]                                                           ; Merged with Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|read_init_state  ;
; PHY_state~3                                                                                                                                                   ; Lost fanout                                                                                                           ;
; PHY_state~4                                                                                                                                                   ; Lost fanout                                                                                                           ;
; PHY_state~5                                                                                                                                                   ; Lost fanout                                                                                                           ;
; PHY_state~6                                                                                                                                                   ; Lost fanout                                                                                                           ;
; state_Tx~7                                                                                                                                                    ; Lost fanout                                                                                                           ;
; state_Tx~8                                                                                                                                                    ; Lost fanout                                                                                                           ;
; state_Tx~10                                                                                                                                                   ; Lost fanout                                                                                                           ;
; state_Tx~11                                                                                                                                                   ; Lost fanout                                                                                                           ;
; state_Tx~12                                                                                                                                                   ; Lost fanout                                                                                                           ;
; state_Tx~13                                                                                                                                                   ; Lost fanout                                                                                                           ;
; PHY_Rx_state~9                                                                                                                                                ; Lost fanout                                                                                                           ;
; PHY_Rx_state~10                                                                                                                                               ; Lost fanout                                                                                                           ;
; PHY_Rx_state~11                                                                                                                                               ; Lost fanout                                                                                                           ;
; PHY_Rx_state~12                                                                                                                                               ; Lost fanout                                                                                                           ;
; PHY_Rx_state~13                                                                                                                                               ; Lost fanout                                                                                                           ;
; HB_counter[26]                                                                                                                                                ; Lost fanout                                                                                                           ;
; Total Number of Removed Registers = 237                                                                                                                       ;                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sec_prot_reg                                                          ; Stuck at GND              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[0],                                                                   ;
;                                                                                                                                                      ; due to stuck port data_in ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_read_reg,                                                                  ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_read_reg2,                                                                 ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[1],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[2],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[3],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[4],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[5],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[6],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|addr_reg[7],                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe2a[0] ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|sprot_rstat_reg                                                       ; Stuck at GND              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|dvalid_reg,                                                                    ;
;                                                                                                                                                      ; due to stuck port data_in ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|dvalid_reg2,                                                                   ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_rbyte_reg,                                                                 ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_sppoll_reg,                                                              ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|start_sppoll_reg2,                                                             ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:read_flag_status_cntr|a_graycounter_9vg:auto_generated|dffe1     ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|statreg_int[6]                                                        ; Lost Fanouts              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[6],                                                              ;
;                                                                                                                                                      ;                           ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_dout_reg[5]                                                               ;
; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated|dffe2a[1] ; Stuck at GND              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_secprot_reg,                                                               ;
;                                                                                                                                                      ; due to stuck port data_in ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|clr_secprot_reg1                                                               ;
; read                                                                                                                                                 ; Stuck at GND              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|read_reg                                                                       ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                               ;
; read_enable                                                                                                                                          ; Stuck at GND              ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|end_read_reg                                                                   ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                               ;
; Reconfigure:Recon_inst|ReadSource[1]                                                                                                                 ; Stuck at GND              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[4]                                                            ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                               ;
; Reconfigure:Recon_inst|ReadSource[0]                                                                                                                 ; Stuck at GND              ; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe9a[3]                                                            ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                               ;
; Reconfigure:Recon_inst|ConfigState[5]                                                                                                                ; Stuck at GND              ; Reconfigure:Recon_inst|DataIn[10]                                                                                                                             ;
;                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1291  ;
; Number of registers using Synchronous Clear  ; 276   ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 281   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 840   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; EEPROM:EEPROM_inst|CS                                                                                                                         ; 5       ;
; Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|idle_state                                           ; 41      ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                ; 8       ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                   ; 5       ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0    ; 7       ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                ; 6       ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6       ; 4       ;
; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                   ; 4       ;
; PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 9                                                                                                        ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Bootloader|sync_TD[0]                                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Bootloader|Led_flash:Flash_LED1|counter[16]                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Bootloader|Led_flash:Flash_LED2|counter[4]                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Bootloader|Led_flash:Flash_LED3|counter[3]                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Bootloader|Led_flash:Flash_LED4|counter[22]                                                                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Bootloader|Led_flash:Flash_LED6|counter[18]                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Bootloader|Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|dffe7a[16] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Bootloader|ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|pgwrbuf_dataout[2]   ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |Bootloader|Led_control:Control_LED0|counter[2]                                                                 ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |Bootloader|reset_count[2]                                                                                      ;
; 10:1               ; 16 bits   ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_write[46]                                                                 ;
; 10:1               ; 31 bits   ; 186 LEs       ; 31 LEs               ; 155 LEs                ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_write[14]                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Bootloader|temp_MAC[0]                                                                                         ;
; 5:1                ; 40 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |Bootloader|temp_MAC[43]                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Bootloader|temp_IP[5]                                                                                          ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |Bootloader|temp_IP[24]                                                                                         ;
; 32:1               ; 3 bits    ; 63 LEs        ; 9 LEs                ; 54 LEs                 ; Yes        ; |Bootloader|Reconfigure:Recon_inst|Param[2]                                                                     ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Bootloader|byte_count[7]                                                                                       ;
; 17:1               ; 10 bits   ; 110 LEs       ; 10 LEs               ; 100 LEs                ; Yes        ; |Bootloader|address[15]                                                                                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 10 LEs               ; 12 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|read[2]                                                                              ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|loop_count[1]                                                                        ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|read_count[4]                                                                        ;
; 18:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|preamble2[0]                                                                         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|temp_address[4]                                                                      ;
; 8:1                ; 15 bits   ; 75 LEs        ; 30 LEs               ; 45 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_read[7]                                                                   ;
; 33:1               ; 7 bits    ; 154 LEs       ; 7 LEs                ; 147 LEs                ; Yes        ; |Bootloader|Reconfigure:Recon_inst|loop[6]                                                                      ;
; 18:1               ; 6 bits    ; 72 LEs        ; 12 LEs               ; 60 LEs                 ; Yes        ; |Bootloader|address[19]                                                                                         ;
; 18:1               ; 32 bits   ; 384 LEs       ; 32 LEs               ; 352 LEs                ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|This_IP[5]                                                                       ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|mask[0]                                                                              ;
; 34:1               ; 3 bits    ; 66 LEs        ; 45 LEs               ; 21 LEs                 ; Yes        ; |Bootloader|Reconfigure:Recon_inst|ConfigState[2]                                                               ;
; 19:1               ; 7 bits    ; 84 LEs        ; 7 LEs                ; 77 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|preamble[0]                                                                          ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|address[2]                                                                           ;
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |Bootloader|MDIO:MDIO_inst|address2[0]                                                                          ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|EEPROM_write_enable[3]                                                           ;
; 7:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Bootloader|temp_CRC32[26]                                                                                      ;
; 8:1                ; 11 bits   ; 55 LEs        ; 11 LEs               ; 44 LEs                 ; Yes        ; |Bootloader|data_count[6]                                                                                       ;
; 20:1               ; 6 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; Yes        ; |Bootloader|EEPROM:EEPROM_inst|shift_count[1]                                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |Bootloader|state[3]                                                                                            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |Bootloader|rdaddress[5]                                                                                        ;
; 135:1              ; 5 bits    ; 450 LEs       ; 100 LEs              ; 350 LEs                ; Yes        ; |Bootloader|Tx_data[7]                                                                                          ;
; 135:1              ; 3 bits    ; 270 LEs       ; 51 LEs               ; 219 LEs                ; Yes        ; |Bootloader|Tx_data[0]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Bootloader|EEPROM:EEPROM_inst|Mux0                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Bootloader|left_shift                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Bootloader|state_Tx                                                                                            ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; No         ; |Bootloader|Selector40                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Bootloader ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; HPSDR_frame    ; 00000011 ; Unsigned Binary                                ;
; Type_1         ; 11101111 ; Unsigned Binary                                ;
; Type_2         ; 11111110 ; Unsigned Binary                                ;
; half_second    ; 5000000  ; Signed Integer                                 ;
; clock_speed    ; 25000000 ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_clocks:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------+
; Parameter Name                ; Value                        ; Type                      ;
+-------------------------------+------------------------------+---------------------------+
; OPERATION_MODE                ; NO_COMPENSATION              ; Untyped                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_clocks ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8000                         ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                   ;
; LOCK_LOW                      ; 1                            ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                   ;
; BANDWIDTH                     ; 0                            ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 50                           ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 10                           ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 5                            ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; VCO_MIN                       ; 0                            ; Untyped                   ;
; VCO_MAX                       ; 0                            ; Untyped                   ;
; VCO_CENTER                    ; 0                            ; Untyped                   ;
; PFD_MIN                       ; 0                            ; Untyped                   ;
; PFD_MAX                       ; 0                            ; Untyped                   ;
; M_INITIAL                     ; 0                            ; Untyped                   ;
; M                             ; 0                            ; Untyped                   ;
; N                             ; 1                            ; Untyped                   ;
; M2                            ; 1                            ; Untyped                   ;
; N2                            ; 1                            ; Untyped                   ;
; SS                            ; 1                            ; Untyped                   ;
; C0_HIGH                       ; 0                            ; Untyped                   ;
; C1_HIGH                       ; 0                            ; Untyped                   ;
; C2_HIGH                       ; 0                            ; Untyped                   ;
; C3_HIGH                       ; 0                            ; Untyped                   ;
; C4_HIGH                       ; 0                            ; Untyped                   ;
; C5_HIGH                       ; 0                            ; Untyped                   ;
; C6_HIGH                       ; 0                            ; Untyped                   ;
; C7_HIGH                       ; 0                            ; Untyped                   ;
; C8_HIGH                       ; 0                            ; Untyped                   ;
; C9_HIGH                       ; 0                            ; Untyped                   ;
; C0_LOW                        ; 0                            ; Untyped                   ;
; C1_LOW                        ; 0                            ; Untyped                   ;
; C2_LOW                        ; 0                            ; Untyped                   ;
; C3_LOW                        ; 0                            ; Untyped                   ;
; C4_LOW                        ; 0                            ; Untyped                   ;
; C5_LOW                        ; 0                            ; Untyped                   ;
; C6_LOW                        ; 0                            ; Untyped                   ;
; C7_LOW                        ; 0                            ; Untyped                   ;
; C8_LOW                        ; 0                            ; Untyped                   ;
; C9_LOW                        ; 0                            ; Untyped                   ;
; C0_INITIAL                    ; 0                            ; Untyped                   ;
; C1_INITIAL                    ; 0                            ; Untyped                   ;
; C2_INITIAL                    ; 0                            ; Untyped                   ;
; C3_INITIAL                    ; 0                            ; Untyped                   ;
; C4_INITIAL                    ; 0                            ; Untyped                   ;
; C5_INITIAL                    ; 0                            ; Untyped                   ;
; C6_INITIAL                    ; 0                            ; Untyped                   ;
; C7_INITIAL                    ; 0                            ; Untyped                   ;
; C8_INITIAL                    ; 0                            ; Untyped                   ;
; C9_INITIAL                    ; 0                            ; Untyped                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                   ;
; C0_PH                         ; 0                            ; Untyped                   ;
; C1_PH                         ; 0                            ; Untyped                   ;
; C2_PH                         ; 0                            ; Untyped                   ;
; C3_PH                         ; 0                            ; Untyped                   ;
; C4_PH                         ; 0                            ; Untyped                   ;
; C5_PH                         ; 0                            ; Untyped                   ;
; C6_PH                         ; 0                            ; Untyped                   ;
; C7_PH                         ; 0                            ; Untyped                   ;
; C8_PH                         ; 0                            ; Untyped                   ;
; C9_PH                         ; 0                            ; Untyped                   ;
; L0_HIGH                       ; 1                            ; Untyped                   ;
; L1_HIGH                       ; 1                            ; Untyped                   ;
; G0_HIGH                       ; 1                            ; Untyped                   ;
; G1_HIGH                       ; 1                            ; Untyped                   ;
; G2_HIGH                       ; 1                            ; Untyped                   ;
; G3_HIGH                       ; 1                            ; Untyped                   ;
; E0_HIGH                       ; 1                            ; Untyped                   ;
; E1_HIGH                       ; 1                            ; Untyped                   ;
; E2_HIGH                       ; 1                            ; Untyped                   ;
; E3_HIGH                       ; 1                            ; Untyped                   ;
; L0_LOW                        ; 1                            ; Untyped                   ;
; L1_LOW                        ; 1                            ; Untyped                   ;
; G0_LOW                        ; 1                            ; Untyped                   ;
; G1_LOW                        ; 1                            ; Untyped                   ;
; G2_LOW                        ; 1                            ; Untyped                   ;
; G3_LOW                        ; 1                            ; Untyped                   ;
; E0_LOW                        ; 1                            ; Untyped                   ;
; E1_LOW                        ; 1                            ; Untyped                   ;
; E2_LOW                        ; 1                            ; Untyped                   ;
; E3_LOW                        ; 1                            ; Untyped                   ;
; L0_INITIAL                    ; 1                            ; Untyped                   ;
; L1_INITIAL                    ; 1                            ; Untyped                   ;
; G0_INITIAL                    ; 1                            ; Untyped                   ;
; G1_INITIAL                    ; 1                            ; Untyped                   ;
; G2_INITIAL                    ; 1                            ; Untyped                   ;
; G3_INITIAL                    ; 1                            ; Untyped                   ;
; E0_INITIAL                    ; 1                            ; Untyped                   ;
; E1_INITIAL                    ; 1                            ; Untyped                   ;
; E2_INITIAL                    ; 1                            ; Untyped                   ;
; E3_INITIAL                    ; 1                            ; Untyped                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                   ;
; L0_PH                         ; 0                            ; Untyped                   ;
; L1_PH                         ; 0                            ; Untyped                   ;
; G0_PH                         ; 0                            ; Untyped                   ;
; G1_PH                         ; 0                            ; Untyped                   ;
; G2_PH                         ; 0                            ; Untyped                   ;
; G3_PH                         ; 0                            ; Untyped                   ;
; E0_PH                         ; 0                            ; Untyped                   ;
; E1_PH                         ; 0                            ; Untyped                   ;
; E2_PH                         ; 0                            ; Untyped                   ;
; E3_PH                         ; 0                            ; Untyped                   ;
; M_PH                          ; 0                            ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK0                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_clocks_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE            ;
+-------------------------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_paj     ; Untyped                                                                                                         ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                         ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                         ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_oaj     ; Untyped                                                                                                         ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                        ;
+-------------------------------------------+-------------+-------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                     ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                     ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                     ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                     ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                     ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                     ;
; LPM_NUMWORDS                              ; 32          ; Signed Integer                                              ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                     ;
; LPM_WIDTH                                 ; 4           ; Signed Integer                                              ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                              ;
; LPM_WIDTHU                                ; 5           ; Signed Integer                                              ;
; LPM_WIDTHU_R                              ; 4           ; Signed Integer                                              ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                     ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                     ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                     ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                              ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                     ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                     ;
; USE_EAB                                   ; ON          ; Untyped                                                     ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                     ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                              ;
; CBXI_PARAMETER                            ; dcfifo_ucj1 ; Untyped                                                     ;
+-------------------------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                              ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                           ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                           ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:gen_cntr ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                          ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                       ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                       ;
+----------------+-------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:read_flag_status_cntr ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                                       ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                                    ;
; WIDTH          ; 3                 ; Signed Integer                                                                                                             ;
; CBXI_PARAMETER ; a_graycounter_9vg ; Untyped                                                                                                                    ;
+----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                              ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                           ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                           ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:stage_cntr ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                            ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                         ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                  ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                         ;
+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:wrstage_cntr ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                                                              ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
; PVALUE         ; 0                 ; Untyped                                                                                                           ;
; WIDTH          ; 2                 ; Signed Integer                                                                                                    ;
; CBXI_PARAMETER ; a_graycounter_8vg ; Untyped                                                                                                           ;
+----------------+-------------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9            ; Signed Integer                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                               ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                               ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                               ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                               ;
; CBXI_PARAMETER         ; cmpr_7pd     ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr5 ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
; lpm_width              ; 9            ; Signed Integer                                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                               ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                               ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                               ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                    ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                               ;
; CBXI_PARAMETER         ; cmpr_7pd     ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                 ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                        ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                        ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                        ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                             ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                        ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                        ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; cntr_haj     ; Untyped                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_read_cntr ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                 ;
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                 ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                        ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                        ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                        ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                             ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                        ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                        ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                        ;
; CBXI_PARAMETER         ; cntr_haj     ; Untyped                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 258          ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_3em   ; Untyped                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------+
; Parameter Name          ; Value        ; Type                                             ;
+-------------------------+--------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 8            ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                   ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                          ;
; USE_EAB                 ; ON           ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_0lm1  ; Untyped                                          ;
+-------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Led_control:Control_LED0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; clock_speed    ; 25000000 ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; PLL_clocks:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                             ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                             ;
; Entity Instance            ; ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3 ;
;     -- FIFO Type           ; Single Clock                                                                                  ;
;     -- lpm_width           ; 8                                                                                             ;
;     -- LPM_NUMWORDS        ; 258                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                           ;
;     -- USE_EAB             ; ON                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 1024                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED6"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED4"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED3"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED2"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Led_flash:Flash_LED1"                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; period         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; period[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[17..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[5..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[23]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[22]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; period[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; period[6]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rx_fifo:Rx_fifo_inst"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ASMI:ASMI_inst"                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bulk_erase         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bulk_erase[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dataout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; illegal_erase      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sector_protect     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sector_protect[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; reset              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; illegal_write      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MDIO:MDIO_inst"                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; read_reg_address     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; register_data[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; register_data[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; speed                ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reconfigure:Recon_inst|Remote:Remoteinst"                                                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data_in[23..22]" will be connected to GND. ;
; data_out        ; Output ; Warning  ; Output or bidir port (29 bits) is wider than the port expression (24 bits) it drives; bit(s) "data_out[28..24]" have no fanouts                     ;
; data_out[23..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; data_out[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; reset_timer     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reconfigure:Recon_inst"                                                                                                                                                                           ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_freq            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_freq[4..3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; clk_freq[6..5]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clk_freq[2..1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; clk_freq[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BootAddress[23..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BootAddress[19..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BootAddress[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CRC_error           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; done                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_clocks:PLL_inst"                                              ;
+--------+---------+------------------+--------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                ;
+--------+---------+------------------+--------------------------------------------------------+
; areset ; Input   ; Info             ; Explicitly unconnected                                 ;
; c0     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+--------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 1291                        ;
;     CLR               ; 181                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 449                         ;
;     ENA CLR           ; 62                          ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 238                         ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 53                          ;
;     SCLR              ; 10                          ;
;     SLD               ; 13                          ;
;     plain             ; 246                         ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 1625                        ;
;     arith             ; 340                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 319                         ;
;         3 data inputs ; 20                          ;
;     normal            ; 1285                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 268                         ;
;         3 data inputs ; 286                         ;
;         4 data inputs ; 678                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 20                          ;
; cycloneiii_rublock    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Dec 16 22:29:36 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Bootloader -c Bootloader
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file eeprom.v
    Info (12023): Found entity 1: EEPROM File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/EEPROM.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file bootloader.v
    Info (12023): Found entity 1: Bootloader File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 184
Info (12021): Found 1 design units, including 1 entities, in source file crc32.v
    Info (12023): Found entity 1: CRC32 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/CRC32.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file led_control.v
    Info (12023): Found entity 1: Led_control File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Led_control.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file led_flash.v
    Info (12023): Found entity 1: Led_flash File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Led_flash.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file mdio.v
    Info (12023): Found entity 1: MDIO File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/MDIO.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file reconfigure.v
    Info (12023): Found entity 1: Reconfigure File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Reconfigure.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file asmi.v
    Info (12023): Found entity 1: ASMI_altasmi_parallel_6qs2 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 48
    Info (12023): Found entity 2: ASMI File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1744
Info (12021): Found 2 design units, including 2 entities, in source file remote.v
    Info (12023): Found entity 1: Remote_rmtupdt_dvq File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 48
    Info (12023): Found entity 2: Remote File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 836
Info (12021): Found 1 design units, including 1 entities, in source file phy_fifo.v
    Info (12023): Found entity 1: PHY_fifo File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PHY_fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_clocks.v
    Info (12023): Found entity 1: PLL_clocks File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PLL_clocks.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rx_fifo.v
    Info (12023): Found entity 1: Rx_fifo File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Rx_fifo.v Line: 40
Info (12127): Elaborating entity "Bootloader" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Bootloader.v(301): object "duplex" assigned a value but never read File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 301
Warning (10036): Verilog HDL or VHDL warning at Bootloader.v(629): object "read_sid" assigned a value but never read File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 629
Info (12128): Elaborating entity "PLL_clocks" for hierarchy "PLL_clocks:PLL_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 247
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_clocks:PLL_inst|altpll:altpll_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PLL_clocks.v Line: 112
Info (12130): Elaborated megafunction instantiation "PLL_clocks:PLL_inst|altpll:altpll_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PLL_clocks.v Line: 112
Info (12133): Instantiated megafunction "PLL_clocks:PLL_inst|altpll:altpll_component" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PLL_clocks.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_clocks"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clocks_altpll.v
    Info (12023): Found entity 1: PLL_clocks_altpll File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/pll_clocks_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_clocks_altpll" for hierarchy "PLL_clocks:PLL_inst|altpll:altpll_component|PLL_clocks_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Reconfigure" for hierarchy "Reconfigure:Recon_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 274
Warning (10230): Verilog HDL assignment warning at Reconfigure.v(69): truncated value with size 32 to match size of target (7) File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Reconfigure.v Line: 69
Warning (10230): Verilog HDL assignment warning at Reconfigure.v(145): truncated value with size 24 to match size of target (22) File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Reconfigure.v Line: 145
Info (12128): Elaborating entity "Remote" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Reconfigure.v Line: 255
Info (12128): Elaborating entity "Remote_rmtupdt_dvq" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 877
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 718
Info (12130): Elaborated megafunction instantiation "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 718
Info (12133): Instantiated megafunction "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 718
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_paj.tdf
    Info (12023): Found entity 1: cntr_paj File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_paj.tdf Line: 26
Info (12128): Elaborating entity "cntr_paj" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr5|cntr_paj:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 748
Info (12130): Elaborated megafunction instantiation "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 748
Info (12133): Instantiated megafunction "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 748
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oaj.tdf
    Info (12023): Found entity 1: cntr_oaj File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_oaj.tdf Line: 26
Info (12128): Elaborating entity "cntr_oaj" for hierarchy "Reconfigure:Recon_inst|Remote:Remoteinst|Remote_rmtupdt_dvq:Remote_rmtupdt_dvq_component|lpm_counter:cntr6|cntr_oaj:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "MDIO" for hierarchy "MDIO:MDIO_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 381
Info (12128): Elaborating entity "PHY_fifo" for hierarchy "PHY_fifo:PHY_fifo_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 463
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PHY_fifo.v Line: 85
Info (12130): Elaborated megafunction instantiation "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PHY_fifo.v Line: 85
Info (12133): Instantiated megafunction "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/PHY_fifo.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_widthu_r" = "4"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ucj1.tdf
    Info (12023): Found entity 1: dcfifo_ucj1 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_ucj1" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p57.tdf
    Info (12023): Found entity 1: a_graycounter_p57 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_p57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_p57" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_p57:rdptr_g1p" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf
    Info (12023): Found entity 1: a_graycounter_kjc File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_kjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kjc" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|a_graycounter_kjc:wrptr_g1p" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jg31.tdf
    Info (12023): Found entity 1: altsyncram_jg31 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/altsyncram_jg31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jg31" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|altsyncram_jg31:fifo_ram" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe15" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cmpr_b66:rdempty_eq_comp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_54e.tdf Line: 26
Info (12128): Elaborating entity "cntr_54e" for hierarchy "PHY_fifo:PHY_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ucj1:auto_generated|cntr_54e:cntr_b" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_ucj1.tdf Line: 61
Info (12128): Elaborating entity "EEPROM" for hierarchy "EEPROM:EEPROM_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 607
Info (12128): Elaborating entity "ASMI" for hierarchy "ASMI:ASMI_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 742
Info (12128): Elaborating entity "ASMI_altasmi_parallel_6qs2" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1809
Warning (10036): Verilog HDL or VHDL warning at ASMI.v(144): object "illegal_write_prot_reg" assigned a value but never read File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 144
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 358
Info (12130): Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 358
Info (12133): Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 358
    Info (12134): Parameter "width" = "3"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9vg.tdf
    Info (12023): Found entity 1: a_graycounter_9vg File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_9vg.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_9vg" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "a_graycounter" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 421
Info (12130): Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 421
Info (12133): Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 421
    Info (12134): Parameter "width" = "2"
    Info (12134): Parameter "lpm_type" = "a_graycounter"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8vg.tdf
    Info (12023): Found entity 1: a_graycounter_8vg File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_8vg.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_8vg" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|a_graycounter:spstage_cntr|a_graycounter_8vg:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_graycounter.tdf Line: 51
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1479
Info (12130): Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1479
Info (12133): Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1479
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7pd.tdf
    Info (12023): Found entity 1: cmpr_7pd File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cmpr_7pd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7pd" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_compare:cmpr4|cmpr_7pd:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1531
Info (12130): Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1531
Info (12133): Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1531
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf
    Info (12023): Found entity 1: cntr_haj File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_haj.tdf Line: 26
Info (12128): Elaborating entity "cntr_haj" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "scfifo" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1582
Info (12130): Elaborated megafunction instantiation "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1582
Info (12133): Instantiated megafunction "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 1582
    Info (12134): Parameter "lpm_numwords" = "258"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3em.tdf
    Info (12023): Found entity 1: scfifo_3em File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/scfifo_3em.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3em" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_abs.tdf
    Info (12023): Found entity 1: a_dpfifo_abs File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_dpfifo_abs.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_abs" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/scfifo_3em.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf
    Info (12023): Found entity 1: a_fefifo_48e File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_fefifo_48e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_48e" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_dpfifo_abs.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info (12023): Found entity 1: cntr_go7 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_go7.tdf Line: 26
Info (12128): Elaborating entity "cntr_go7" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_go7:count_usedw" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_fefifo_48e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2lm1.tdf
    Info (12023): Found entity 1: altsyncram_2lm1 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/altsyncram_2lm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2lm1" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_dpfifo_abs.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cntr_4ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_dpfifo_abs.tdf Line: 42
Info (12128): Elaborating entity "Rx_fifo" for hierarchy "Rx_fifo:Rx_fifo_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 784
Info (12128): Elaborating entity "dcfifo" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Rx_fifo.v Line: 101
Info (12130): Elaborated megafunction instantiation "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Rx_fifo.v Line: 101
Info (12133): Instantiated megafunction "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Rx_fifo.v Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0lm1.tdf
    Info (12023): Found entity 1: dcfifo_0lm1 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_0lm1" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_gray2bin_7ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_677.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_677:rdptr_g1p" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/a_graycounter_2lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_av61.tdf
    Info (12023): Found entity 1: altsyncram_av61 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/altsyncram_av61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_av61" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|altsyncram_av61:fifo_ram" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|dffpipe_pe9:rs_brp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/cmpr_o76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "Rx_fifo:Rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_0lm1:auto_generated|cmpr_o76:rdempty_eq_comp" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/db/dcfifo_0lm1.tdf Line: 82
Info (12128): Elaborating entity "CRC32" for hierarchy "CRC32:CRC32_inst" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 1044
Info (12128): Elaborating entity "Led_flash" for hierarchy "Led_flash:Flash_LED1" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 1097
Info (12128): Elaborating entity "Led_control" for hierarchy "Led_control:Control_LED0" File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 1124
Info (13014): Ignored 18 buffer(s)
    Info (13016): Ignored 18 CARRY_SUM buffer(s)
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17010): WYSIWYG ASMI primitives converted to equivalent logic
    Info (17011): WYSIWYG SPI primitive "ASMI:ASMI_inst|ASMI_altasmi_parallel_6qs2:ASMI_altasmi_parallel_6qs2_component|wire_sd2_data0out" converted to equivalent logic File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/ASMI.v Line: 473
Info (13000): Registers with preset signals will power-up high File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Remote.v Line: 103
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "NCONFIG" is stuck at GND File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 212
    Warning (13410): Pin "PHY_RESET_N" is stuck at VCC File: D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.v Line: 201
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 27 assignments for entity "Angelia" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Angelia -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Angelia -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Angelia -section_id Top was ignored
Warning (20013): Ignored 3 assignments for entity "Mercury" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Mercury -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity Mercury -section_id "Root Region" was ignored
Warning (20013): Ignored 28 assignments for entity "OzyII" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS IF_clk -to IF_clk -entity OzyII was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CLOCK_SETTINGS Tx_clock_2 -to Tx_clock_2 -entity OzyII was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity OzyII -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity OzyII -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity OzyII -section_id Top was ignored
Info (144001): Generated suppressed messages file D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2051 logic cells
    Info (21064): Implemented 20 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Thu Dec 16 22:29:45 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Anvelia_sdr/Anvelina_PRO_II/OpenHPSDR-Firmware-master/OpenHPSDR-Firmware-master/Boltoder_Anvelina_PROII/Boltoder_Anvelina_PROII/Bootloader.map.smsg.


