[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LS1046AXN8T1A production of NXP SEMICONDUCTORS from the text:LS1046A\nQorIQ LS1046A, LS1026A\nData Sheet\nFeatures\n• LS1046A has four cores and LS1026A has two cores\n• Four 32-bit/64-bit Arm® Cortex®-v8 A72 CPUs\n– Arranged as a single cluster of four cores sharing a\nsingle 2 MB L2 cache\n– Up to 1.8 GHz operation\n– Single-threaded cores with 32 KB L1 data cache and\n48 KB L1 instruction cache\n• Hierarchical interconnect fabric\n– Up to 700 MHz operation\n• One 32-bit/64-bit DDR4 SDRAM memory controller\nwith ECC and interleaving support\n– Up to 2.1 GT/s\n• Data Path Acceleration Architecture (DPAA)\nincorporating acceleration for the following functions:\n– Packet parsing, classification, and distribution\n(FMan)\n– Queue management for scheduling, packet\nsequencing, and congestion management (QMan)\n– Hardware buffer management for buffer allocation\nand de-allocation (BMan)\n– Cryptography acceleration (SEC)\n– IEEE 1588™ support\n• Two RGMII interfaces\n• Eight SerDes lanes for high-speed peripheral interfaces\n– Three PCI Express 3.0 controllers\n– One Serial ATA (SATA 6 Gbit/s) controller\n– Up to two XFI (10 GbE) interfaces\n– Up to five SGMII interfaces supporting 1000 Mbps\n– Up to three SGMII interfaces supporting 2500 Mbps\n– Up to one QSGMII interface\n– Supports 10GBase-KR\n– Supports 1000Base-KX• Additional peripheral interfaces\n– One Quad Serial Peripheral Interface (QSPI)\ncontroller\n– One Serial Peripheral Interface (SPI) controller\n– Integrated flash controller (IFC) supporting NAND\nand NOR flash\n– Three high-speed USB 3.0 controllers with\nintegrated PHY\n– One Enhanced Secure Digital Host Controller\nsupporting SD 3.0, eMMC 4.4, and eMMC 4.5\n– Four I2C controllers\n– Two 16550-compliant DUARTs and six low-power\nUARTs (LPUARTs)\n– General purpose IO (GPIO), eight Flextimers\n– One Queue Direct Memory Access Controller\n(qDMA)\n– One Enhanced Direct Memory Access Controller\n(eDMA)\n– Global programmable interrupt controller (GIC)\n– Thermal monitoring unit (TMU)\n• 780 FC-PBGA package, 23 mm x 23 mmNXP Semiconductors Document Number LS1046A\nData Sheet: Technical Data Rev. 4, 06/2020\nNXP reserves the right to change the production detail specifications as may be\nrequired to permit improvements in the design of its products.\nTable of Contents\n1Introduction.......................................................................................... 3\n2Pin assignments.................................................................................... 4\n2.1 780 BGA ball layout diagrams.................................................. 4\n2.2 Pinout list................................................................................... 10\n3Electrical characteristics....................................................................... 48\n3.1 Overall DC electrical characteristics......................................... 48\n3.2 Power sequencing...................................................................... 55\n3.3 Power-down requirements......................................................... 58\n3.4 Power characteristics................................................................. 58\n3.5 I/O power dissipation................................................................ 61\n3.6 Power-on ramp rate................................................................... 64\n3.7 Input clocks............................................................................... 64\n3.8 RESET initialization.................................................................. 71\n3.9 DDR4 SDRAM controller......................................................... 72\n3.10 Ethernet interface, Ethernet management interface, IEEE Std\n1588........................................................................................... 77\n3.11 USB 3.0 interface...................................................................... 103\n3.12 Integrated Flash Controller........................................................ 106\n3.13 LPUART interface..................................................................... 126\n3.14 DUART interface...................................................................... 127\n3.15 Flextimer interface..................................................................... 129\n3.16 SPI interface.............................................................................. 131\n3.17 QSPI interface........................................................................... 1343.18 Enhanced secure digital host controller (eSDHC)..................... 136\n3.19 JTAG controller......................................................................... 145\n3.20 I2C interface.............................................................................. 148\n3.21 GPIO interface........................................................................... 151\n3.22 GIC interface............................................................................. 154\n3.23 High-speed serial interfaces (HSSI).......................................... 155\n4Security fuse processor......................................................................... 181\n5Hardware design considerations........................................................... 181\n5.1 Clock ranges.............................................................................. 181\n5.2 Minimum platform frequency requirements for high-speed\ninterfaces.................................................................................... 182\n5.3 Minimum DPAA frequency requirements................................ 183\n6Thermal................................................................................................ 183\n6.1 Recommended thermal model................................................... 185\n6.2 Temperature diode..................................................................... 185\n6.3 Thermal management information............................................ 185\n7Package information............................................................................. 188\n7.1 Package parameters for the FC-PBGA...................................... 188\n7.2 Mechanical dimensions of the FC-PBGA................................. 188\n8Ordering information............................................................................ 190\n8.1 Part numbering nomenclature.................................................... 190\n8.2 Part marking ............................................................................. 191\n9Revision history.................................................................................... 191\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n2 NXP Semiconductors\n1Introduction\nThe LS1046A is a cost-effective, power-efficient, and highly integrated system-on-chip\n(SoC) design that extends the reach of the NXP value-performance line of QorIQ\ncommunications processors. Featuring power-efficient 64-bit Arm® Cortex®-A72 cores\nwith ECC-protected L1 and L2 cache memories for high reliability, running up to 1.8\nGHz.\nThe LS1046A and LS1026A processors are perfectly suited for a range of embedded\napplications such as enterprise routers and switches, linecard controllers, network\nattached storage, security appliances, virtual customer premise equipment (vCPE),\nservice providers gateways, and single board computers.\nThis figure shows the block diagram of the chip.\nWatchpoint\nCross\nTrigger Trust Zone\nPower Management\nIFC, QSPI, SPI  \n2x DUART64-bit\nDDR4\nMemory Controller\nReal Time Debug\n \nPerf\nMonitor4x I2C, GPIO 2 MB L2 - Cache\nSecure Boot\n8x FlexTimer\nSATA  3.0\nTrace\n4-Lane 10 GHz SerDes \n \n SMMUs\n3x USB3.0 w/PHY \nPCIe  3.0 \nPCIe  3.0 \nPCIe  3.0 SD/SDIO/eMMC\nDMA \nCore Complex\nAccelerators and Memory Control\nBasic Peripherals, Interconnect, and Debug\nNetworking Elements\n 4-Lane 10 GHz SerDes  \nQueue\nManager\nBuffer\nManagerParse, classify,\ndistribute\n1GFrame Manager Security\nEngine\n(SEC)\nDPAA Hardware1/2.5/10G\n1/2.5/10G \n 1G32 KB\nD-Cache32 KB\nI-Cache32 KB\nD-Cache32 KB\nI-Cache32 KB\nD-Cache32 KB\nI-Cache 32 KB\nD-Cache48 KB\nI-Cache \n1G\n6x LPUART1G  \n1/2.5GCCI-400™ Coherency Fabric\n Arm®  Cortex®-A72\n32-bit/64-bit Core\n1G\nFigure 1. LS1046A block diagramIntroduction\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 3\nWatchpoint\n Cross\n Trigger Trust Zone\nPower Management\nIFC, QSPI, SPI  \n2x DUART64-bit\nDDR4\nMemory Controller\nReal Time Debug\n \n  Perf\nMonitor4x I2C, GPIO 2 MB L2 - Cache\nSecure Boot\n8x FlexTimer\nSATA  3.0\nTrace\n4-Lane 10 GHz SerDes \n \n SMMUs\n3x USB3.0 w/PHY \nPCIe  3.0 \nPCIe  3.0 \nPCIe  3.0 SD/SDIO/eMMC\nDMA \nCore Complex\nAccelerators and Memory Control\nBasic Peripherals, Interconnect, and Debug\nNetworking Elements\n 4-Lane 10 GHz SerDes  \nQueue\nManager\nBuffer\nManagerParse, classify,\ndistribute\n1GFrame Manager Security\nEngine\n(SEC)\nDPAA Hardware1/2.5/10G\n1/2.5/10G \n 1G32 KB\nD-Cache32 KB\nI-Cache32 KB\nD-Cache32 KB\nI-Cache32 KB\nD-Cache32 KB\nI-Cache 32 KB\nD-Cache48 KB\nI-Cache \n1G\n6x LPUART1G  \n1/2.5GCCI-400™ Coherency Fabric\n Arm®  Cortex®-A72\n32-bit/64-bit Core\n1G\nFigure 2. LS1026A block diagram\n2Pin assignments\n2.1 780 BGA ball layout diagrams\nThis figure shows the complete view of the LS1046A BGA ball map diagram. Figure 4 ,\nFigure 5 , Figure 6 , and Figure 7  show quadrant views.Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n4 NXP Semiconductors\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28A\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU\nV\nW\nY\nAA\nAB\nAC\nAD\nAE\nAF\nAG\nAHA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nT\nU\nV\nW\nY\nAA\nAB\nAC\nAD\nAE\nAF\nAG\nAH\nDDRC1 IFC DUART I2C eSPI\neSDHC Interrupts Battery Backed Trust Trust System Control\nASLEEP SYSCLK DDR Clocking RTC Debug\nDFT JTAG Analog Signals Serdes 1 Serdes 2\nUSB3 PHY  1 USB3 PHY  2 USB PHY  3 Ethernet MI 1 Ethernet MI 2\nEC1 EC2 USB DIFF_SYSCLK Power\nGround No Connects        SEE DETAIL A SEE DETAIL B\nSEE DETAIL C SEE DETAIL D\nFigure 3. Complete BGA Map for the LS1046APin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 5\n1 2 3 4 5 6 7 8 9 10 11 12 13 14\n1 2 3 4 5 6 7 8 9 10 11 12 13 14A\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPIFC_\nAD00IFC_\nAD01\nIFC_\nAD02IFC_\nAD03IFC_\nAD04\nIFC_\nAD05IFC_\nAD06\nIFC_\nAD07IFC_\nAD08IFC_\nAD09\nIFC_\nAD10IFC_\nAD11\nIFC_\nA16IFC_\nA17IFC_\nA18\nIFC_\nA19IFC_\nA20IFC_\nA21\nIFC_\nA22IFC_\nA23\nIFC_\nA24IFC_\nA25\nIFC_\nA26IFC_\nA27\nIFC_\nTE\nUART1_\nSOUT\nUART2_\nSOUTUART1_\nSIN\nUART2_\nSINUART1_\nRTS_B\nUART2_\nRTS_BUART1_\nCTS_B\nUART2_\nCTS_B\nIIC1_\nSCLIIC1_\nSDAIIC2_\nSCL\nIIC2_\nSDA\nSDHC_\nCMDSDHC_\nDAT0SDHC_\nCLKIRQ00\nIRQ02\nIRQ03 IRQ04 IRQ05\nIRQ06\nIRQ07\nIRQ08\nIRQ09\nIRQ10EVT9_B\nTA_BB_\nTMP_\nDETECT_BPORESET_\nBHRESET_\nBRESET_\nREQ_BASLEEP\nSYSCLKEVT0_B EVT1_B EVT2_B EVT3_B EVT4_B\nTD1_\nANODETD1_\nCATHODEUSB1_\nD_\nPUSB1_\nD_\nMUSB1_\nVBUS\nUSB1_\nIDUSB1_\nTX_\nPUSB1_\nTX_\nMUSB1_\nRX_\nPUSB1_\nRX_\nM\nUSB1_\nRESREFUSB2_\nD_\nPUSB2_\nD_\nMUSB2_\nVBUS\nUSB2_\nIDUSB2_\nTX_\nPUSB2_\nTX_\nMUSB2_\nRX_\nPUSB2_\nRX_\nM\nUSB2_\nRESREFUSB3_\nD_\nPUSB3_\nD_\nMUSB3_\nVBUS\nUSB3_\nIDUSB3_\nTX_\nPUSB3_\nTX_\nMUSB3_\nRX_\nPUSB3_\nRX_\nM\nUSB3_\nRESREF\nIIC3_\nSCL\nIIC3_\nSDAIIC4_\nSCL\nIIC4_\nSDAUSB_\nDRVVBUSUSB_\nPWRFAULT\nTH_\nTPANC_\nF12\nNC_\nK10NC_\nK11NC_\nK12NC_\nK9\nNC_\nL9\nNC_\nP5NC_\nP8\nDDRC1 IFC DUART I2C eSPI\neSDHC Interrupts Battery Backed Trust Trust System Control\nASLEEP SYSCLK DDR Clocking RTC Debug\nDFT JTAG Analog Signals Serdes 1 Serdes 2\nUSB3 PHY  1 USB3 PHY  2 USB PHY  3 Ethernet MI 1 Ethernet MI 2\nEC1 EC2 USB DIFF_SYSCLKGND001 GND002\nGND004 GND005 GND006 GND007 GND008\nGND014 GND015 GND016\nGND019 GND020 GND021 GND022 GND023\nGND028 GND029 GND030\nGND033 GND034 GND035 GND036\nGND040 GND041 GND042 GND043 GND044\nGND047 GND048 GND049 GND050\nGND057 GND058 GND059 GND060 GND061 GND062 GND063\nGND067 GND068 GND069 GND070\nGND075 GND076 GND077 GND078\nGND084 GND085 GND086 GND087\nGND093 GND094 GND095 GND096 GND097 GND098 GND099\nGND105 GND106 GND107 GND108OVDD1\nDVDD1\nDVDD2PROG_\nMTR\nTA_\nPROG_\nSFPTH_\nVDD\nVDD01\nVDD05 VDD06\nVDD10 VDD11 VDD12\nVDD15 VDD16 VDD17\nVDD21 VDD22 VDD23TA_BB_\nVDD\nAVDD_\nCGA1AVDD_\nCGA2AVDD_\nPLAT\nUSB_\nHVDD1\nUSB_\nHVDD2\nUSB_\nSDVDD1USB_\nSDVDD2USB_\nSVDD1\nUSB_\nSVDD2\nPower\nGround No Connects\nFigure 4. Detail APin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n6 NXP Semiconductors\n15 16 17 18 19 20 21 22 23 24 25 26 27 28\n15 16 17 18 19 20 21 22 23 24 25 26 27 28A\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPD1_\nMDQ00D1_\nMDQ01\nD1_\nMDQ02D1_\nMDQ03\nD1_\nMDQ04D1_\nMDQ05\nD1_\nMDQ06D1_\nMDQ07\nD1_\nMDQ08D1_\nMDQ09\nD1_\nMDQ10\nD1_\nMDQ11D1_\nMDQ12D1_\nMDQ13D1_\nMDQ14\nD1_\nMDQ15D1_\nMDQ16\nD1_\nMDQ17\nD1_\nMDQ18\nD1_\nMDQ19D1_\nMDQ20\nD1_\nMDQ21\nD1_\nMDQ22\nD1_\nMDQ23\nD1_\nMDQ24D1_\nMDQ25\nD1_\nMDQ26\nD1_\nMDQ27D1_\nMDQ28D1_\nMDQ29\nD1_\nMDQ30\nD1_\nMDQ31\nD1_\nMECC0\nD1_\nMECC1D1_\nMECC4\nD1_\nMECC5D1_\nMALERT_BD1_\nMDM0\nD1_\nMDM1D1_\nMDM2\nD1_\nMDM3\nD1_\nMDM8D1_\nMDQS0\nD1_\nMDQS1\nD1_\nMDQS2\nD1_\nMDQS3\nD1_\nMDQS8D1_\nMDQS0_B\nD1_\nMDQS1_B\nD1_\nMDQS2_B\nD1_\nMDQS3_B\nD1_\nMDQS8_BD1_\nMBG0D1_\nMBG1\nD1_\nMA01D1_\nMA02D1_\nMA03D1_\nMA04D1_\nMA05D1_\nMA06D1_\nMA07D1_\nMA08D1_\nMA09\nD1_\nMA11D1_\nMA12D1_\nMACT_BD1_\nMCKE0D1_\nMCKE1\nD1_\nMDIC0IFC_\nAD12IFC_\nAD13IFC_\nAD14IFC_\nAD15\nIFC_\nPAR0\nIFC_\nPAR1IFC_\nCS0_BIFC_\nCS1_B\nIFC_\nCS2_BIFC_\nCS3_BIFC_\nWE0_B\nIFC_BCTLIFC_\nNDDQSIFC_\nAVD\nIFC_\nCLEIFC_\nOE_B\nIFC_\nWP0_BIFC_\nRB0_B\nIFC_\nRB1_B\nIFC_\nPERR_BIFC_\nCLK0\nIFC_\nCLK1\nIFC_\nNDDDR_\nCLK\nIRQ01\nTA_\nTMP_\nDETECT_B\nDDRCLKRTC\nCKSTP_\nOUT_BCLK_\nOUT\nSCAN_\nMODE_BTEST_\nSEL_BTCK\nTDITDO\nTMSTRST_B\nD1_\nTPATBSCAN_\nEN_B\nJTAG_BSR_VSEL\nNC_\nK22\nNC_\nL21\nNC_\nM20\nNC_\nN21\nNC_\nP20NC_\nP21\nDDRC1 IFC DUART I2C eSPI\neSDHC Interrupts Battery Backed Trust Trust System Control\nASLEEP SYSCLK DDR Clocking RTC Debug\nDFT JTAG Analog Signals Serdes 1 Serdes 2\nUSB3 PHY  1 USB3 PHY  2 USB PHY  3 Ethernet MI 1 Ethernet MI 2\nEC1 EC2 USB DIFF_SYSCLKGND003\nGND009 GND010 GND011 GND012 GND013\nGND017 GND018\nGND024 GND025 GND026 GND027\nGND031 GND032\nGND037 GND038 GND039\nGND045 GND046\nGND051 GND052 GND053 GND054 GND055 GND056\nGND064 GND065 GND066\nGND071 GND072 GND073 GND074\nGND079 GND080 GND081 GND082 GND083\nGND088 GND089 GND090 GND091 GND092\nGND100 GND101 GND102 GND103 GND104\nGND109 GND110 GND111 GND112SENSE\nGND\nOVDD2 OVDD3 OVDD4 OVDD5G1VDD01\nG1VDD02\nG1VDD03\nG1VDD04\nG1VDD05\nG1VDD06\nG1VDD07 G1VDD08\nG1VDD09\nG1VDD10 G1VDD11VDD02 VDD03 VDD04\nVDD07 VDD08 VDD09\nVDD13 VDD14\nVDD18 VDD19 VDD20\nVDD24 VDD25SENSE\nVDD\nPower\nGround No Connects\nFigure 5. Detail BPin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 7\n1 2 3 4 5 6 7 8 9 10 11 12 13 14\n1 2 3 4 5 6 7 8 9 10 11 12 13 14R\nT\nU\nV\nW\nY\nAA\nAB\nAC\nAD\nAE\nAF\nAG\nAHR\nT\nU\nV\nW\nY\nAA\nAB\nAC\nAD\nAE\nAF\nAG\nAHSPI_\nSOUTSPI_\nSINSPI_\nSCKSPI_\nPCS0SPI_\nPCS1\nSPI_\nPCS2\nSPI_\nPCS3SDHC_\nDAT1SDHC_\nDAT2\nSDHC_\nDAT3\nIRQ11\nSD1_\nTX3_\nPSD1_\nTX2_\nPSD1_\nTX1_\nPSD1_\nTX0_\nP\nSD1_\nTX3_\nNSD1_\nTX2_\nNSD1_\nTX1_\nNSD1_\nTX0_\nN\nSD1_\nRX3_\nPSD1_\nRX2_\nPSD1_\nRX1_\nPSD1_\nRX0_\nP\nSD1_\nRX3_\nNSD1_\nRX2_\nNSD1_\nRX1_\nNSD1_\nRX0_\nNSD1_\nREF_\nCLK1_P\nSD1_\nREF_\nCLK1_NSD1_\nREF_\nCLK2_P\nSD1_\nREF_\nCLK2_NSD1_\nIMP_\nCAL_TXSD1_\nIMP_\nCAL_RX\nSD1_\nPLL1_\nTPASD1_\nPLL2_\nTPASD1_\nPLL1_\nTPDSD1_\nPLL2_\nTPD\nSD2_\nREF_\nCLK1_P\nSD2_\nREF_\nCLK1_NSD2_\nIMP_\nCAL_RX\nSD2_\nPLL1_\nTPASD2_\nPLL1_\nTPD\nEMI1_\nMDCEMI1_\nMDIO\nEMI2_\nMDCEMI2_\nMDIOEC1_\nTXD3EC1_\nTXD2\nEC1_\nTXD1\nEC1_\nTXD0EC1_\nTX_\nENEC1_\nGTX_\nCLK\nEC1_\nGTX_\nCLK125EC1_\nRXD3\nEC1_\nRXD2\nEC1_\nRXD1EC1_\nRXD0EC1_\nRX_\nCLK\nEC1_\nRX_\nDV\nEC2_\nTXD3\nEC2_\nTXD2EC2_\nTXD1\nEC2_\nTXD0\nEC2_\nTX_\nENEC2_\nGTX_\nCLK\nEC2_\nGTX_\nCLK125EC2_\nRXD3\nEC2_\nRXD2\nEC2_\nRXD1EC2_\nRXD0EC2_\nRX_\nCLK\nEC2_\nRX_\nDVDIFF_\nSYSCLK\nDIFF_\nSYSCLK_BNC_\nAA10\nNC_\nAB10NC_\nAB11NC_\nR4\nNC_\nT5NC_\nT8\nNC_\nU4NC_\nU5\nNC_\nV5NC_\nV8\nNC_\nW5NC_\nW7NC_\nW8NC_\nW9\nDDRC1 IFC DUART I2C eSPI\neSDHC Interrupts Battery Backed Trust Trust System Control\nASLEEP SYSCLK DDR Clocking RTC Debug\nDFT JTAG Analog Signals Serdes 1 Serdes 2\nUSB3 PHY  1 USB3 PHY  2 USB PHY  3 Ethernet MI 1 Ethernet MI 2\nEC1 EC2 USB DIFF_SYSCLKGND113 GND114 GND115 GND116 GND117\nGND123 GND124 GND125 GND126 GND127 GND128\nGND135 GND136 GND137 GND138 GND139\nGND144 GND145 GND146 GND147 GND148 GND149\nGND156\nGND160 GND161 GND162 GND163\nGND167 GND168\nGND171 GND172\nGND176 GND177\nGND181\nGND184\nGND187SD_\nGND01SD_\nGND02SD_\nGND03SD_\nGND04SD_\nGND05\nSD_\nGND08SD_\nGND09SD_\nGND10SD_\nGND11\nSD_\nGND15SD_\nGND16SD_\nGND17\nSD_\nGND20SD_\nGND21SD_\nGND22SD_\nGND23SD_\nGND24\nSD_\nGND29SD_\nGND30SD_\nGND31SD_\nGND32SD_\nGND33\nSD_\nGND36SD_\nGND37SD_\nGND38SD_\nGND39SD_\nGND40\nSD_\nGND43SD_\nGND44SD_\nGND45SD_\nGND46SD_\nGND47SD_\nGND48\nSD_\nGND54SD_\nGND55SD_\nGND56SD_\nGND57SD_\nGND58\nSD_\nGND61SD_\nGND62SD_\nGND63SD_\nGND64SD_\nGND65OVDD6 EVDD\nLVDD1\nLVDD2\nLVDD3\nTVDD SVDD1 SVDD2 SVDD3\nXVDD1 XVDD2 XVDD3 XVDD4VDD26 VDD27 VDD28\nVDD32 VDD33 VDD34\nVDD37 VDD38 VDD39\nVDD43 VDD44 VDD45\nVDD49\nAVDD_\nSD1_\nPLL1\nAVDD_\nSD1_\nPLL2\nPower\nGround No Connects\nFigure 6. Detail CPin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n8 NXP Semiconductors\n15 16 17 18 19 20 21 22 23 24 25 26 27 28\n15 16 17 18 19 20 21 22 23 24 25 26 27 28R\nT\nU\nV\nW\nY\nAA\nAB\nAC\nAD\nAE\nAF\nAG\nAHR\nT\nU\nV\nW\nY\nAA\nAB\nAC\nAD\nAE\nAF\nAG\nAHD1_\nMDQ32D1_\nMDQ33\nD1_\nMDQ34D1_\nMDQ35D1_\nMDQ36D1_\nMDQ37\nD1_\nMDQ38\nD1_\nMDQ39\nD1_\nMDQ40D1_\nMDQ41\nD1_\nMDQ42\nD1_\nMDQ43D1_\nMDQ44\nD1_\nMDQ45\nD1_\nMDQ46\nD1_\nMDQ47D1_\nMDQ48\nD1_\nMDQ49\nD1_\nMDQ50D1_\nMDQ51D1_\nMDQ52\nD1_\nMDQ53\nD1_\nMDQ54\nD1_\nMDQ55\nD1_\nMDQ56D1_\nMDQ57\nD1_\nMDQ58D1_\nMDQ59\nD1_\nMDQ60D1_\nMDQ61D1_\nMDQ62\nD1_\nMDQ63D1_\nMECC2D1_\nMECC3D1_\nMECC6D1_\nMECC7\nD1_\nMPARD1_\nMDM4\nD1_\nMDM5D1_\nMDM6\nD1_\nMDM7D1_\nMDQS4\nD1_\nMDQS5\nD1_\nMDQS6\nD1_\nMDQS7D1_\nMDQS4_B\nD1_\nMDQS5_B\nD1_\nMDQS6_B\nD1_\nMDQS7_BD1_\nMBA0D1_\nMBA1D1_\nMA00\nD1_\nMA10\nD1_\nMA13D1_\nMWE_BD1_\nMRAS_B\nD1_\nMCAS_BD1_\nMCS0_B\nD1_\nMCS1_B\nD1_\nMCS2_BD1_\nMCS3_BD1_\nMCK0\nD1_\nMCK1D1_\nMCK0_B\nD1_\nMCK1_B\nD1_\nMODT0\nD1_\nMODT1D1_\nMDIC1\nFA_\nANALOG_\nPIN\nFA_\nANALOG_\nG_VSD2_\nTX3_\nPSD2_\nTX2_\nPSD2_\nTX1_\nPSD2_\nTX0_\nP\nSD2_\nTX3_\nNSD2_\nTX2_\nNSD2_\nTX1_\nNSD2_\nTX0_\nN\nSD2_\nRX3_\nPSD2_\nRX2_\nPSD2_\nRX1_\nPSD2_\nRX0_\nP\nSD2_\nRX3_\nNSD2_\nRX2_\nNSD2_\nRX1_\nNSD2_\nRX0_\nNSD2_\nREF_\nCLK2_PSD2_\nREF_\nCLK2_NSD2_\nIMP_\nCAL_TX\nSD2_\nPLL2_\nTPASD2_\nPLL2_\nTPDNC_\nAA15\nNC_\nAB16NC_\nT20\nNC_\nU21\nNC_\nW21\nDDRC1 IFC DUART I2C eSPI\neSDHC Interrupts Battery Backed Trust Trust System Control\nASLEEP SYSCLK DDR Clocking RTC Debug\nDFT JTAG Analog Signals Serdes 1 Serdes 2\nUSB3 PHY  1 USB3 PHY  2 USB PHY  3 Ethernet MI 1 Ethernet MI 2\nEC1 EC2 USB DIFF_SYSCLKGND118 GND119 GND120 GND121 GND122\nGND129 GND130 GND131 GND132 GND133 GND134\nGND140 GND141 GND142 GND143\nGND150 GND151 GND152 GND153 GND154 GND155\nGND157 GND158 GND159\nGND164 GND165 GND166\nGND169 GND170\nGND173\nGND174 GND175\nGND178\nGND179 GND180\nGND182 GND183\nGND185 GND186\nGND188SD_\nGND06SD_\nGND07\nSD_\nGND12SD_\nGND13SD_\nGND14\nSD_\nGND18SD_\nGND19\nSD_\nGND25SD_\nGND26SD_\nGND27SD_\nGND28\nSD_\nGND34SD_\nGND35\nSD_\nGND41SD_\nGND42\nSD_\nGND49SD_\nGND50SD_\nGND51SD_\nGND52SD_\nGND53\nSD_\nGND59SD_\nGND60\nSD_\nGND66SD_\nGND67G1VDD12\nG1VDD13\nG1VDD14 G1VDD15\nG1VDD16\nG1VDD17\nG1VDD18\nG1VDD19\nG1VDD20\nG1VDD21\nG1VDD22SVDD4 SVDD5\nSVDD6 SVDD7 SVDD8\nXVDD5 XVDD6FA_\nVLVDD29 VDD30 VDD31\nVDD35 VDD36\nVDD40 VDD41 VDD42\nVDD46 VDD47 VDD48\nVDD50 VDD51AVDD_\nD1\nAVDD_\nSD2_\nPLL1AVDD_\nSD2_\nPLL2\nPower\nGround No Connects\nFigure 7. Detail DPin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 9\n2.2 Pinout list\nThis table provides the pinout listing for the LS1046A by bus. Primary functions are\nbolded  in the table.\nTable 1. Pinout list by bus\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nDDR SDRAM Memory Interface 1\nD1_MA00 Address V27 O G1V DD ---\nD1_MA01 Address N27 O G1V DD ---\nD1_MA02 Address N28 O G1V DD ---\nD1_MA03 Address M28 O G1V DD ---\nD1_MA04 Address L28 O G1V DD ---\nD1_MA05 Address L27 O G1V DD ---\nD1_MA06 Address K28 O G1V DD ---\nD1_MA07 Address J27 O G1V DD ---\nD1_MA08 Address J28 O G1V DD ---\nD1_MA09 Address G28 O G1V DD ---\nD1_MA10 Address Y28 O G1V DD ---\nD1_MA11 Address H28 O G1V DD ---\nD1_MA12 Address G27 O G1V DD ---\nD1_MA13 Address AD27 O G1V DD ---\nD1_MACT_B Activate D28 O G1V DD ---\nD1_MALERT_B Alert F28 I G1V DD 1, 27\nD1_MBA0 Bank Select Y27 O G1V DD ---\nD1_MBA1 Bank Select W28 O G1V DD ---\nD1_MBG0 Bank Group E27 O G1V DD ---\nD1_MBG1 Bank Group E28 O G1V DD ---\nD1_MCAS_B Column Address Strobe /\nMA[15]AC28 O G1V DD ---\nD1_MCK0 Clock R28 O G1V DD ---\nD1_MCK0_B Clock Complement R27 O G1V DD ---\nD1_MCK1 Clock T28 O G1V DD ---\nD1_MCK1_B Clock Complement T27 O G1V DD ---\nD1_MCKE0 Clock Enable C28 O G1V DD 2\nD1_MCKE1 Clock Enable B28 O G1V DD 2\nD1_MCS0_B Chip Select AB27 O G1V DD ---\nD1_MCS1_B Chip Select AE28 O G1V DD ---\nD1_MCS2_B Chip Select / MCID[0] AG28 O G1V DD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n10 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nD1_MCS3_B Chip Select / MCID[1] AF28 O G1V DD ---\nD1_MDIC0 Driver Impedence Calibration P28 IO G1V DD 3\nD1_MDIC1 Driver Impedence Calibration U28 IO G1V DD 3\nD1_MDM0 Data Mask B23 IO G1V DD ---\nD1_MDM1 Data Mask H22 IO G1V DD ---\nD1_MDM2 Data Mask E25 IO G1V DD ---\nD1_MDM3 Data Mask J25 IO G1V DD ---\nD1_MDM4 Data Mask V25 IO G1V DD ---\nD1_MDM5 Data Mask AD24 IO G1V DD ---\nD1_MDM6 Data Mask AC23 IO G1V DD ---\nD1_MDM7 Data Mask AH24 IO G1V DD ---\nD1_MDM8 Data Mask P24 IO G1V DD ---\nD1_MDQ00 Data C22 IO G1V DD ---\nD1_MDQ01 Data A23 IO G1V DD ---\nD1_MDQ02 Data C26 IO G1V DD ---\nD1_MDQ03 Data A27 IO G1V DD ---\nD1_MDQ04 Data B22 IO G1V DD ---\nD1_MDQ05 Data A22 IO G1V DD ---\nD1_MDQ06 Data B25 IO G1V DD ---\nD1_MDQ07 Data A26 IO G1V DD ---\nD1_MDQ08 Data E22 IO G1V DD ---\nD1_MDQ09 Data D22 IO G1V DD ---\nD1_MDQ10 Data F23 IO G1V DD ---\nD1_MDQ11 Data G23 IO G1V DD ---\nD1_MDQ12 Data G22 IO G1V DD ---\nD1_MDQ13 Data F22 IO G1V DD ---\nD1_MDQ14 Data C24 IO G1V DD ---\nD1_MDQ15 Data E23 IO G1V DD ---\nD1_MDQ16 Data D26 IO G1V DD ---\nD1_MDQ17 Data E24 IO G1V DD ---\nD1_MDQ18 Data G24 IO G1V DD ---\nD1_MDQ19 Data H25 IO G1V DD ---\nD1_MDQ20 Data C25 IO G1V DD ---\nD1_MDQ21 Data D25 IO G1V DD ---\nD1_MDQ22 Data G25 IO G1V DD ---\nD1_MDQ23 Data H26 IO G1V DD ---\nD1_MDQ24 Data K23 IO G1V DD ---\nD1_MDQ25 Data J24 IO G1V DD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 11\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nD1_MDQ26 Data L24 IO G1V DD ---\nD1_MDQ27 Data M24 IO G1V DD ---\nD1_MDQ28 Data J22 IO G1V DD ---\nD1_MDQ29 Data H23 IO G1V DD ---\nD1_MDQ30 Data K24 IO G1V DD ---\nD1_MDQ31 Data L25 IO G1V DD ---\nD1_MDQ32 Data V24 IO G1V DD ---\nD1_MDQ33 Data U26 IO G1V DD ---\nD1_MDQ34 Data AA26 IO G1V DD ---\nD1_MDQ35 Data W23 IO G1V DD ---\nD1_MDQ36 Data U24 IO G1V DD ---\nD1_MDQ37 Data U25 IO G1V DD ---\nD1_MDQ38 Data W24 IO G1V DD ---\nD1_MDQ39 Data Y25 IO G1V DD ---\nD1_MDQ40 Data AB24 IO G1V DD ---\nD1_MDQ41 Data AB25 IO G1V DD ---\nD1_MDQ42 Data AE25 IO G1V DD ---\nD1_MDQ43 Data AF25 IO G1V DD ---\nD1_MDQ44 Data Y24 IO G1V DD ---\nD1_MDQ45 Data AA25 IO G1V DD ---\nD1_MDQ46 Data AD25 IO G1V DD ---\nD1_MDQ47 Data AE26 IO G1V DD ---\nD1_MDQ48 Data AA22 IO G1V DD ---\nD1_MDQ49 Data AB23 IO G1V DD ---\nD1_MDQ50 Data AC22 IO G1V DD ---\nD1_MDQ51 Data AB22 IO G1V DD ---\nD1_MDQ52 Data Y22 IO G1V DD ---\nD1_MDQ53 Data AA23 IO G1V DD ---\nD1_MDQ54 Data AD22 IO G1V DD ---\nD1_MDQ55 Data AE22 IO G1V DD ---\nD1_MDQ56 Data AH25 IO G1V DD ---\nD1_MDQ57 Data AF24 IO G1V DD ---\nD1_MDQ58 Data AG22 IO G1V DD ---\nD1_MDQ59 Data AF22 IO G1V DD ---\nD1_MDQ60 Data AH26 IO G1V DD ---\nD1_MDQ61 Data AG25 IO G1V DD ---\nD1_MDQ62 Data AF23 IO G1V DD ---\nD1_MDQ63 Data AH22 IO G1V DD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n12 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nD1_MDQS0 Data Strobe A25 IO G1V DD ---\nD1_MDQS0_B Data Strobe A24 IO G1V DD ---\nD1_MDQS1 Data Strobe D23 IO G1V DD ---\nD1_MDQS1_B Data Strobe C23 IO G1V DD ---\nD1_MDQS2 Data Strobe F25 IO G1V DD ---\nD1_MDQS2_B Data Strobe F26 IO G1V DD ---\nD1_MDQS3 Data Strobe K26 IO G1V DD ---\nD1_MDQS3_B Data Strobe K25 IO G1V DD ---\nD1_MDQS4 Data Strobe W26 IO G1V DD ---\nD1_MDQS4_B Data Strobe W25 IO G1V DD ---\nD1_MDQS5 Data Strobe AC25 IO G1V DD ---\nD1_MDQS5_B Data Strobe AC26 IO G1V DD ---\nD1_MDQS6 Data Strobe AE23 IO G1V DD ---\nD1_MDQS6_B Data Strobe AD23 IO G1V DD ---\nD1_MDQS7 Data Strobe AH23 IO G1V DD ---\nD1_MDQS7_B Data Strobe AG23 IO G1V DD ---\nD1_MDQS8 Data Strobe P25 IO G1V DD ---\nD1_MDQS8_B Data Strobe P26 IO G1V DD ---\nD1_MECC0 Error Correcting Code M26 IO G1V DD ---\nD1_MECC1 Error Correcting Code N25 IO G1V DD ---\nD1_MECC2 Error Correcting Code T25 IO G1V DD ---\nD1_MECC3 Error Correcting Code T24 IO G1V DD ---\nD1_MECC4 Error Correcting Code M25 IO G1V DD ---\nD1_MECC5 Error Correcting Code N24 IO G1V DD ---\nD1_MECC6 Error Correcting Code R25 IO G1V DD ---\nD1_MECC7 Error Correcting Code R24 IO G1V DD ---\nD1_MODT0 On Die Termination AD28 O G1V DD 2\nD1_MODT1 On Die Termination / MCID[2] AF27 O G1V DD 2\nD1_MPAR Address Parity Out V28 O G1V DD ---\nD1_MRAS_B Row Address Strobe / MA[16] AA28 O G1V DD ---\nD1_MWE_B Write Enable / MA[14] AB28 O G1V DD ---\nIntegrated Flash Controller\nIFC_A16 /QSPI_A_CS0 IFC Address D8 O OVDD 1, 5\nIFC_A17 /QSPI_A_CS1 IFC Address C8 O OVDD 1, 5\nIFC_A18 /QSPI_A_SCK IFC Address C9 O OVDD 1, 5\nIFC_A19 /QSPI_B_CS0 IFC Address D10 O OVDD 1, 5\nIFC_A20 /QSPI_B_CS1 IFC Address C10 O OVDD 1, 5\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 13\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nIFC_A21 /QSPI_B_SCK/\ncfg_dram_typeIFC Address C11 O OVDD 1, 15\nIFC_A22 /QSPI_A_DATA0/\nIFC_WP1_BIFC Address D11 O OVDD 1\nIFC_A23 /QSPI_A_DATA1/\nIFC_WP2_BIFC Address C12 O OVDD 1\nIFC_A24 /QSPI_A_DATA2/\nIFC_WP3_BIFC Address D13 O OVDD 1\nIFC_A25 /GPIO2_25/\nQSPI_A_DATA3/FTM5_CH0/\nIFC_CS4_B/IFC_RB2_BIFC Address C13 O OVDD 1\nIFC_A26 /GPIO2_26/\nFTM5_CH1/IFC_CS5_B/\nIFC_RB3_BIFC Address D14 O OVDD 1\nIFC_A27 /GPIO2_27/\nFTM5_EXTCLK/IFC_CS6_BIFC Address C14 O OVDD 1\nIFC_AD00 /cfg_gpinput0 IFC Address / Data B8 IO OVDD 4\nIFC_AD01 /cfg_gpinput1 IFC Address / Data A8 IO OVDD 4\nIFC_AD02 /cfg_gpinput2 IFC Address / Data B9 IO OVDD 4\nIFC_AD03 /cfg_gpinput3 IFC Address / Data A9 IO OVDD 4\nIFC_AD04 /cfg_gpinput4 IFC Address / Data A10 IO OVDD 4\nIFC_AD05 /cfg_gpinput5 IFC Address / Data B11 IO OVDD 4\nIFC_AD06 /cfg_gpinput6 IFC Address / Data A11 IO OVDD 4\nIFC_AD07 /cfg_gpinput7 IFC Address / Data B12 IO OVDD 4\nIFC_AD08 /cfg_rcw_src0 IFC Address / Data A12 IO OVDD 4\nIFC_AD09 /cfg_rcw_src1 IFC Address / Data A13 IO OVDD 4\nIFC_AD10 /cfg_rcw_src2 IFC Address / Data B14 IO OVDD 4\nIFC_AD11 /cfg_rcw_src3 IFC Address / Data A14 IO OVDD 4\nIFC_AD12 /cfg_rcw_src4 IFC Address / Data B15 IO OVDD 4\nIFC_AD13 /cfg_rcw_src5 IFC Address / Data A15 IO OVDD 4\nIFC_AD14 /cfg_rcw_src6 IFC Address / Data A16 IO OVDD 4\nIFC_AD15 /cfg_rcw_src7 IFC Address / Data A17 IO OVDD 4\nIFC_AVD IFC Address Valid A18 O OVDD 1, 5\nIFC_BCTL IFC Buffer control E15 O OVDD ---\nIFC_CLE /cfg_rcw_src8 IFC Command Latch Enable /\nWrite EnableC19 O OVDD 1, 4\nIFC_CLK0 IFC Clock A20 O OVDD ---\nIFC_CLK1 IFC Clock B20 O OVDD ---\nIFC_CS0_B IFC Chip Select C17 O OVDD 1, 6\nIFC_CS1_B /GPIO2_10/\nFTM7_CH0IFC Chip Select A19 O OVDD 1, 6\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n14 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nIFC_CS2_B /GPIO2_11/\nFTM7_CH1IFC Chip Select D20 O OVDD 1, 6\nIFC_CS3_B /GPIO2_12/\nQSPI_B_DATA3/\nFTM7_EXTCLKIFC Chip Select C20 O OVDD 1, 6\nIFC_CS4_B/ IFC_A25 /\nGPIO2_25/QSPI_A_DATA3/\nFTM5_CH0/IFC_RB2_BIFC Chip Select C13 O OVDD 1\nIFC_CS5_B/ IFC_A26 /\nGPIO2_26/FTM5_CH1/\nIFC_RB3_BIFC Chip Select D14 O OVDD 1\nIFC_CS6_B/ IFC_A27 /\nGPIO2_27/FTM5_EXTCLKIFC Chip Select C14 O OVDD 1\nIFC_NDDDR_CLK IFC NAND DDR Clock E16 O OVDD ---\nIFC_NDDQS IFC DQS Strobe B17 IO OVDD ---\nIFC_OE_B /cfg_eng_use1 IFC Output Enable C18 O OVDD 1, 4\nIFC_PAR0 /GPIO2_13/\nQSPI_B_DATA0/FTM6_CH0IFC Address & Data Parity B18 IO OVDD ---\nIFC_PAR1 /GPIO2_14/\nQSPI_B_DATA1/FTM6_CH1IFC Address & Data Parity D17 IO OVDD ---\nIFC_PERR_B /GPIO2_15/\nQSPI_B_DATA2/\nFTM6_EXTCLKIFC Parity Error E17 I OVDD 1\nIFC_RB0_B IFC Ready / Busy CS0 C16 I OVDD 6\nIFC_RB1_B IFC Ready / Busy CS1 D16 I OVDD 6\nIFC_RB2_B/ IFC_A25 /\nGPIO2_25/QSPI_A_DATA3/\nFTM5_CH0/IFC_CS4_BIFC Ready/Busy CS 2 C13 I OVDD 1\nIFC_RB3_B/ IFC_A26 /\nGPIO2_26/FTM5_CH1/\nIFC_CS5_BIFC Ready/Busy CS 3 D14 I OVDD 1\nIFC_TE /cfg_ifc_te IFC External Transceiver\nEnableE14 O OVDD 1, 4\nIFC_WE0_B /cfg_eng_use0 IFC Write Enable C15 O OVDD 1, 4, 26\nIFC_WP0_B /cfg_eng_use2 IFC Write Protect D19 O OVDD 1, 4\nIFC_WP1_B/ IFC_A22 /\nQSPI_A_DATA0IFC Write Protect D11 O OVDD 1\nIFC_WP2_B/ IFC_A23 /\nQSPI_A_DATA1IFC Write Protect C12 O OVDD 1\nIFC_WP3_B/ IFC_A24 /\nQSPI_A_DATA2IFC Write Protect D13 O OVDD 1\nDUART\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 15\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nUART1_CTS_B /GPIO1_21/\nUART3_SIN/FTM4_CH4/\nLPUART2_SINClear To Send J1 I DVDD 1\nUART1_RTS_B /GPIO1_19/\nUART3_SOUT/\nLPUART2_SOUT/FTM4_CH2Ready to Send J2 O DVDD 1\nUART1_SIN /GPIO1_17 Receive Data H2 I DVDD 1\nUART1_SOUT /GPIO1_15 Transmit Data H1 O DVDD 1\nUART2_CTS_B /GPIO1_22/\nUART4_SIN/FTM4_CH5/\nLPUART1_CTS_B/\nLPUART4_SINClear To Send M2 I DVDD 1\nUART2_RTS_B /GPIO1_20/\nUART4_SOUT/\nLPUART4_SOUT/FTM4_CH3/\nLPUART1_RTS_BReady to Send L1 O DVDD 1\nUART2_SIN /GPIO1_18/\nFTM4_CH1/LPUART1_SINReceive Data K1 I DVDD 1\nUART2_SOUT /GPIO1_16/\nLPUART1_SOUT/FTM4_CH0Transmit Data L2 O DVDD 1\nUART3_SIN/ UART1_CTS_B /\nGPIO1_21/FTM4_CH4/\nLPUART2_SINReceive Data J1 I DVDD 1\nUART3_SOUT/\nUART1_RTS_B /GPIO1_19/\nLPUART2_SOUT/FTM4_CH2Transmit Data J2 O DVDD 1\nUART4_SIN/ UART2_CTS_B /\nGPIO1_22/FTM4_CH5/\nLPUART1_CTS_B/\nLPUART4_SINReceive Data M2 I DVDD 1\nUART4_SOUT/\nUART2_RTS_B /GPIO1_20/\nLPUART4_SOUT/FTM4_CH3/\nLPUART1_RTS_BTransmit Data L1 O DVDD 1\nI2C\nIIC1_SCL Serial Clock (supports PBL) N1 IO DVDD 7, 8\nIIC1_SDA Serial Data (supports PBL) M1 IO DVDD 7, 8\nIIC2_SCL /GPIO4_2/\nSDHC_CD_B/FTM3_QD_PHASerial Clock K3 IO DVDD 7, 8\nIIC2_SDA /GPIO4_3/\nSDHC_WP/FTM3_QD_PHBSerial Data L3 IO DVDD 7, 8\nIIC3_SCL /GPIO4_10/EVT5_B/\nUSB2_DRVVBUS/FTM8_CH0Serial Clock L4 IO DVDD 7, 8\nIIC3_SDA /GPIO4_11/EVT6_B/\nUSB2_PWRFAULT/\nFTM8_CH1Serial Data M4 IO DVDD 7, 8\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n16 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nIIC4_SCL /GPIO4_12/EVT7_B/\nUSB3_DRVVBUS/\nFTM3_FAULTSerial Clock M3 IO DVDD 7, 8\nIIC4_SDA /GPIO4_13/EVT8_B/\nUSB3_PWRFAULT/\nFTM3_EXTCLKSerial Data N3 IO DVDD 7, 8\nSPI Interface\nSPI_PCS0 /GPIO2_00/\nSDHC_DAT4/SDHC_VSSPI Chip Select U1 O OVDD 1\nSPI_PCS1 /GPIO2_01/\nSDHC_DAT5/\nSDHC_CMD_DIRSPI Chip Select R3 O OVDD 1\nSPI_PCS2 /GPIO2_02/\nSDHC_DAT6/\nSDHC_DAT0_DIRSPI Chip Select T3 O OVDD 1\nSPI_PCS3 /GPIO2_03/\nSDHC_DAT7/\nSDHC_DAT123_DIRSPI Chip Select V1 O OVDD 1\nSPI_SCK SPI Clock U2 O OVDD 1\nSPI_SIN /\nSDHC_CLK_SYNC_INMaster In Slave Out U3 I OVDD 1\nSPI_SOUT /\nSDHC_CLK_SYNC_OUTMaster Out Slave In V3 IO OVDD ---\neSDHC\nSDHC_CD_B/ IIC2_SCL /\nGPIO4_2/FTM3_QD_PHACommand K3 I DVDD 1\nSDHC_CLK /GPIO2_09/\nLPUART3_CTS_B/\nLPUART6_SIN/\nFTM4_QD_PHBHost to Card Clock P3 O EVDD 1\nSDHC_CLK_SYNC_IN/\nSPI_SININ U3 I OVDD 1\nSDHC_CLK_SYNC_OUT/\nSPI_SOUTOUT V3 O OVDD 1\nSDHC_CMD /GPIO2_04/\nLPUART3_SOUT/FTM4_CH6Command/Response P2 IO EVDD ---\nSDHC_CMD_DIR/ SPI_PCS1 /\nGPIO2_01/SDHC_DAT5DIR R3 O OVDD 1\nSDHC_DAT0 /GPIO2_05/\nFTM4_CH7/LPUART3_SINData P1 IO EVDD ---\nSDHC_DAT0_DIR/ SPI_PCS2 /\nGPIO2_02/SDHC_DAT6DIR T3 O OVDD 1\nSDHC_DAT1 /GPIO2_06/\nLPUART5_SOUT/Data R2 IO EVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 17\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nFTM4_FAULT/\nLPUART2_RTS_B\nSDHC_DAT123_DIR/\nSPI_PCS3 /GPIO2_03/\nSDHC_DAT7DIR V1 O OVDD 1\nSDHC_DAT2 /GPIO2_07/\nLPUART2_CTS_B/\nLPUART5_SIN/\nFTM4_EXTCLKData R1 IO EVDD ---\nSDHC_DAT3 /GPIO2_08/\nLPUART6_SOUT/\nFTM4_QD_PHA/\nLPUART3_RTS_BData T1 IO EVDD ---\nSDHC_DAT4/ SPI_PCS0 /\nGPIO2_00/SDHC_VSData U1 IO OVDD ---\nSDHC_DAT5/ SPI_PCS1 /\nGPIO2_01/SDHC_CMD_DIRData R3 IO OVDD ---\nSDHC_DAT6/ SPI_PCS2 /\nGPIO2_02/SDHC_DAT0_DIRData T3 IO OVDD ---\nSDHC_DAT7/ SPI_PCS3 /\nGPIO2_03/\nSDHC_DAT123_DIRData V1 IO OVDD ---\nSDHC_VS/ SPI_PCS0 /\nGPIO2_00/SDHC_DAT4VS U1 O OVDD 1\nSDHC_WP/ IIC2_SDA /\nGPIO4_3/FTM3_QD_PHBWrite Protect L3 I DVDD 1\nProgrammable Interrupt Controller\nEVT9_B Event 9 G7 IO OVDD 1, 6, 7\nIRQ00 External Interrupt F11 I OVDD 1\nIRQ01 External Interrupt F15 I OVDD 1\nIRQ02 External Interrupt H7 I OVDD 1\nIRQ03 /GPIO1_23/FTM3_CH7 External Interrupt J3 I DVDD 1\nIRQ04 /GPIO1_24/FTM3_CH0 External Interrupt J4 I DVDD 1\nIRQ05 /GPIO1_25/FTM3_CH1 External Interrupt J5 I DVDD 1\nIRQ06 /GPIO1_26/FTM3_CH2 External Interrupt K5 I DVDD 1\nIRQ07 /GPIO1_27/FTM3_CH3 External Interrupt L5 I DVDD 1\nIRQ08 /GPIO1_28/FTM3_CH4 External Interrupt M5 I DVDD 1\nIRQ09 /GPIO1_29/FTM3_CH5 External Interrupt N5 I DVDD 1\nIRQ10 /GPIO1_30/FTM3_CH6 External Interrupt P4 I DVDD 1\nIRQ11 /GPIO1_31 External Interrupt W3 I LVDD 1\nBattery Backed Trust\nTA_BB_TMP_DETECT_B Battery Backed Tamper Detect H12 I TA_BB_V DD ---\nTrust\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n18 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nTA_TMP_DETECT_B Tamper Detect H20 I OVDD 1\nSystem Control\nHRESET_B Hard Reset F8 IO OVDD 7, 28\nPORESET_B Power On Reset F9 I OVDD ---\nRESET_REQ_B Reset Request F10 O OVDD 1, 5\nPower Management\nASLEEP /GPIO1_13 Asleep E9 O OVDD 1\nSYSCLK\nSYSCLK System Clock G14 I OVDD 22\nDDR Clocking\nDDRCLK DDR Controller Clock J20 I OVDD 22\nRTC\nRTC/GPIO1_14 Real Time Clock F17 I OVDD 1\nDebug\nCKSTP_OUT_B RSVD G15 - OVDD 6, 7\nCLK_OUT Clock Out G16 O OVDD ---\nEVT0_B Event 0 E10 IO OVDD 9\nEVT1_B Event 1 E13 IO OVDD ---\nEVT2_B Event 2 E8 IO OVDD ---\nEVT3_B Event 3 E12 IO OVDD ---\nEVT4_B Event 4 E11 IO OVDD ---\nEVT5_B/ IIC3_SCL /GPIO4_10/\nUSB2_DRVVBUS/FTM8_CH0Event 5 L4 IO DVDD ---\nEVT6_B/ IIC3_SDA /GPIO4_11/\nUSB2_PWRFAULT/\nFTM8_CH1Event 6 M4 IO DVDD ---\nEVT7_B/ IIC4_SCL /GPIO4_12/\nUSB3_DRVVBUS/\nFTM3_FAULTEvent 7 M3 IO DVDD ---\nEVT8_B/ IIC4_SDA /GPIO4_13/\nUSB3_PWRFAULT/\nFTM3_EXTCLKEvent 8 N3 IO DVDD ---\nDFT\nJTAG_BSR_VSEL An IEEE 1149.1 JTAG\nCompliance Enable pin. 0:\nnormal operation. 1: To be\ncompliant to the 1149.1\nspecification for boundary scan\nfunctions. The JTAG compliant\nstate is documented in the\nBSDL.J19 I OVDD 24, 25\nSCAN_MODE_B Reserved H19 I OVDD 10, 25\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 19\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nTBSCAN_EN_B An IEEE 1149.1 JTAG\nCompliance Enable pin. 0: To\nbe compliant to the 1149.1\nspecification for boundary scan\nfunctions. The JTAG compliant\nstate is documented in the\nBSDL. 1: JTAG connects to\nDAP controller for the Arm core\ndebug.F19 I OVDD 20, 25\nTEST_SEL_B Reserved F20 I OVDD 19, 25\nJTAG\nTCK Test Clock E18 I OVDD ---\nTDI Test Data In G17 I OVDD 9\nTDO Test Data Out E20 O OVDD 2\nTMS Test Mode Select G18 I OVDD 9\nTRST_B Test Reset E19 I OVDD 9\nAnalog Signals\nD1_TPA DDR Controller 1 Test Point\nAnalogF21 IO 12\nFA_ANALOG_G_V Reserved AG21 IO 15\nFA_ANALOG_PIN Reserved AD21 IO 15\nTD1_ANODE Thermal diode anode J13 IO 17\nTD1_CATHODE Thermal diode cathode H13 IO 17\nTH_TPA Thermal Test Point Analog H8 - - 12\nSerDes 1\nSD1_IMP_CAL_RX SerDes Receive Impedence\nCalibrationY11 I SVDD 11\nSD1_IMP_CAL_TX SerDes Transmit Impedance\nCalibrationAA6 I XVDD 16\nSD1_PLL1_TPA SerDes PLL 1 Test Point\nAnalogAF12 O AVDD_SD1_PLL1 12\nSD1_PLL1_TPD SerDes Test Point Digital AF13 O XVDD 12\nSD1_PLL2_TPA SerDes PLL 2 Test Point\nAnalogAF5 O AVDD_SD1_PLL2 12\nSD1_PLL2_TPD SerDes Test Point Digital AB5 O XVDD 12\nSD1_REF_CLK1_N SerDes PLL 1 Reference Clock\nComplementAH13 I SVDD ---\nSD1_REF_CLK1_P SerDes PLL 1 Reference Clock AG13 I SVDD ---\nSD1_REF_CLK2_N SerDes PLL 2 Reference Clock\nComplementAB8 I SVDD ---\nSD1_REF_CLK2_P SerDes PLL 2 Reference Clock AA8 I SVDD ---\nSD1_RX0_N SerDes Receive Data\n(negative)AH6 I SVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n20 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nSD1_RX0_P SerDes Receive Data\n(positive)AG6 I SVDD ---\nSD1_RX1_N SerDes Receive Data\n(negative)AH8 I SVDD ---\nSD1_RX1_P SerDes Receive Data\n(positive)AG8 I SVDD ---\nSD1_RX2_N SerDes Receive Data\n(negative)AH10 I SVDD ---\nSD1_RX2_P SerDes Receive Data\n(positive)AG10 I SVDD ---\nSD1_RX3_N SerDes Receive Data\n(negative)AH11 I SVDD ---\nSD1_RX3_P SerDes Receive Data\n(positive)AG11 I SVDD ---\nSD1_TX0_N SerDes Transmit Data\n(negative)AE6 O XVDD ---\nSD1_TX0_P SerDes Transmit Data\n(positive)AD6 O XVDD ---\nSD1_TX1_N SerDes Transmit Data\n(negative)AE8 O XVDD ---\nSD1_TX1_P SerDes Transmit Data\n(positive)AD8 O XVDD ---\nSD1_TX2_N SerDes Transmit Data\n(negative)AE10 O XVDD ---\nSD1_TX2_P SerDes Transmit Data\n(positive)AD10 O XVDD ---\nSD1_TX3_N SerDes Transmit Data\n(negative)AE11 O XVDD ---\nSD1_TX3_P SerDes Transmit Data\n(positive)AD11 O XVDD ---\nSerDes 2\nSD2_IMP_CAL_RX SerDes Receive Impedence\nCalibrationY12 I SVDD 11\nSD2_IMP_CAL_TX SerDes Transmit Impedance\nCalibrationY20 I XVDD 16\nSD2_PLL1_TPA SerDes PLL 1 Test Point\nAnalogAF14 O AVDD_SD2_PLL1 12\nSD2_PLL1_TPD SerDes Test Point Digital AC13 O XVDD 12\nSD2_PLL2_TPA SerDes PLL 2 Test Point\nAnalogAF20 O AVDD_SD2_PLL2 12\nSD2_PLL2_TPD SerDes Test Point Digital AA20 O XVDD 12\nSD2_REF_CLK1_N SerDes PLL 1 Reference Clock\nComplementAE13 I SVDD ---\nSD2_REF_CLK1_P SerDes PLL 1 Reference Clock AD13 I SVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 21\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nSD2_REF_CLK2_N SerDes PLL 2 Reference Clock\nComplementAB19 I SVDD ---\nSD2_REF_CLK2_P SerDes PLL 2 Reference Clock AB18 I SVDD ---\nSD2_RX0_N SerDes Receive Data\n(negative)AH15 I SVDD ---\nSD2_RX0_P SerDes Receive Data\n(positive)AG15 I SVDD ---\nSD2_RX1_N SerDes Receive Data\n(negative)AH16 I SVDD ---\nSD2_RX1_P SerDes Receive Data\n(positive)AG16 I SVDD ---\nSD2_RX2_N SerDes Receive Data\n(negative)AH18 I SVDD ---\nSD2_RX2_P SerDes Receive Data\n(positive)AG18 I SVDD ---\nSD2_RX3_N SerDes Receive Data\n(negative)AH19 I SVDD ---\nSD2_RX3_P SerDes Receive Data\n(positive)AG19 I SVDD ---\nSD2_TX0_N SerDes Transmit Data\n(negative)AE15 O XVDD ---\nSD2_TX0_P SerDes Transmit Data\n(positive)AD15 O XVDD ---\nSD2_TX1_N SerDes Transmit Data\n(negative)AE16 O XVDD ---\nSD2_TX1_P SerDes Transmit Data\n(positive)AD16 O XVDD ---\nSD2_TX2_N SerDes Transmit Data\n(negative)AE18 O XVDD ---\nSD2_TX2_P SerDes Transmit Data\n(positive)AD18 O XVDD ---\nSD2_TX3_N SerDes Transmit Data\n(negative)AE19 O XVDD ---\nSD2_TX3_P SerDes Transmit Data\n(positive)AD19 O XVDD ---\nUSB3 PHY #1\nUSB1_D_M USB PHY HS Data (-) E6 IO - ---\nUSB1_D_P USB PHY HS Data (+) F6 IO - ---\nUSB1_ID USB PHY ID Detect F5 I - ---\nUSB1_RESREF USB PHY Impedance\nCalibrationG3 IO - 18\nUSB1_RX_M USB PHY SS Receive Data (-) E4 I - ---\nUSB1_RX_P USB PHY SS Receive Data (+) E3 I - ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n22 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nUSB1_TX_M USB PHY SS Transmit Data (-) F2 O - ---\nUSB1_TX_P USB PHY SS Transmit Data\n(+)F1 O - ---\nUSB1_VBUS USB PHY VBUS E7 I - ---\nUSB3 PHY #2\nUSB2_D_M USB PHY HS Data (-) C6 IO - ---\nUSB2_D_P USB PHY HS Data (+) D6 IO - ---\nUSB2_ID USB PHY ID Detect D5 I - ---\nUSB2_RESREF USB PHY Impedance\nCalibrationG4 IO - 18\nUSB2_RX_M USB PHY SS Receive Data (-) C4 I - ---\nUSB2_RX_P USB PHY SS Receive Data (+) C3 I - ---\nUSB2_TX_M USB PHY SS Transmit Data (-) D2 O - ---\nUSB2_TX_P USB PHY SS Transmit Data\n(+)D1 O - ---\nUSB2_VBUS USB PHY VBUS C7 I - ---\nUSB PHY #3\nUSB3_D_M USB PHY HS Data (-) A6 IO - ---\nUSB3_D_P USB PHY HS Data (+) B6 IO - ---\nUSB3_ID USB PHY ID Detect B5 I - ---\nUSB3_RESREF USB PHY Impedance\nCalibrationG5 IO - 18\nUSB3_RX_M USB PHY SS Receive Data (-) A4 I - ---\nUSB3_RX_P USB PHY SS Receive Data (+) A3 I - ---\nUSB3_TX_M USB PHY SS Transmit Data (-) B2 O - ---\nUSB3_TX_P USB PHY SS Transmit Data\n(+)B1 O - ---\nUSB3_VBUS USB PHY VBUS A7 I - ---\nEthernet Management Interface 1\nEMI1_MDC /GPIO3_00 Management Data Clock AG2 O LVDD 1\nEMI1_MDIO /GPIO3_01 Management Data In/Out AF2 IO LVDD ---\nEthernet Management Interface 2\nEMI2_MDC /GPIO4_00 Management Data Clock AH4 O TVDD 1\nEMI2_MDIO /GPIO4_01 Management Data In/Out AH3 IO TVDD ---\nEthernet Controller 1\nEC1_GTX_CLK /GPIO3_07/\nFTM1_EXTCLKTransmit Clock Out W4 O LVDD 1\nEC1_GTX_CLK125 /GPIO3_08 Reference Clock AC3 I LVDD 1\nEC1_RXD0 /GPIO3_12/\nFTM1_CH0Receive Data AA2 I LVDD 1\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 23\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nEC1_RXD1 /GPIO3_11/\nFTM1_CH1Receive Data AA1 I LVDD 1\nEC1_RXD2 /GPIO3_10/\nFTM1_CH6Receive Data Y1 I LVDD 1\nEC1_RXD3 /GPIO3_09/\nFTM1_CH4Receive Data W2 I LVDD 1\nEC1_RX_CLK /GPIO3_13/\nFTM1_QD_PHAReceive Clock W1 I LVDD 1\nEC1_RX_DV /GPIO3_14/\nFTM1_QD_PHBReceive Data Valid AB1 I LVDD 1\nEC1_TXD0 /GPIO3_05/\nFTM1_CH2Transmit Data AB3 O LVDD 1\nEC1_TXD1 /GPIO3_04/\nFTM1_CH3Transmit Data AA3 O LVDD 1\nEC1_TXD2 /GPIO3_03/\nFTM1_CH7Transmit Data Y4 O LVDD 1\nEC1_TXD3 /GPIO3_02/\nFTM1_CH5Transmit Data Y3 O LVDD 1\nEC1_TX_EN /GPIO3_06/\nFTM1_FAULTTransmit Enable AB4 O LVDD 1, 14\nEthernet Controller 2\nEC2_GTX_CLK /GPIO3_20/\nFTM2_EXTCLKTransmit Clock Out AC4 O LVDD 1\nEC2_GTX_CLK125 /GPIO3_21 Reference Clock AG4 I LVDD 1\nEC2_RXD0 /GPIO3_25/\nTSEC_1588_TRIG_IN2/\nFTM2_CH0Receive Data AE2 I LVDD 1\nEC2_RXD1 /GPIO3_24/\nTSEC_1588_PULSE_OUT1/\nFTM2_CH1Receive Data AE1 I LVDD 1\nEC2_RXD2 /GPIO3_23/\nFTM2_CH6Receive Data AD1 I LVDD 1\nEC2_RXD3 /GPIO3_22/\nFTM2_CH4Receive Data AC2 I LVDD 1\nEC2_RX_CLK /GPIO3_26/\nTSEC_1588_CLK_IN/\nFTM2_QD_PHAReceive Clock AC1 I LVDD 1\nEC2_RX_DV /GPIO3_27/\nTSEC_1588_TRIG_IN1/\nFTM2_QD_PHBReceive Data Valid AF1 I LVDD 1\nEC2_TXD0 /GPIO3_18/\nTSEC_1588_PULSE_OUT2/\nFTM2_CH2Transmit Data AF3 O LVDD 1\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n24 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nEC2_TXD1 /GPIO3_17/\nTSEC_1588_CLK_OUT/\nFTM2_CH3Transmit Data AE4 O LVDD 1\nEC2_TXD2 /GPIO3_16/\nTSEC_1588_ALARM_OUT1/\nFTM2_CH7Transmit Data AE3 O LVDD 1\nEC2_TXD3 /GPIO3_15/\nTSEC_1588_ALARM_OUT2/\nFTM2_CH5Transmit Data AD3 O LVDD 1\nEC2_TX_EN /GPIO3_19/\nFTM2_FAULTTransmit Enable AG3 O LVDD 1, 14\nUSB\nUSB2_DRVVBUS/ IIC3_SCL /\nGPIO4_10/EVT5_B/\nFTM8_CH0DRV VBus L4 O DVDD 1\nUSB2_PWRFAULT/ IIC3_SDA /\nGPIO4_11/EVT6_B/\nFTM8_CH1PWR Fault M4 I DVDD 1\nUSB3_DRVVBUS/ IIC4_SCL /\nGPIO4_12/EVT7_B/\nFTM3_FAULTDRV Bus M3 O DVDD 1\nUSB3_PWRFAULT/ IIC4_SDA /\nGPIO4_13/EVT8_B/\nFTM3_EXTCLKPWR Fault N3 I DVDD 1\nUSB_DRVVBUS /GPIO4_29 USB_DRVVBUS H6 O DVDD 1\nUSB_PWRFAULT /GPIO4_30 USB_PWRFAULT G6 I DVDD 1\nDSYSCLK\nDIFF_SYSCLK Single Source System Clock\nDifferential (positive)AA13 I OVDD 21\nDIFF_SYSCLK_B Single Source System Clock\nDifferential (negative)AB13 I OVDD 21\nPower-On-Reset Configuration\ncfg_dram_type/ IFC_A21 /\nQSPI_B_SCKPower-on-Reset Configuration C11 I OVDD 1, 15\ncfg_eng_use0/ IFC_WE0_B Power-on-Reset Configuration C15 I OVDD 1, 4, 26\ncfg_eng_use1/ IFC_OE_B Power-on-Reset Configuration C18 I OVDD 1, 4\ncfg_eng_use2/ IFC_WP0_B Power-on-Reset Configuration D19 I OVDD 1, 4\ncfg_gpinput0/ IFC_AD00 Power-on-Reset Configuration B8 I OVDD 1, 4\ncfg_gpinput1/ IFC_AD01 Power-on-Reset Configuration A8 I OVDD 1, 4\ncfg_gpinput2/ IFC_AD02 Power-on-Reset Configuration B9 I OVDD 1, 4\ncfg_gpinput3/ IFC_AD03 Power-on-Reset Configuration A9 I OVDD 1, 4\ncfg_gpinput4/ IFC_AD04 Power-on-Reset Configuration A10 I OVDD 1, 4\ncfg_gpinput5/ IFC_AD05 Power-on-Reset Configuration B11 I OVDD 1, 4\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 25\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\ncfg_gpinput6/ IFC_AD06 Power-on-Reset Configuration A11 I OVDD 1, 4\ncfg_gpinput7/ IFC_AD07 Power-on-Reset Configuration B12 I OVDD 1, 4\ncfg_ifc_te/ IFC_TE Power-on-Reset Configuration E14 I OVDD 1, 4\ncfg_rcw_src0/ IFC_AD08 Power-on-Reset Configuration A12 I OVDD 1, 4\ncfg_rcw_src1/ IFC_AD09 Power-on-Reset Configuration A13 I OVDD 1, 4\ncfg_rcw_src2/ IFC_AD10 Power-on-Reset Configuration B14 I OVDD 1, 4\ncfg_rcw_src3/ IFC_AD11 Power-on-Reset Configuration A14 I OVDD 1, 4\ncfg_rcw_src4/ IFC_AD12 Power-on-Reset Configuration B15 I OVDD 1, 4\ncfg_rcw_src5/ IFC_AD13 Power-on-Reset Configuration A15 I OVDD 1, 4\ncfg_rcw_src6/ IFC_AD14 Power-on-Reset Configuration A16 I OVDD 1, 4\ncfg_rcw_src7/ IFC_AD15 Power-on-Reset Configuration A17 I OVDD 1, 4\ncfg_rcw_src8/ IFC_CLE Power-on-Reset Configuration C19 I OVDD 1, 4\nQSPI\nQSPI_A_CS0/ IFC_A16 Chip Select D8 O OVDD 1, 5\nQSPI_A_CS1/ IFC_A17 CS1 C8 O OVDD 1, 5\nQSPI_A_DATA0/ IFC_A22 /\nIFC_WP1_BDATA0 D11 IO OVDD ---\nQSPI_A_DATA1/ IFC_A23 /\nIFC_WP2_BDATA1 C12 IO OVDD ---\nQSPI_A_DATA2/ IFC_A24 /\nIFC_WP3_BDATA2 D13 IO OVDD ---\nQSPI_A_DATA3/ IFC_A25 /\nGPIO2_25/FTM5_CH0/\nIFC_CS4_B/IFC_RB2_BDATA3 C13 IO OVDD ---\nQSPI_A_SCK/ IFC_A18 SCK C9 O OVDD 1, 5\nQSPI_B_CS0/ IFC_A19 Chip Select D10 O OVDD 1, 5\nQSPI_B_CS1/ IFC_A20 CS1 C10 O OVDD 1, 5\nQSPI_B_DATA0/ IFC_PAR0 /\nGPIO2_13/FTM6_CH0DATA0 B18 IO OVDD ---\nQSPI_B_DATA1/ IFC_PAR1 /\nGPIO2_14/FTM6_CH1DATA1 D17 IO OVDD ---\nQSPI_B_DATA2/\nIFC_PERR_B /GPIO2_15/\nFTM6_EXTCLKDATA2 E17 IO OVDD ---\nQSPI_B_DATA3/ IFC_CS3_B /\nGPIO2_12/FTM7_EXTCLKDATA3 C20 IO OVDD ---\nQSPI_B_SCK/ IFC_A21 /\ncfg_dram_typeSCK C11 O OVDD 1, 15\nGeneral Purpose Input/Output\nGPIO1_13/ ASLEEP General Purpose Input/Output E9 O OVDD 1\nGPIO1_14/ RTC General Purpose Input/Output F17 IO OVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n26 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGPIO1_15/ UART1_SOUT General Purpose Input/Output H1 IO DVDD ---\nGPIO1_16/ UART2_SOUT /\nLPUART1_SOUT/FTM4_CH0General Purpose Input/Output L2 IO DVDD ---\nGPIO1_17/ UART1_SIN General Purpose Input/Output H2 IO DVDD ---\nGPIO1_18/ UART2_SIN /\nFTM4_CH1/LPUART1_SINGeneral Purpose Input/Output K1 IO DVDD ---\nGPIO1_19/ UART1_RTS_B /\nUART3_SOUT/\nLPUART2_SOUT/FTM4_CH2General Purpose Input/Output J2 IO DVDD ---\nGPIO1_20/ UART2_RTS_B /\nUART4_SOUT/\nLPUART4_SOUT/FTM4_CH3/\nLPUART1_RTS_BGeneral Purpose Input/Output L1 IO DVDD ---\nGPIO1_21/ UART1_CTS_B /\nUART3_SIN/FTM4_CH4/\nLPUART2_SINGeneral Purpose Input/Output J1 IO DVDD ---\nGPIO1_22/ UART2_CTS_B /\nUART4_SIN/FTM4_CH5/\nLPUART1_CTS_B/\nLPUART4_SINGeneral Purpose Input/Output M2 IO DVDD ---\nGPIO1_23/ IRQ03 /FTM3_CH7 General Purpose Input/Output J3 IO DVDD ---\nGPIO1_24/ IRQ04 /FTM3_CH0 General Purpose Input/Output J4 IO DVDD ---\nGPIO1_25/ IRQ05 /FTM3_CH1 General Purpose Input/Output J5 IO DVDD ---\nGPIO1_26/ IRQ06 /FTM3_CH2 General Purpose Input/Output K5 IO DVDD ---\nGPIO1_27/ IRQ07 /FTM3_CH3 General Purpose Input/Output L5 IO DVDD ---\nGPIO1_28/ IRQ08 /FTM3_CH4 General Purpose Input/Output M5 IO DVDD ---\nGPIO1_29/ IRQ09 /FTM3_CH5 General Purpose Input/Output N5 IO DVDD ---\nGPIO1_30/ IRQ10 /FTM3_CH6 General Purpose Input/Output P4 IO DVDD ---\nGPIO1_31/ IRQ11 General Purpose Input/Output W3 IO LVDD ---\nGPIO2_00/ SPI_PCS0 /\nSDHC_DAT4/SDHC_VSGeneral Purpose Input/Output U1 IO OVDD ---\nGPIO2_01/ SPI_PCS1 /\nSDHC_DAT5/\nSDHC_CMD_DIRGeneral Purpose Input/Output R3 IO OVDD ---\nGPIO2_02/ SPI_PCS2 /\nSDHC_DAT6/\nSDHC_DAT0_DIRGeneral Purpose Input/Output T3 IO OVDD ---\nGPIO2_03/ SPI_PCS3 /\nSDHC_DAT7/\nSDHC_DAT123_DIRGeneral Purpose Input/Output V1 IO OVDD ---\nGPIO2_04/ SDHC_CMD /\nLPUART3_SOUT/FTM4_CH6General Purpose Input/Output P2 IO EVDD ---\nGPIO2_05/ SDHC_DAT0 /\nFTM4_CH7/LPUART3_SINGeneral Purpose Input/Output P1 IO EVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 27\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGPIO2_06/ SDHC_DAT1 /\nLPUART5_SOUT/\nFTM4_FAULT/\nLPUART2_RTS_BGeneral Purpose Input/Output R2 IO EVDD ---\nGPIO2_07/ SDHC_DAT2 /\nLPUART2_CTS_B/\nLPUART5_SIN/\nFTM4_EXTCLKGeneral Purpose Input/Output R1 IO EVDD ---\nGPIO2_08/ SDHC_DAT3 /\nLPUART6_SOUT/\nFTM4_QD_PHA/\nLPUART3_RTS_BGeneral Purpose Input/Output T1 IO EVDD ---\nGPIO2_09/ SDHC_CLK /\nLPUART3_CTS_B/\nLPUART6_SIN/\nFTM4_QD_PHBGeneral Purpose Input/Output P3 IO EVDD ---\nGPIO2_10/ IFC_CS1_B /\nFTM7_CH0General Purpose Input/Output A19 IO OVDD ---\nGPIO2_11/ IFC_CS2_B /\nFTM7_CH1General Purpose Input/Output D20 IO OVDD ---\nGPIO2_12/ IFC_CS3_B /\nQSPI_B_DATA3/\nFTM7_EXTCLKGeneral Purpose Input/Output C20 IO OVDD ---\nGPIO2_13/ IFC_PAR0 /\nQSPI_B_DATA0/FTM6_CH0General Purpose Input/Output B18 IO OVDD ---\nGPIO2_14/ IFC_PAR1 /\nQSPI_B_DATA1/FTM6_CH1General Purpose Input/Output D17 IO OVDD ---\nGPIO2_15/ IFC_PERR_B /\nQSPI_B_DATA2/\nFTM6_EXTCLKGeneral Purpose Input/Output E17 IO OVDD ---\nGPIO2_25/ IFC_A25 /\nQSPI_A_DATA3/FTM5_CH0/\nIFC_CS4_B/IFC_RB2_BGeneral Purpose Input/Output C13 IO OVDD ---\nGPIO2_26/ IFC_A26 /\nFTM5_CH1/IFC_CS5_B/\nIFC_RB3_BGeneral Purpose Input/Output D14 IO OVDD ---\nGPIO2_27/ IFC_A27 /\nFTM5_EXTCLK/IFC_CS6_BGeneral Purpose Input/Output C14 IO OVDD ---\nGPIO3_00/ EMI1_MDC General Purpose Input/Output AG2 IO LVDD ---\nGPIO3_01/ EMI1_MDIO General Purpose Input/Output AF2 IO LVDD ---\nGPIO3_02/ EC1_TXD3 /\nFTM1_CH5General Purpose Input/Output Y3 IO LVDD ---\nGPIO3_03/ EC1_TXD2 /\nFTM1_CH7General Purpose Input/Output Y4 IO LVDD ---\nGPIO3_04/ EC1_TXD1 /\nFTM1_CH3General Purpose Input/Output AA3 IO LVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n28 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGPIO3_05/ EC1_TXD0 /\nFTM1_CH2General Purpose Input/Output AB3 IO LVDD ---\nGPIO3_06/ EC1_TX_EN /\nFTM1_FAULTGeneral Purpose Input/Output AB4 IO LVDD ---\nGPIO3_07/ EC1_GTX_CLK /\nFTM1_EXTCLKGeneral Purpose Input/Output W4 IO LVDD ---\nGPIO3_08/ EC1_GTX_CLK125 General Purpose Input/Output AC3 IO LVDD ---\nGPIO3_09/ EC1_RXD3 /\nFTM1_CH4General Purpose Input/Output W2 IO LVDD ---\nGPIO3_10/ EC1_RXD2 /\nFTM1_CH6General Purpose Input/Output Y1 IO LVDD ---\nGPIO3_11/ EC1_RXD1 /\nFTM1_CH1General Purpose Input/Output AA1 IO LVDD ---\nGPIO3_12/ EC1_RXD0 /\nFTM1_CH0General Purpose Input/Output AA2 IO LVDD ---\nGPIO3_13/ EC1_RX_CLK /\nFTM1_QD_PHAGeneral Purpose Input/Output W1 IO LVDD ---\nGPIO3_14/ EC1_RX_DV /\nFTM1_QD_PHBGeneral Purpose Input/Output AB1 IO LVDD ---\nGPIO3_15/ EC2_TXD3 /\nTSEC_1588_ALARM_OUT2/\nFTM2_CH5General Purpose Input/Output AD3 IO LVDD ---\nGPIO3_16/ EC2_TXD2 /\nTSEC_1588_ALARM_OUT1/\nFTM2_CH7General Purpose Input/Output AE3 IO LVDD ---\nGPIO3_17/ EC2_TXD1 /\nTSEC_1588_CLK_OUT/\nFTM2_CH3General Purpose Input/Output AE4 IO LVDD ---\nGPIO3_18/ EC2_TXD0 /\nTSEC_1588_PULSE_OUT2/\nFTM2_CH2General Purpose Input/Output AF3 IO LVDD ---\nGPIO3_19/ EC2_TX_EN /\nFTM2_FAULTGeneral Purpose Input/Output AG3 IO LVDD ---\nGPIO3_20/ EC2_GTX_CLK /\nFTM2_EXTCLKGeneral Purpose Input/Output AC4 IO LVDD ---\nGPIO3_21/ EC2_GTX_CLK125 General Purpose Input/Output AG4 IO LVDD ---\nGPIO3_22/ EC2_RXD3 /\nFTM2_CH4General Purpose Input/Output AC2 IO LVDD ---\nGPIO3_23/ EC2_RXD2 /\nFTM2_CH6General Purpose Input/Output AD1 IO LVDD ---\nGPIO3_24/ EC2_RXD1 /\nTSEC_1588_PULSE_OUT1/\nFTM2_CH1General Purpose Input/Output AE1 IO LVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 29\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGPIO3_25/ EC2_RXD0 /\nTSEC_1588_TRIG_IN2/\nFTM2_CH0General Purpose Input/Output AE2 IO LVDD ---\nGPIO3_26/ EC2_RX_CLK /\nTSEC_1588_CLK_IN/\nFTM2_QD_PHAGeneral Purpose Input/Output AC1 IO LVDD ---\nGPIO3_27/ EC2_RX_DV /\nTSEC_1588_TRIG_IN1/\nFTM2_QD_PHBGeneral Purpose Input/Output AF1 IO LVDD ---\nGPIO4_00/ EMI2_MDC General Purpose Input/Output AH4 IO TVDD ---\nGPIO4_01/ EMI2_MDIO General Purpose Input/Output AH3 IO TVDD ---\nGPIO4_10/ IIC3_SCL /EVT5_B/\nUSB2_DRVVBUS/FTM8_CH0General Purpose Input/Output L4 IO DVDD ---\nGPIO4_11/ IIC3_SDA /EVT6_B/\nUSB2_PWRFAULT/\nFTM8_CH1General Purpose Input/Output M4 IO DVDD ---\nGPIO4_12/ IIC4_SCL /EVT7_B/\nUSB3_DRVVBUS/\nFTM3_FAULTGeneral Purpose Input/Output M3 IO DVDD ---\nGPIO4_13/ IIC4_SDA /EVT8_B/\nUSB3_PWRFAULT/\nFTM3_EXTCLKGeneral Purpose Input/Output N3 IO DVDD ---\nGPIO4_2/ IIC2_SCL /\nSDHC_CD_B/FTM3_QD_PHAGeneral Purpose Input/Output K3 IO DVDD ---\nGPIO4_29/ USB_DRVVBUS General Purpose Input/Output H6 IO DVDD ---\nGPIO4_3/ IIC2_SDA /\nSDHC_WP/FTM3_QD_PHBGeneral Purpose Input/Output L3 IO DVDD ---\nGPIO4_30/ USB_PWRFAULT General Purpose Input/Output G6 IO DVDD ---\nFrequency Timer Module\nFTM1_CH0/ EC1_RXD0 /\nGPIO3_12Channel 0 AA2 IO LVDD ---\nFTM1_CH1/ EC1_RXD1 /\nGPIO3_11Channel 1 AA1 IO LVDD ---\nFTM1_CH2/ EC1_TXD0 /\nGPIO3_05Channel 2 AB3 IO LVDD ---\nFTM1_CH3/ EC1_TXD1 /\nGPIO3_04Channel 3 AA3 IO LVDD ---\nFTM1_CH4/ EC1_RXD3 /\nGPIO3_09Channel 4 W2 IO LVDD ---\nFTM1_CH5/ EC1_TXD3 /\nGPIO3_02Channel 5 Y3 IO LVDD ---\nFTM1_CH6/ EC1_RXD2 /\nGPIO3_10Channel 6 Y1 IO LVDD ---\nFTM1_CH7/ EC1_TXD2 /\nGPIO3_03Channel 7 Y4 IO LVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n30 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nFTM1_EXTCLK/\nEC1_GTX_CLK /GPIO3_07External Clock W4 I LVDD 1\nFTM1_FAULT/ EC1_TX_EN /\nGPIO3_06Fault AB4 I LVDD 1\nFTM1_QD_PHA/\nEC1_RX_CLK /GPIO3_13Phase A W1 I LVDD 1\nFTM1_QD_PHB/ EC1_RX_DV /\nGPIO3_14Phase B AB1 I LVDD 1\nFTM2_CH0/ EC2_RXD0 /\nGPIO3_25/\nTSEC_1588_TRIG_IN2Channel 0 AE2 IO LVDD ---\nFTM2_CH1/ EC2_RXD1 /\nGPIO3_24/\nTSEC_1588_PULSE_OUT1Channel 1 AE1 IO LVDD ---\nFTM2_CH2/ EC2_TXD0 /\nGPIO3_18/\nTSEC_1588_PULSE_OUT2Channel 2 AF3 IO LVDD ---\nFTM2_CH3/ EC2_TXD1 /\nGPIO3_17/\nTSEC_1588_CLK_OUTChannel 3 AE4 IO LVDD ---\nFTM2_CH4/ EC2_RXD3 /\nGPIO3_22Channel 4 AC2 IO LVDD ---\nFTM2_CH5/ EC2_TXD3 /\nGPIO3_15/\nTSEC_1588_ALARM_OUT2Channel 5 AD3 IO LVDD ---\nFTM2_CH6/ EC2_RXD2 /\nGPIO3_23Channel 6 AD1 IO LVDD ---\nFTM2_CH7/ EC2_TXD2 /\nGPIO3_16/\nTSEC_1588_ALARM_OUT1Channel 7 AE3 IO LVDD ---\nFTM2_EXTCLK/\nEC2_GTX_CLK /GPIO3_20External Clock AC4 I LVDD 1\nFTM2_FAULT/ EC2_TX_EN /\nGPIO3_19Fault AG3 I LVDD 1\nFTM2_QD_PHA/\nEC2_RX_CLK /GPIO3_26/\nTSEC_1588_CLK_INPhase A AC1 I LVDD 1\nFTM2_QD_PHB/ EC2_RX_DV /\nGPIO3_27/\nTSEC_1588_TRIG_IN1Phase B AF1 I LVDD 1\nFTM3_CH0/ IRQ04 /GPIO1_24 Channel 0 J4 IO DVDD ---\nFTM3_CH1/ IRQ05 /GPIO1_25 Channel 1 J5 IO DVDD ---\nFTM3_CH2/ IRQ06 /GPIO1_26 Channel 2 K5 IO DVDD ---\nFTM3_CH3/ IRQ07 /GPIO1_27 Channel 3 L5 IO DVDD ---\nFTM3_CH4/ IRQ08 /GPIO1_28 Channel 4 M5 IO DVDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 31\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nFTM3_CH5/ IRQ09 /GPIO1_29 Channel 5 N5 IO DVDD ---\nFTM3_CH6/ IRQ10 /GPIO1_30 Channel 6 P4 IO DVDD ---\nFTM3_CH7/ IRQ03 /GPIO1_23 Channel 7 J3 IO DVDD ---\nFTM3_EXTCLK/ IIC4_SDA /\nGPIO4_13/EVT8_B/\nUSB3_PWRFAULTExternal Clock N3 I DVDD 1\nFTM3_FAULT/ IIC4_SCL /\nGPIO4_12/EVT7_B/\nUSB3_DRVVBUSFault M3 I DVDD 1\nFTM3_QD_PHA/ IIC2_SCL /\nGPIO4_2/SDHC_CD_BPhase A K3 I DVDD 1\nFTM3_QD_PHB/ IIC2_SDA /\nGPIO4_3/SDHC_WPPhase B L3 I DVDD 1\nFTM4_CH0/ UART2_SOUT /\nGPIO1_16/LPUART1_SOUTChannel 0 L2 IO DVDD ---\nFTM4_CH1/ UART2_SIN /\nGPIO1_18/LPUART1_SINChannel 1 K1 IO DVDD ---\nFTM4_CH2/ UART1_RTS_B /\nGPIO1_19/UART3_SOUT/\nLPUART2_SOUTChannel 2 J2 IO DVDD ---\nFTM4_CH3/ UART2_RTS_B /\nGPIO1_20/UART4_SOUT/\nLPUART4_SOUT/\nLPUART1_RTS_BChannel 3 L1 IO DVDD ---\nFTM4_CH4/ UART1_CTS_B /\nGPIO1_21/UART3_SIN/\nLPUART2_SINChannel 4 J1 IO DVDD ---\nFTM4_CH5/ UART2_CTS_B /\nGPIO1_22/UART4_SIN/\nLPUART1_CTS_B/\nLPUART4_SINChannel 5 M2 IO DVDD ---\nFTM4_CH6/ SDHC_CMD /\nGPIO2_04/LPUART3_SOUTChannel 6 P2 IO EVDD ---\nFTM4_CH7/ SDHC_DAT0 /\nGPIO2_05/LPUART3_SINChannel 7 P1 IO EVDD ---\nFTM4_EXTCLK/ SDHC_DAT2 /\nGPIO2_07/LPUART2_CTS_B/\nLPUART5_SINExternal Clock R1 I EVDD 1\nFTM4_FAULT/ SDHC_DAT1 /\nGPIO2_06/LPUART5_SOUT/\nLPUART2_RTS_BFault R2 I EVDD 1\nFTM4_QD_PHA/ SDHC_DAT3 /\nGPIO2_08/LPUART6_SOUT/\nLPUART3_RTS_BPhase A T1 I EVDD 1\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n32 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nFTM4_QD_PHB/ SDHC_CLK /\nGPIO2_09/LPUART3_CTS_B/\nLPUART6_SINPhase B P3 I EVDD 1\nFTM5_CH0/ IFC_A25 /\nGPIO2_25/QSPI_A_DATA3/\nIFC_CS4_B/IFC_RB2_BChannel 0 C13 IO OVDD ---\nFTM5_CH1/ IFC_A26 /\nGPIO2_26/IFC_CS5_B/\nIFC_RB3_BChannel 1 D14 IO OVDD ---\nFTM5_EXTCLK/ IFC_A27 /\nGPIO2_27/IFC_CS6_BExternal Clock C14 I OVDD 1\nFTM6_CH0/ IFC_PAR0 /\nGPIO2_13/QSPI_B_DATA0Channel 0 B18 IO OVDD ---\nFTM6_CH1/ IFC_PAR1 /\nGPIO2_14/QSPI_B_DATA1Channel 1 D17 IO OVDD ---\nFTM6_EXTCLK/ IFC_PERR_B /\nGPIO2_15/QSPI_B_DATA2External Clock E17 I OVDD 1\nFTM7_CH0/ IFC_CS1_B /\nGPIO2_10Channel 0 A19 IO OVDD ---\nFTM7_CH1/ IFC_CS2_B /\nGPIO2_11Channel 1 D20 IO OVDD ---\nFTM7_EXTCLK/ IFC_CS3_B /\nGPIO2_12/QSPI_B_DATA3External Clock C20 I OVDD 1\nFTM8_CH0/ IIC3_SCL /\nGPIO4_10/EVT5_B/\nUSB2_DRVVBUSChannel 0 L4 IO DVDD ---\nFTM8_CH1/ IIC3_SDA /\nGPIO4_11/EVT6_B/\nUSB2_PWRFAULTChannel 1 M4 IO DVDD ---\nLPUART\nLPUART1_CTS_B/\nUART2_CTS_B /GPIO1_22/\nUART4_SIN/FTM4_CH5/\nLPUART4_SINClear to send M2 I DVDD 1\nLPUART1_RTS_B/\nUART2_RTS_B /GPIO1_20/\nUART4_SOUT/\nLPUART4_SOUT/FTM4_CH3Request to send L1 O DVDD 1\nLPUART1_SIN/ UART2_SIN /\nGPIO1_18/FTM4_CH1Receive data K1 I DVDD 1\nLPUART1_SOUT/\nUART2_SOUT /GPIO1_16/\nFTM4_CH0Transmit data L2 IO DVDD ---\nLPUART2_CTS_B/\nSDHC_DAT2 /GPIO2_07/Clear to send R1 I EVDD 1\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 33\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nLPUART5_SIN/\nFTM4_EXTCLK\nLPUART2_RTS_B/\nSDHC_DAT1 /GPIO2_06/\nLPUART5_SOUT/\nFTM4_FAULTRequest to send R2 O EVDD 1\nLPUART2_SIN/\nUART1_CTS_B /GPIO1_21/\nUART3_SIN/FTM4_CH4Receive data J1 I DVDD 1\nLPUART2_SOUT/\nUART1_RTS_B /GPIO1_19/\nUART3_SOUT/FTM4_CH2Transmit data J2 IO DVDD ---\nLPUART3_CTS_B/\nSDHC_CLK /GPIO2_09/\nLPUART6_SIN/\nFTM4_QD_PHBClear to send P3 I EVDD 1\nLPUART3_RTS_B/\nSDHC_DAT3 /GPIO2_08/\nLPUART6_SOUT/\nFTM4_QD_PHARequest to send T1 O EVDD 1\nLPUART3_SIN/ SDHC_DAT0 /\nGPIO2_05/FTM4_CH7Receive data P1 I EVDD 1\nLPUART3_SOUT/\nSDHC_CMD /GPIO2_04/\nFTM4_CH6Transmit data P2 IO EVDD ---\nLPUART4_SIN/\nUART2_CTS_B /GPIO1_22/\nUART4_SIN/FTM4_CH5/\nLPUART1_CTS_BReceive data M2 I DVDD 1\nLPUART4_SOUT/\nUART2_RTS_B /GPIO1_20/\nUART4_SOUT/FTM4_CH3/\nLPUART1_RTS_BTransmit data L1 IO DVDD ---\nLPUART5_SIN/ SDHC_DAT2 /\nGPIO2_07/LPUART2_CTS_B/\nFTM4_EXTCLKReceive data R1 I EVDD 1\nLPUART5_SOUT/\nSDHC_DAT1 /GPIO2_06/\nFTM4_FAULT/\nLPUART2_RTS_BTransmit data R2 IO EVDD ---\nLPUART6_SIN/ SDHC_CLK /\nGPIO2_09/LPUART3_CTS_B/\nFTM4_QD_PHBReceive data P3 I EVDD 1\nLPUART6_SOUT/\nSDHC_DAT3 /GPIO2_08/\nFTM4_QD_PHA/\nLPUART3_RTS_BTransmit data T1 IO EVDD ---\nTSEC_1588\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n34 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nTSEC_1588_ALARM_OUT1/\nEC2_TXD2 /GPIO3_16/\nFTM2_CH7Alarm Out AE3 O LVDD 1\nTSEC_1588_ALARM_OUT2/\nEC2_TXD3 /GPIO3_15/\nFTM2_CH5Alarm Out AD3 O LVDD 1\nTSEC_1588_CLK_IN/\nEC2_RX_CLK /GPIO3_26/\nFTM2_QD_PHAClock In AC1 I LVDD 1\nTSEC_1588_CLK_OUT/\nEC2_TXD1 /GPIO3_17/\nFTM2_CH3Clock Out AE4 O LVDD 1\nTSEC_1588_PULSE_OUT1/\nEC2_RXD1 /GPIO3_24/\nFTM2_CH1Pulse Out AE1 O LVDD 1\nTSEC_1588_PULSE_OUT2/\nEC2_TXD0 /GPIO3_18/\nFTM2_CH2Pulse Out AF3 O LVDD 1\nTSEC_1588_TRIG_IN1/\nEC2_RX_DV /GPIO3_27/\nFTM2_QD_PHBTrigger In AF1 I LVDD 1\nTSEC_1588_TRIG_IN2/\nEC2_RXD0 /GPIO3_25/\nFTM2_CH0Trigger In AE2 I LVDD 1\nPower and Ground Signals\nGND001 GND A2 --- --- ---\nGND002 GND A5 --- --- ---\nGND003 GND A21 --- --- ---\nGND004 GND B3 --- --- ---\nGND005 GND B4 --- --- ---\nGND006 GND B7 --- --- ---\nGND007 GND B10 --- --- ---\nGND008 GND B13 --- --- ---\nGND009 GND B16 --- --- ---\nGND010 GND B19 --- --- ---\nGND011 GND B21 --- --- ---\nGND012 GND B24 --- --- ---\nGND013 GND B26 --- --- ---\nGND014 GND C1 --- --- ---\nGND015 GND C2 --- --- ---\nGND016 GND C5 --- --- ---\nGND017 GND C21 --- --- ---\nGND018 GND C27 --- --- ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 35\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGND019 GND D3 --- --- ---\nGND020 GND D4 --- --- ---\nGND021 GND D7 --- --- ---\nGND022 GND D9 --- --- ---\nGND023 GND D12 --- --- ---\nGND024 GND D15 --- --- ---\nGND025 GND D18 --- --- ---\nGND026 GND D21 --- --- ---\nGND027 GND D24 --- --- ---\nGND028 GND E1 --- --- ---\nGND029 GND E2 --- --- ---\nGND030 GND E5 --- --- ---\nGND031 GND E21 --- --- ---\nGND032 GND E26 --- --- ---\nGND033 GND F3 --- --- ---\nGND034 GND F4 --- --- ---\nGND035 GND F7 --- --- ---\nGND036 GND F14 --- --- ---\nGND037 GND F16 --- --- ---\nGND038 GND F18 --- --- ---\nGND039 GND F24 --- --- ---\nGND040 GND G1 --- --- ---\nGND041 GND G2 --- --- ---\nGND042 GND G9 --- --- ---\nGND043 GND G10 --- --- ---\nGND044 GND G11 --- --- ---\nGND045 GND G21 --- --- ---\nGND046 GND G26 --- --- ---\nGND047 GND H3 --- --- ---\nGND048 GND H4 --- --- ---\nGND049 GND H5 --- --- ---\nGND050 GND H14 --- --- ---\nGND051 GND H15 --- --- ---\nGND052 GND H16 --- --- ---\nGND053 GND H17 --- --- ---\nGND054 GND H18 --- --- ---\nGND055 GND H21 --- --- ---\nGND056 GND H24 --- --- ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n36 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGND057 GND J6 --- --- ---\nGND058 GND J7 --- --- ---\nGND059 GND J8 --- --- ---\nGND060 GND J9 --- --- ---\nGND061 GND J10 --- --- ---\nGND062 GND J11 --- --- ---\nGND063 GND J12 --- --- ---\nGND064 GND J21 --- --- ---\nGND065 GND J23 --- --- ---\nGND066 GND J26 --- --- ---\nGND067 GND K2 --- --- ---\nGND068 GND K4 --- --- ---\nGND069 GND K6 --- --- ---\nGND070 GND K13 --- --- ---\nGND071 GND K15 --- --- ---\nGND072 GND K17 --- --- ---\nGND073 GND K19 --- --- ---\nGND074 GND K21 --- --- ---\nGND075 GND L6 --- --- ---\nGND076 GND L10 --- --- ---\nGND077 GND L12 --- --- ---\nGND078 GND L14 --- --- ---\nGND079 GND L16 --- --- ---\nGND080 GND L18 --- --- ---\nGND081 GND L20 --- --- ---\nGND082 GND L23 --- --- ---\nGND083 GND L26 --- --- ---\nGND084 GND M6 --- --- ---\nGND085 GND M9 --- --- ---\nGND086 GND M11 --- --- ---\nGND087 GND M13 --- --- ---\nGND088 GND M15 --- --- ---\nGND089 GND M17 --- --- ---\nGND090 GND M19 --- --- ---\nGND091 GND M21 --- --- ---\nGND092 GND M23 --- --- ---\nGND093 GND N2 --- --- ---\nGND094 GND N4 --- --- ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 37\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGND095 GND N6 --- --- ---\nGND096 GND N8 --- --- ---\nGND097 GND N10 --- --- ---\nGND098 GND N12 --- --- ---\nGND099 GND N14 --- --- ---\nGND100 GND N16 --- --- ---\nGND101 GND N18 --- --- ---\nGND102 GND N20 --- --- ---\nGND103 GND N23 --- --- ---\nGND104 GND N26 --- --- ---\nGND105 GND P6 --- --- ---\nGND106 GND P9 --- --- ---\nGND107 GND P11 --- --- ---\nGND108 GND P13 --- --- ---\nGND109 GND P15 --- --- ---\nGND110 GND P17 --- --- ---\nGND111 GND P19 --- --- ---\nGND112 GND P23 --- --- ---\nGND113 GND R5 --- --- ---\nGND114 GND R8 --- --- ---\nGND115 GND R10 --- --- ---\nGND116 GND R12 --- --- ---\nGND117 GND R14 --- --- ---\nGND118 GND R16 --- --- ---\nGND119 GND R18 --- --- ---\nGND120 GND R20 --- --- ---\nGND121 GND R23 --- --- ---\nGND122 GND R26 --- --- ---\nGND123 GND T2 --- --- ---\nGND124 GND T4 --- --- ---\nGND125 GND T6 --- --- ---\nGND126 GND T9 --- --- ---\nGND127 GND T11 --- --- ---\nGND128 GND T13 --- --- ---\nGND129 GND T15 --- --- ---\nGND130 GND T17 --- --- ---\nGND131 GND T19 --- --- ---\nGND132 GND T21 --- --- ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n38 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGND133 GND T23 --- --- ---\nGND134 GND T26 --- --- ---\nGND135 GND U6 --- --- ---\nGND136 GND U8 --- --- ---\nGND137 GND U10 --- --- ---\nGND138 GND U12 --- --- ---\nGND139 GND U14 --- --- ---\nGND140 GND U16 --- --- ---\nGND141 GND U18 --- --- ---\nGND142 GND U20 --- --- ---\nGND143 GND U23 --- --- ---\nGND144 GND V2 --- --- ---\nGND145 GND V4 --- --- ---\nGND146 GND V6 --- --- ---\nGND147 GND V9 --- --- ---\nGND148 GND V11 --- --- ---\nGND149 GND V13 --- --- ---\nGND150 GND V15 --- --- ---\nGND151 GND V17 --- --- ---\nGND152 GND V19 --- --- ---\nGND153 GND V21 --- --- ---\nGND154 GND V23 --- --- ---\nGND155 GND V26 --- --- ---\nGND156 GND W12 --- --- ---\nGND157 GND W18 --- --- ---\nGND158 GND W20 --- --- ---\nGND159 GND W22 --- --- ---\nGND160 GND Y2 --- --- ---\nGND161 GND Y5 --- --- ---\nGND162 GND Y13 --- --- ---\nGND163 GND Y14 --- --- ---\nGND164 GND Y21 --- --- ---\nGND165 GND Y23 --- --- ---\nGND166 GND Y26 --- --- ---\nGND167 GND AA4 --- --- ---\nGND168 GND AA14 --- --- ---\nGND169 GND AA21 --- --- ---\nGND170 GND AA24 --- --- ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 39\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nGND171 GND AB2 --- --- ---\nGND172 GND AB12 --- --- ---\nGND173 GND AB26 --- --- ---\nGND174 GND AC21 --- --- ---\nGND175 GND AC24 --- --- ---\nGND176 GND AD2 --- --- ---\nGND177 GND AD4 --- --- ---\nGND178 GND AD26 --- --- ---\nGND179 GND AE21 --- --- ---\nGND180 GND AE24 --- --- ---\nGND181 GND AF4 --- --- ---\nGND182 GND AF21 --- --- ---\nGND183 GND AF26 --- --- ---\nGND184 GND AG1 --- --- ---\nGND185 GND AG24 --- --- ---\nGND186 GND AG26 --- --- ---\nGND187 GND AH2 --- --- ---\nGND188 GND AH21 --- --- ---\nSD_GND01 Serdes core logic GND Y6 --- --- 23\nSD_GND02 Serdes core logic GND Y7 --- --- 23\nSD_GND03 Serdes core logic GND Y8 --- --- 23\nSD_GND04 Serdes core logic GND Y9 --- --- 23\nSD_GND05 Serdes core logic GND Y10 --- --- 23\nSD_GND06 Serdes core logic GND Y15 --- --- 23\nSD_GND07 Serdes core logic GND Y16 --- --- 23\nSD_GND08 Serdes core logic GND AA5 --- --- 23\nSD_GND09 Serdes core logic GND AA7 --- --- 23\nSD_GND10 Serdes core logic GND AA9 --- --- 23\nSD_GND11 Serdes core logic GND AA12 --- --- 23\nSD_GND12 Serdes core logic GND AA17 --- --- 23\nSD_GND13 Serdes core logic GND AA18 --- --- 23\nSD_GND14 Serdes core logic GND AA19 --- --- 23\nSD_GND15 Serdes core logic GND AB7 --- --- 23\nSD_GND16 Serdes core logic GND AB9 --- --- 23\nSD_GND17 Serdes core logic GND AB14 --- --- 23\nSD_GND18 Serdes core logic GND AB17 --- --- 23\nSD_GND19 Serdes core logic GND AB20 --- --- 23\nSD_GND20 Serdes core logic GND AC5 --- --- 23\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n40 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nSD_GND21 Serdes core logic GND AC6 --- --- 23\nSD_GND22 Serdes core logic GND AC8 --- --- 23\nSD_GND23 Serdes core logic GND AC10 --- --- 23\nSD_GND24 Serdes core logic GND AC11 --- --- 23\nSD_GND25 Serdes core logic GND AC15 --- --- 23\nSD_GND26 Serdes core logic GND AC16 --- --- 23\nSD_GND27 Serdes core logic GND AC18 --- --- 23\nSD_GND28 Serdes core logic GND AC19 --- --- 23\nSD_GND29 Serdes core logic GND AD5 --- --- 23\nSD_GND30 Serdes core logic GND AD7 --- --- 23\nSD_GND31 Serdes core logic GND AD9 --- --- 23\nSD_GND32 Serdes core logic GND AD12 --- --- 23\nSD_GND33 Serdes core logic GND AD14 --- --- 23\nSD_GND34 Serdes core logic GND AD17 --- --- 23\nSD_GND35 Serdes core logic GND AD20 --- --- 23\nSD_GND36 Serdes core logic GND AE5 --- --- 23\nSD_GND37 Serdes core logic GND AE7 --- --- 23\nSD_GND38 Serdes core logic GND AE9 --- --- 23\nSD_GND39 Serdes core logic GND AE12 --- --- 23\nSD_GND40 Serdes core logic GND AE14 --- --- 23\nSD_GND41 Serdes core logic GND AE17 --- --- 23\nSD_GND42 Serdes core logic GND AE20 --- --- 23\nSD_GND43 Serdes core logic GND AF6 --- --- 23\nSD_GND44 Serdes core logic GND AF7 --- --- 23\nSD_GND45 Serdes core logic GND AF8 --- --- 23\nSD_GND46 Serdes core logic GND AF9 --- --- 23\nSD_GND47 Serdes core logic GND AF10 --- --- 23\nSD_GND48 Serdes core logic GND AF11 --- --- 23\nSD_GND49 Serdes core logic GND AF15 --- --- 23\nSD_GND50 Serdes core logic GND AF16 --- --- 23\nSD_GND51 Serdes core logic GND AF17 --- --- 23\nSD_GND52 Serdes core logic GND AF18 --- --- 23\nSD_GND53 Serdes core logic GND AF19 --- --- 23\nSD_GND54 Serdes core logic GND AG5 --- --- 23\nSD_GND55 Serdes core logic GND AG7 --- --- 23\nSD_GND56 Serdes core logic GND AG9 --- --- 23\nSD_GND57 Serdes core logic GND AG12 --- --- 23\nSD_GND58 Serdes core logic GND AG14 --- --- 23\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 41\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nSD_GND59 Serdes core logic GND AG17 --- --- 23\nSD_GND60 Serdes core logic GND AG20 --- --- 23\nSD_GND61 Serdes core logic GND AH5 --- --- 23\nSD_GND62 Serdes core logic GND AH7 --- --- 23\nSD_GND63 Serdes core logic GND AH9 --- --- 23\nSD_GND64 Serdes core logic GND AH12 --- --- 23\nSD_GND65 Serdes core logic GND AH14 --- --- 23\nSD_GND66 Serdes core logic GND AH17 --- --- 23\nSD_GND67 Serdes core logic GND AH20 --- --- 23\nSENSEGND GND Sense pin G20 --- --- ---\nOVDD1 General I/O supply J14 --- OVDD ---\nOVDD2 General I/O supply J15 --- OVDD ---\nOVDD3 General I/O supply J16 --- OVDD ---\nOVDD4 General I/O supply J17 --- OVDD ---\nOVDD5 General I/O supply J18 --- OVDD ---\nOVDD6 General I/O supply R7 --- OVDD ---\nDVDD1 UART/I2C supply N7 --- DVDD ---\nDVDD2 UART/I2C supply P7 --- DVDD ---\nEVDD eSDHC supply R6 --- EVDD ---\nLVDD1 Ethernet controller 1 & 2\nsupplyT7 --- LVDD ---\nLVDD2 Ethernet controller 1 & 2\nsupplyU7 --- LVDD ---\nLVDD3 Ethernet controller 1 & 2\nsupplyV7 --- LVDD ---\nTVDD 1.2 V / LVDD supply for MDIO\ninterface for 10G Fman (EC2)W6 --- TVDD ---\nG1VDD01 DDR supply B27 --- G1V DD ---\nG1VDD02 DDR supply D27 --- G1V DD ---\nG1VDD03 DDR supply F27 --- G1V DD ---\nG1VDD04 DDR supply H27 --- G1V DD ---\nG1VDD05 DDR supply K27 --- G1V DD ---\nG1VDD06 DDR supply L22 --- G1V DD ---\nG1VDD07 DDR supply M22 --- G1V DD ---\nG1VDD08 DDR supply M27 --- G1V DD ---\nG1VDD09 DDR supply N22 --- G1V DD ---\nG1VDD10 DDR supply P22 --- G1V DD ---\nG1VDD11 DDR supply P27 --- G1V DD ---\nG1VDD12 DDR supply R22 --- G1V DD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n42 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nG1VDD13 DDR supply T22 --- G1V DD ---\nG1VDD14 DDR supply U22 --- G1V DD ---\nG1VDD15 DDR supply U27 --- G1V DD ---\nG1VDD16 DDR supply V22 --- G1V DD ---\nG1VDD17 DDR supply W27 --- G1V DD ---\nG1VDD18 DDR supply AA27 --- G1V DD ---\nG1VDD19 DDR supply AC27 --- G1V DD ---\nG1VDD20 DDR supply AE27 --- G1V DD ---\nG1VDD21 DDR supply AG27 --- G1V DD ---\nG1VDD22 DDR supply AH27 --- G1V DD ---\nSVDD1 SerDes1 core logic supply W10 --- SVDD ---\nSVDD2 SerDes1 core logic supply W13 --- SVDD ---\nSVDD3 SerDes1 core logic supply W14 --- SVDD ---\nSVDD4 SerDes1 core logic supply W15 --- SVDD ---\nSVDD5 SerDes1 core logic supply W16 --- SVDD ---\nSVDD6 SerDes1 core logic supply Y17 --- SVDD ---\nSVDD7 SerDes1 core logic supply Y18 --- SVDD ---\nSVDD8 SerDes1 core logic supply Y19 --- SVDD ---\nXVDD1 SerDes1 transceiver supply AC7 --- XVDD ---\nXVDD2 SerDes1 transceiver supply AC9 --- XVDD ---\nXVDD3 SerDes1 transceiver supply AC12 --- XVDD ---\nXVDD4 SerDes1 transceiver supply AC14 --- XVDD ---\nXVDD5 SerDes1 transceiver supply AC17 --- XVDD ---\nXVDD6 SerDes1 transceiver supply AC20 --- XVDD ---\nFA_VL Reserved AB21 --- FA_VL 15\nPROG_MTR Reserved F13 --- PROG_MTR 15\nTA_PROG_SFP SFP Fuse Programming\nOverride supplyG13 --- TA_PROG_SFP ---\nTH_VDD Thermal Monitor Unit supply G8 --- TH_V DD ---\nVDD01 Supply for cores and platform K14 --- VDD ---\nVDD02 Supply for cores and platform K16 --- VDD ---\nVDD03 Supply for cores and platform K18 --- VDD ---\nVDD04 Supply for cores and platform K20 --- VDD ---\nVDD05 Supply for cores and platform L11 --- VDD ---\nVDD06 Supply for cores and platform L13 --- VDD ---\nVDD07 Supply for cores and platform L15 --- VDD ---\nVDD08 Supply for cores and platform L17 --- VDD ---\nVDD09 Supply for cores and platform L19 --- VDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 43\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nVDD10 Supply for cores and platform M10 --- VDD ---\nVDD11 Supply for cores and platform M12 --- VDD ---\nVDD12 Supply for cores and platform M14 --- VDD ---\nVDD13 Supply for cores and platform M16 --- VDD ---\nVDD14 Supply for cores and platform M18 --- VDD ---\nVDD15 Supply for cores and platform N9 --- VDD ---\nVDD16 Supply for cores and platform N11 --- VDD ---\nVDD17 Supply for cores and platform N13 --- VDD ---\nVDD18 Supply for cores and platform N15 --- VDD ---\nVDD19 Supply for cores and platform N17 --- VDD ---\nVDD20 Supply for cores and platform N19 --- VDD ---\nVDD21 Supply for cores and platform P10 --- VDD ---\nVDD22 Supply for cores and platform P12 --- VDD ---\nVDD23 Supply for cores and platform P14 --- VDD ---\nVDD24 Supply for cores and platform P16 --- VDD ---\nVDD25 Supply for cores and platform P18 --- VDD ---\nVDD26 Supply for cores and platform R9 --- VDD ---\nVDD27 Supply for cores and platform R11 --- VDD ---\nVDD28 Supply for cores and platform R13 --- VDD ---\nVDD29 Supply for cores and platform R15 --- VDD ---\nVDD30 Supply for cores and platform R17 --- VDD ---\nVDD31 Supply for cores and platform R19 --- VDD ---\nVDD32 Supply for cores and platform T10 --- VDD ---\nVDD33 Supply for cores and platform T12 --- VDD ---\nVDD34 Supply for cores and platform T14 --- VDD ---\nVDD35 Supply for cores and platform T16 --- VDD ---\nVDD36 Supply for cores and platform T18 --- VDD ---\nVDD37 Supply for cores and platform U9 --- VDD ---\nVDD38 Supply for cores and platform U11 --- VDD ---\nVDD39 Supply for cores and platform U13 --- VDD ---\nVDD40 Supply for cores and platform U15 --- VDD ---\nVDD41 Supply for cores and platform U17 --- VDD ---\nVDD42 Supply for cores and platform U19 --- VDD ---\nVDD43 Supply for cores and platform V10 --- VDD ---\nVDD44 Supply for cores and platform V12 --- VDD ---\nVDD45 Supply for cores and platform V14 --- VDD ---\nVDD46 Supply for cores and platform V16 --- VDD ---\nVDD47 Supply for cores and platform V18 --- VDD ---\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n44 NXP Semiconductors\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nVDD48 Supply for cores and platform V20 --- VDD ---\nVDD49 Supply for cores and platform W11 --- VDD ---\nVDD50 Supply for cores and platform W17 --- VDD ---\nVDD51 Supply for cores and platform W19 --- VDD ---\nTA_BB_VDD Battery Backed Security\nMonitor supplyG12 --- TA_BB_V DD ---\nAVDD_CGA1 CPU Cluster Group A PLL1\nsupplyH11 --- AVDD_CGA1 ---\nAVDD_CGA2 CPU Cluster Group A PLL2\nsupplyH10 --- AVDD_CGA2 ---\nAVDD_PLAT Platform PLL supply H9 --- AVDD_PLAT ---\nAVDD_D1 DDR1 PLL supply R21 --- AVDD_D1 ---\nAVDD_SD1_PLL1 SerDes1 PLL 1 supply AA11 --- AVDD_SD1_PLL1 ---\nAVDD_SD1_PLL2 SerDes1 PLL 2 supply AB6 --- AVDD_SD1_PLL2 ---\nAVDD_SD2_PLL1 SerDes2 PLL 1 supply AB15 --- AVDD_SD2_PLL1 ---\nAVDD_SD2_PLL2 SerDes2 PLL 2 supply AA16 --- AVDD_SD2_PLL2 ---\nSENSEVDD Vdd Sense pin G19 --- SENSEVDD ---\nUSB_HVDD1 3.3 V High Supply K8 --- USB_HV DD ---\nUSB_HVDD2 3.3 V High Supply L8 --- USB_HV DD ---\nUSB_SDVDD1 1.0 V Analog and digital HS\nsupplyM7 --- USB_SDV DD ---\nUSB_SDVDD2 1.0 V Analog and digital HS\nsupplyM8 --- USB_SDV DD ---\nUSB_SVDD1 1.0 V Analog and digital SS\nsupplyK7 --- USB_SV DD ---\nUSB_SVDD2 1.0 V Analog and digital SS\nsupplyL7 --- USB_SV DD ---\nNo Connection Pins\nNC_AA10 No Connection AA10 --- --- 12\nNC_AA15 No Connection AA15 --- --- 12\nNC_AB10 No Connection AB10 --- --- 12\nNC_AB11 No Connection AB11 --- --- 12\nNC_AB16 No Connection AB16 --- --- 12\nNC_F12 No Connection F12 --- --- 12\nNC_K10 No Connection K10 --- --- 12\nNC_K11 No Connection K11 --- --- 12\nNC_K12 No Connection K12 --- --- 12\nNC_K22 No Connection K22 --- --- 12\nNC_K9 No Connection K9 --- --- 12\nNC_L21 No Connection L21 --- --- 12\nTable continues on the next page...Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 45\nTable 1. Pinout list by bus (continued)\nSignal Signal description Package\npin\nnumberPin\ntypePower supply Notes\nNC_L9 No Connection L9 --- --- 12\nNC_M20 No Connection M20 --- --- 12\nNC_N21 No Connection N21 --- --- 12\nNC_P20 No Connection P20 --- --- 12\nNC_P21 No Connection P21 --- --- 12\nNC_P5 No Connection P5 --- --- 12\nNC_P8 No Connection P8 --- --- 12\nNC_R4 No Connection R4 --- --- 12\nNC_T20 No Connection T20 --- --- 12\nNC_T5 No Connection T5 --- --- 12\nNC_T8 No Connection T8 --- --- 12\nNC_U21 No Connection U21 --- --- 12\nNC_U4 No Connection U4 --- --- 12\nNC_U5 No Connection U5 --- --- 12\nNC_V5 No Connection V5 --- --- 12\nNC_V8 No Connection V8 --- --- 12\nNC_W21 No Connection W21 --- --- 12\nNC_W5 No Connection W5 --- --- 12\nNC_W7 No Connection W7 --- --- 12\nNC_W8 No Connection W8 --- --- 12\nNC_W9 No Connection W9 --- --- 12\n1. Functionally, this pin is an output or an input, but structurally it is an I/O because it\neither sample configuration input during reset, is a muxed pin, or has other manufacturing\ntest functions. This pin will therefore be described as an I/O for boundary scan.\n2. This output is actively driven during reset rather than being tri-stated during reset.\n3. MDIC[0] is grounded through a 162 Ω precision 1% resistor and MDIC[1] is\nconnected to GV DD through a 162 Ω precision 1% resistor. For either full or half driver\nstrength calibration of DDR IOs, use the same MDIC resistor value of 162 Ω. The\nmemory controller register setting can be used to determine automatic calibration is done\nto full or half drive strength. These pins are used for automatic calibration of the DDR4\nIOs.Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n46 NXP Semiconductors\n4. This pin is a reset configuration pin. It has a weak (~20 kΩ) internal pull-up P-FET that\nis enabled only when the processor is in its reset state. This pull-up is designed such that\nit can be overpowered by an external 4.7 kΩ resistor. However, if the signal is intended to\nbe high after reset, and if there is any device on the net that might pull down the value of\nthe net at reset, a pull-up or active driver is needed.\n5. Pin must NOT  be pulled down during power-on reset. This pin may be pulled up,\ndriven high, or if there are any externally connected devices, left in tristate. If this pin is\nconnected to a device that pulls down during reset, an external pull-up is required to drive\nthis pin to a safe state during reset.\n6. Recommend that a weak pull-up resistor (2-10 kΩ) be placed on this pin to the\nrespective power supply.\n7. This pin is an open-drain signal.\n8. Recommend that a weak pull-up resistor (1 kΩ) be placed on this pin to the respective\npower supply.\n9. This pin has a weak (~20 kΩ) internal pull-up P-FET that is always enabled.\n10. These are test signals for factory use only and must be pulled up (100Ω to 1-kΩ) to\nthe respective power supply for normal operation.\n11. This pin requires a 200Ω ± 1% pull-up to respective power-supply.\n12. Do not connect. These pins should be left floating.\n14. This pin requires an external 1-kΩ pull-down resistor to prevent PHY from seeing a\nvalid Transmit Enable before it is actively driven.\n15. These pins must be pulled to ground (GND).\n16. This pin requires a 698Ω ± 1% pull-up to respective power-supply.\n17. These pins should be tied to ground if the diode is not utilized for temperature\nmonitoring.\n18. This pin should be grounded through a 200Ω +/-1% 100ppm/°C precision resistor.\n19. This pin must be pulled to OVDD through a 100-Ω to 1kΩ resistor for a four core\nLS1046A device and tied to ground for a two core LS1026A device.\n20. In normal operation, this pin must be pulled high to OVDD with 4.7 kΩ.\n21. DIFF_SYSCLK and DIFF_SYSCLK_B is tied to cfg_eng_use0, the configuration is\ndescribed in section "Reset configuration word (RCW)" of QorIQ LS1046A Reference\nManual .Pin assignments\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 47\n22. This pin should be connected to ground through 2-10 kΩ resistor when not used.\n23. SD_GND must be directly connected to GND.\n24. This pin must be pulled down to GND with a pull down resistor of value 1 KΩ\n25. This pin will not be tested using JTAG Boundary scan operation.\n26. For proper clock selection, terminate cfg_eng_use0 with a pull up or pull down of 4.7\nkΩ to ensure that the signal will have a valid state as soon as the IO voltage reach its\noperating condition.\n27. When using discrete DRAM, or RDIMM, the MALERT_B pin needs a 50 ohm to\n100 ohm pull-up resistor to G1VDD.\n28. This pin requires a pull-up to the respective power supply so as to meet the timing\nrequirements in Table 23\nWarning\nSee "Connection Recommendations in QorIQ LS1046A\nDesign Checklist (AN5252)"  for additional details on properly\nconnecting these pins for specific applications.\n3Electrical characteristics\nThis section describes the DC and AC electrical specifications for the chip. The chip is\ncurrently targeted to these specifications, some of which are independent of the I/O cell\nbut are included for a more complete reference. These are not purely I/O buffer design\nspecifications.\n3.1 Overall DC electrical characteristics\nThis section describes the ratings, conditions, and other characteristics.\n3.1.1 Absolute maximum ratings\nThis table provides the absolute maximum ratings.\nTable 2. Absolute maximum ratings1,5\nCharacteristic Symbol Max Value Unit Notes\nCore and platform supply voltage VDD -0.3 to 1.08 V 4\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n48 NXP Semiconductors\nTable 2. Absolute maximum ratings1,5 (continued)\nCharacteristic Symbol Max Value Unit Notes\nPLL supply voltage (core PLL, platform, DDR) AVDD_CGA1\nAVDD_CGA2\nAVDD_D1\nAVDD_PLAT-0.3 to 1.98 V —\nPLL supply voltage (SerDes, filtered from X nVDD) AVDD_SD n_PLL1\nAVDD_SD n_PLL2-0.3 to 1.48 V —\nSFP Fuse Programming TA_PROG_SFP -0.3 to 1.98 V —\nThermal Unit Monitor supply TH_V DD -0.3 to 1.98 V —\nBattery Backed Security Monitor supply TA_BB_V DD -0.3 to 1.08 V —\nIFC, SPI, IRQ[0:2], Tamper Detect, System Control,\nSYSCLK, DDRCLK, RTC, EVT[0:4], DFT, JTAG,\nDIFF_SYSCLK, CLK_OUT, QSPI, FTM[5:7],\neSDHC_DAT[4:7], eSDHC_CMD/DAT0_DIR,\neSDHC_DAT123_DIR, eSDHC_SYNC_IN/OUT,\nSDHC_VSOVDD -0.3 to 1.98 V —\nDUART, I2C, IRQ[3:10], USB2/3_PWRFAULT,\nUSB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2],\nLPUART4, FTM3_CH[1:7], FTM4_CH[1:5], FTM8,\neSDHC_CD/WPDVDD -0.3 to 3.63\n-0.3 to 1.98V —\neSDHC_DAT[0:3], eSDHC_CMD, eSDHC_CLK,\nFTM4_CH[6:7], LPUART[3:6]EVDD -0.3 to 3.63\n-0.3 to 1.98V —\nDDR4 DRAM I/O voltage G1V DD -0.3 to 1.32 V —\nMain power supply for internal circuitry of SerDes and\npad power supply for SerDes receiversSVDD -0.3 to 1.08 V —\nPad power supply for SerDes transmitter XVDD -0.3 to 1.48 V —\nEthernet interface, Ethernet management interface 1\n(EMI1), 1588, IRQ11, FTM1, FTM2,LVDD -0.3 to 2.75\n-0.3 to 1.98V —\nEthernet management interface 2 (EMI2), GPIO2 TVDD -0.3 to 2.75\n-0.3 to 1.98\n-0.3 to 1.32V —\nUSB PHY Transceiver supply voltage USB_HV DD -0.3 to 3.63 V -\nUSB_SDV DD -0.3 to 1.08 V 3\nUSB_SV DD -0.3 to 1.08 V 2\nStorage temperature range TSTG -55 to 150 °C --\nNotes:\n1. Functional operating conditions are given in Table 4 . Absolute maximum ratings are stress ratings only, and functional\noperation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent\ndamage to the device.\n2. Analog and Digital SS supply for USBPHY.\n3. Analog and Digital HS supply for USBPHY.\n4. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the\nsense pin.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 49\nTable 2. Absolute maximum ratings1,5\nCharacteristic Symbol Max Value Unit Notes\n5. Exposing device to Absolute Maximum Ratings conditions for long periods of time may affect reliability or cause permanent\ndamage.\nThis table provides the absolute maximum ratings for input signal voltage levels.\nTable 3. Absolute maximum ratings for input signal voltage levels1\nInterface Input signals Symbol Max DC V_input range Max undershoot and\novershoot voltage rangeUni\ntNote\ns\nDDR4 DRAM signals G1V IN GND to (G1V DD x 1.05) -0.3 to (G1V DD x 1.1) V 2, 3, 5\nEthernet interface, Ethernet\nmanagement interface 1 (EMI1),\n1588, IRQ11, FTM1, FTM2LVIN GND to (LV DD x 1.1) -0.3 to (LV DD x 1.15) V 2, 3\nIFC, SPI, IRQ[0:2], Tamper\nDetect, System Control,\nSYSCLK, DDRCLK, RTC,\nEVT[0:4], DFT, JTAG,\nDIFF_SYSCLK, CLK_OUT,\nQSPI, FTM[5:7],\neSDHC_DAT[4:7],\neSDHC_CMD/DAT0_DIR,\neSDHC_DAT123_DIR,\neSDHC_SYNC_IN/OUT,\nSDHC_VSOVIN GND to (OV DD x 1.1) -0.3 to (OV DD x 1.15) V 2, 3\nDUART, I2C, IRQ[3:10],\nUSB2/3_PWRFAULT,\nUSB2/3_DRVVBUS,\nEVT_B[5:8], LPUART[1:2],\nLPUART4, FTM3_CH[1:7],\nFTM4_CH[1:5], FTM8,\neSDHC_CD/WPDVIN GND to (DV DD x 1.1) -0.3 to (DV DD x 1.15)\neSDHC_DAT[0:3],\neSDHC_CMD, eSDHC_CLK,\nFTM4_CH[6:7], LPUART[3:6]EVIN GND to (EV DD x 1.1) -0.3 to (EV DD x 1.15) V 2, 3\nMain power supply for internal\ncircuitry of SerDesSnV IN GND to (SV DD x 1.05) -0.3 to (SnV DD x 1.1) V 2, 3\nEthernet management interface\n2 (EMI2), GPIO2TVIN GND to (TV DD x 1.05) -0.3 to (TV DD x 1.15) V 2, 3\nUSB PHY Transceiver signals USB_HV IN GND to (USB_HV DD x 1.05) -0.3 to (USB_HV DD x 1.15) V 2, 3\nUSB_SV IN GND to (USB_SV DD x 1.1) -0.3 to (USB_SV DD x 1.15) V 2, 3\nNotes:\n1. Functional operating conditions are given in Table 4 . Absolute maximum ratings are stress ratings only, and functional\noperation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent\ndamage to the device.\n2. Caution:  The input voltage level of the signals must not exceed corresponding Max DC V_input range. For example DDR4\nmust not exceed 5% of G1V DD.\n3. Caution:  (S, G, L, O, D, E, T) VIN, USB_HVIN, USB_SVIN may overshoot/undershoot to a voltage and for a maximum\nduration as shown in Figure 8 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n50 NXP Semiconductors\nTable 3. Absolute maximum ratings for input signal voltage levels1\nInterface Input signals Symbol Max DC V_input range Max undershoot and\novershoot voltage rangeUni\ntNote\ns\n5. Typical DDR interface uses ODT enabled mode. For tests purposes with ODT off mode, simulation should be done first so\nas to make sure that the overshoot signal level at the input pin does not exceed GVDD by more than 10%. The Overshoot/\nUndershoot period should comply with JEDEC standards.\n3.1.2 Recommended operating conditions\nThis table provides the recommended operating conditions for this chip.\nNOTE\nThe values shown are the recommended operating conditions\nand proper device operation outside these conditions is not\nguaranteed.\nTable 4. Recommended operating conditions\nCharacteristic Symbol Recommended\nvalueUnit Notes\nCore and platform supply voltage VDD 1.0 V ± 30 mV V 3, 4, 5, 8\n0.9 V core and platform supply voltage 0.9 V ± 30 mV\nPLL supply voltage (core PLL, platform, DDR) AVDD_CGA1 1.8 V ± 90 mV V 9\nAVDD_CGA2\nAVDD_D1\nAVDD_PLAT\nPLL supply voltage (SerDes, filtered from X nVDD) AVDD_SD1_PLL1\nAVDD_SD1_PLL21.35 V ± 67 mV V —\nAVDD_SD2_PLL1\nAVDD_SD2_PLL2\nSFP fuse programming TA_PROG_SFP 1.8 V ± 90 mV V 2\nThermal monitor unit supply TH_V DD 1.8 V ± 90 mV V —\nBattery Backed Security Monitor supply TA_BB_V DD 1.0 V ± 30 mV V 8\n0.9 V ± 30 mV\nIFC, IRQ[0:2], Tamper Detect, System Control, SYSCLK,\nDDRCLK, RTC, EVT[0:4], DFT, JTAG, DIFF_SYSCLK,\nCLK_OUT, QSPI, FTM[5:7], SPI, SDHC_DAT[4:7],\nSDHC_CMD_DIR, SDHC_DAT0_DIR,\nSDHC_DAT123_DIR, SDHC_SYNC_IN/OUT, SDHC_VSOVDD 1.8 V ± 90 mV V —\nDUART, I2C, IRQ[3:10], USB2/3_PWRFAULT,\nUSB2/3_DRVVBUS, EVT_B[5:8], LPUART[1:2], LPUART4,\nFTM3_CH[1:7], FTM4_CH[1:5], FTM8, SDHC_CD/WPDVDD 3.3 V ± 165 mV\n1.8 V ± 90 mVV —\nSDHC_DAT[0:3], SDHC_CMD, SDHC_CLK,\nFTM4_CH[6:7], LPUART3, LPUART5, LPUART6EVDD 3.3 V ±165 mV\n1.8 V ± 90 mVV —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 51\nTable 4. Recommended operating conditions (continued)\nCharacteristic Symbol Recommended\nvalueUnit Notes\nDDR4 DRAM I/O voltage G1V DD 1.2 V ± 60 mV V —\nMain power supply for internal circuitry of SerDes and pad\npower supply for SerDes receiversSVDD 1.0 V ± 50 mV V —\n0.9 V + 50 mV\n0.9 V - 30 mV\nPad power supply for SerDes transmitters XVDD 1.35 V ± 67 mV V —\nEthernet interface 1/2, Ethernet management interface 1\n(EMI1), 1588, IRQ11, FTM1, FTM2LVDD 2.5 V ± 125 mV\n1.8 V ± 90 mVV 1\nEthernet management interface 2 (EMI2), GPIO2 TVDD 2.5 V ± 125 mV\n1.8 V ± 90 mV\n1.2V ± 60 mVV\nUSB PHY 3.3 V high supply voltage USB_HV DD 3.3 V ± 165 mV V\nUSB PHY analog and digital HS supply USB_SDV DD 1.0 V ± 50 mV V 7, 8\n0.9 V + 50 mV\n0.9 V - 30 mV\nUSB PHY analog and digital SS supply USB_SV DD 1.0 V ± 50 mV V 6, 8\n0.9 V + 50 mV\n0.9 V - 30 mV\nInput voltage DDR4 DRAM signals G1V IN GND to G1V DD V —\nEthernet interface, Ethernet\nmanagement interface 1\n(EMI1), 1588, IRQ11, FTM1,\nFTM2LVIN GND to LV DD V —\nIFC, SPI, IRQ[0:2], Tamper\nDetect, System Control,\nSYSCLK, DDRCLK, RTC,\nEVT[0:4], DFT, JTAG,\nDIFF_SYSCLK, CLK_OUT,\nQSPI, FTM[5:7],\nSDHC_DAT[4:7],\nSDHC_CMD_DIR/\nDAT0_DIR,\nSDHC_DAT123_DIR,\nSDHC_SYNC_IN/OUT,\nSDHC_VSOVIN GND to OV DD V —\nDUART, I2C, IRQ[3:10],\nUSB2/3_PWRFAULT,\nUSB2/3_DRVVBUS,\nEVT_B[5:8], LPUART[1:2],\nLPUART4, FTM3_CH[1:7],\nFTM4_CH[1:5], FTM8,\nSDHC_CD/WPDVIN GND to DV DD V —\nSDHC_DAT[0:3],\nSDHC_CMD, SDHC_CLK,\nFTM4_CH[6:7], LPUART[3:6]EVIN GND to EV DD V —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n52 NXP Semiconductors\nTable 4. Recommended operating conditions (continued)\nCharacteristic Symbol Recommended\nvalueUnit Notes\nMain power supply for\ninternal circuitry of SerDesSVIN GND to SV DD V —\nEthernet management\ninterface 2 (EMI2), GPIO2TVIN GND to TV DD V —\nPHY transceiver signals USB transceiver supply for\nUSB PHYUSB_HV IN GND to\nUSBn_HV DDV —\nAnalog and digital HS supply\nfor USB PHYUSB_SV IN GND to\nUSB_SV DDV —\nOperating temperature range Normal operation TA,\nTJTA = 0°C (min) to\nTJ = 105°C (max)°C 10\nExtended temperature TA,\nTJTA = -40°C (min) to\nTJ = 105°C (max)°C 10\nSecure boot fuse\nprogrammingTA,\nTJTA = 0°C (min) to\nTJ = 105°C (max)°C 2\nNotes:\n1. RGMII is supported at 2.5 V or 1.8 V.\n2. TA_PROG_SFP must be supplied 1.8 V and the chip must operate in the specified fuse programming temperature range\nonly during secure boot fuse programming, subject to the power sequencing constraints shown in Power sequencing . For all\nother operating conditions, TA_PROG_SFP must be tied to GND.\n3. For additional information, see the core and platform supply voltage filtering section in the chip design checklist.\n4. Supply voltage specified at the voltage sense pin. Voltage input pins should be regulated to provide specified voltage at the\nsense pin.\n5. Operation at 1.08 V is allowable for up to 25 ms at initial power on.\n6. Analog and Digital SS supply for USB PHY.\n7. Analog and Digital HS supply for USB PHY.\n8. For supported voltage requirement for a given part number, see Table 144 .\n9. AVDD_PLAT, AVDD_CGA1, AVDD_CGA2, and AVDD_D1 are measured at the input to the filter and not at the pin of the\ndevice.\n10. For supported temperature range for a given part number, see Table 144 .\nThis figure shows the undershoot and overshoot voltages at the interfaces of the chip.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 53\nVIHMaximum overshoot\nVILGND\nMinimum undershoot\nNotes:D/E/S1/G1/L/O/T/USB*V DD\nThe overshoot/undershoot period should be less than 10% of shortest possible toggling period of the input signal \nor per input signal specific protocol requirement. For GPIO input signal overshoot/undershoot period, it should be \nless than 10% of the SYSCLK period.Overshoot/undershoot period\nFigure 8. Overshoot/undershoot voltage for G1V DD/OV DD/SV DD/TVDD/ LV DD/EV DD/DV DD/\nUSB_HV DD/USB_SV DD\nSee Table 4  for actual recommended core voltage. Voltage to the processor interface I/Os\nare provided through separate sets of supply pins and must be provided at the voltages\nshown in Table 4 . The input voltage threshold scales with respect to the associated I/O\nsupply voltage. OV DD, EV DD, DV DD, TV DD, and LV DD based receivers are simple\nCMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR\nSDRAM interface uses differential receivers referenced by the internally supplied\nreference signal as is appropriate for the JEDEC DDR4 electrical signaling standard. The\nDDR DQS receivers cannot be operated in single-ended fashion. The complement signal\nmust be properly driven and cannot be grounded.\n3.1.3 Output driver characteristics\nThis chip provides information on the characteristics of the output driver strengths.\nNOTE\nThese values are preliminary estimates.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n54 NXP Semiconductors\nTable 5. Output drive capability\nDriver type Output impedance (Ω) Supply Voltage Notes\nMinimum2Typical Maximum3\nDDR4 signal - 18(full-\nstrength\nmode)\n27(half-\nstrength\nmode)- G1V DD = 1.2 V 1\nEthernet interface, Ethernet\nmanagement interface 1 (EMI1), 1588,\nFTM1, FTM230 50 70 LVDD = 2.5V -\n30 45 60 LVDD = 1.8V -\nMDC of Ethernet management interface\n2 (EMI 2)45 65 100 TVDD = 1.2 V -\n40 55 75 TVDD = 1.8V -\n40 60 90 TVDD = 2.5V -\nMDIO of Ethernet management interface\n2 (EMI 2)30 40 60 TVDD = 1.2 V -\n25 33 44 TVDD = 1.8V -\n25 40 57 TVDD = 2.5V -\nIFC, SPI, EVT[0:4], JTAG, CLK_OUT,\nQSPI, FTM[5:7], eSDHC_DAT[4:7],\neSDHC_CMD/DAT0_DIR,\neSDHC_DAT123_DIR,\neSDHC_SYNC_OUT, SDHC_VS30 45 60 OVDD = 1.8 V -\neSDHC_DAT[0:3], eSDHC_CMD,\neSDHC_CLK, FTM4_CH[6:7],\nLPUART[3:6]45 65 90 EVDD = 3.3V -\n40 55 75 EVDD = 1.8V\nDUART, I2C, USB2/3_DRVVBUS,\nEVT_B[5:8], LPUART[1:2], LPUART4,\nFTM3_CH[1:7], FTM4_CH[1:5], FTM840 55 75 DVDD = 1.8V -\n45 65 90 DVDD = 3.3V\n1. The drive strength of the DDR4 in half-strength mode is at T j = 105°C and at G1V DD (min).\n2. Estimated number based on best case processed device.\n3. Estimated number based on worst case processed device.\n3.2 Power sequencing\nThe chip requires that its power rails be applied in a specific sequence in order to ensure\nproper device operation. For power up, these requirements are as follows:\n1.OV DD, DV DD, LV DD, EV DD, TV DD, XV DD, AV DD_CGA n, AV DD_PLAT,\nAV DD_D1, AV DD_SDn_PLL1, AV DD_SDn_PLL2, USB_HV DD. Drive\nTA_PROG_SFP = GND.\n• PORESET_B input must be driven asserted and held during this step.\n2. V DD, SV DD, TA_BB_V DD, USB_SDV DD, USB_SV DDElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 55\n• The 3.3 V (USB_HV DD) in Step 1 and 1.0 V (USB_SDV DD, USB_SV DD) in\nStep 2 supplies can power up in any sequence provided all these USB supplies\nramp up within 95 ms with respect to each other.\n3. G1V DD\nItems on the same line have no ordering requirement with respect to one another. Items\non separate lines must be ordered sequentially such that voltage rails on a previous step\nmust reach 90% of their value before the voltage rails on the current step reach 10% of\ntheir value.\nAll supplies must be at their stable values within 400 ms.\nNegate PORESET_B input when the required assertion/hold time has been met per Table\n23.\nNOTE\n• While V DD is ramping up, current may be supplied from\nVDD through LS1046A to G1V DD.\n• If using Trust Architecture Security Monitor battery backed\nfeatures, prior to VDD ramping up to the 0.5 V level,\nensure that OVDD is ramped to recommended operational\nvoltage and SYSCLK or DIFF_SYSCLK/\nDIFF_SYSCLK_B is running. These clocks should have a\nminimum frequency of 800 Hz and a maximum frequency\nnot greater than the supported system clock frequency for\nthe device.\n• Ramp rate requirements should be met per Table 12 .\n• While XVDD is ramping, current may be supplied from\nXVDD through chip to SVDD.\nWarning\nOnly 300,000 POR cycles are permitted per lifetime of a\ndevice. Note that this value is based on design estimates and is\npreliminary.\nFor secure boot fuse programming, use the following steps:\n1. After negation of PORESET_B, drive TA_PROG_SFP = 1.8 V after a required\nminimum delay per Table 6 .\n2. After fuse programming is complete, it is required to return TA_PROG_SFP = GND\nbefore the system is power cycled or powered down (V DD ramp down) per the\nrequired timing specified in Table 6 . See Security fuse processor  for additional\ndetails.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n56 NXP Semiconductors\nWarning\nNo activity other than that required for secure boot fuse\nprogramming is permitted while TA_PROG_SFP is driven\nto any voltage above GND, including the reading of the\nfuse block. The reading of the fuse block may only occur\nwhile TA_PROG_SFP = GND.\nThis figure shows the TA_PROG_SFP timing diagram.\nTA_PROG_SFP\nVDD\nPORESET_B90% OV DDFuse programming\ntTA_PROG_SFP_PROG\nNOTE:  TA_PROG_SFP must be stable at 1 .8 V prior to initiating fuse programming.tTA_PROG_SFP_DELAY10% TA_PROG_SFP\ntTA_PROG_SFP_RSTtTA_PROG_SFP_VDD10% TA_PROG_SFP\n90% V DD\n90% OV DD\nFigure 9. TA_PROG_SFP timing diagram\nThis table provides information on the power-down and power-up sequence parameters\nfor TA_PROG_SFP.\nTable 6. TA_PROG_SFP timing 5\nDriver type Min Max Unit Notes\ntTA_PROG_SFP_DELAY 100 — SYSCLKs 1\ntTA_PROG_SFP_PROG 0 — us 2\ntTA_PROG_SFP_VDD 0 — us 3\ntTA_PROG_SFP_RST 0 — us 4\nNotes:\n1. Delay required from the deassertion of PORESET_B to driving TA_PROG_SFP ramp up. Delay measured from\nPORESET_B deassertion at 90% OV DD to 10% TA_PROG_SFP ramp up.\n2. Delay required from fuse programming completion to TA_PROG_SFP ramp down start. Fuse programming must complete\nwhile TA_PROG_SFP is stable at 1.8 V. No activity other than that required for secure boot fuse programming is permitted\nwhile TA_PROG_SFP is driven to any voltage above GND, including the reading of the fuse block. The reading of the fuse\nblock may only occur while TA_PROG_SFP = GND. After fuse programming is complete, it is required to return\nTA_PROG_SFP = GND.\n3. Delay required from TA_PROG_SFP ramp-down complete to V DD ramp-down start. TA_PROG_SFP must be grounded to\nminimum 10% TA_PROG_SFP before V DD reaches 90% V DD.\n4. Delay required from TA_PROG_SFP ramp-down complete to PORESET_B assertion. TA_PROG_SFP must be grounded\nto minimum 10% TA_PROG_SFP before PORESET_B assertion reaches 90% OV DD.\n5. Only six secure boot fuse programming events are permitted per lifetime of a device.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 57\n3.3 Power-down requirements\nThe power-down cycle must complete such that power supply values are below 0.4 V\nbefore a new power-up cycle can be started.\nIf performing secure boot fuse programming per the requirements in Power sequencing , it\nis required that TA_PROG_SFP = GND before the system is power cycled\n(PORESET_B assertion) or powered down (V DD ramp down) per the required timing\nspecified in Power sequencing .\n3.4 Power characteristics\nThis table provides the power dissipations of the V DD supply and SerDes supply (SV DD)\nfor various operating platform clock frequencies versus the core and DDR clock\nfrequencies.\nTable 7. LS1046A core power dissipation9\nCore\nfreque\nncy\n(MHz)Platform/\nFMan\nfrequency\n(MHz)DDR\nfrequen\ncy\n(MHz)VDD (V) SVDD\n(V)Junction\ntemperatu\nre (ºC)Power\nmodePower (W) Total Core\nand\nplatform\npower\n(W)1Notes\nVDD SVDD8\n1800 700/800 2100 1.0 1.0 65 Typical 8.5 0.9 9.4 2, 3\n85 Thermal 11.4 0.9 12.3 4, 7\nMaximum 14.3 0.9 15.2 5, 6, 7\n105 Thermal 14.4 0.9 15.3 4, 7\nMaximum 17.3 0.9 18.2 5, 6, 7\n1600 700/800 2100 1.0 1.0 65 Typical 7.7 0.9 8.7 2, 3\n85 Thermal 10.7 0.9 11.6 4, 7\nMaximum 13.2 0.9 14.2 5, 6, 7\n105 Thermal 13.7 0.9 14.6 4, 7\nMaximum 16.3 0.9 17.2 5, 6, 7\n1400 600/600 2100 1.0 1.0 65 Typical 7.3 0.9 8.2 2, 3\n85 Thermal 8.7 0.9 9.6 4, 7\nMaximum 11.1 0.9 12.0 5, 6, 7\n105 Thermal 10.5 0.9 11.5 4, 7\nMaximum 12.9 0.9 13.8 5, 6, 7\n1200 400/600 1600 1.0 1.0 65 Typical 6.4 0.9 7.3 2, 3, 10\n85 Thermal 7.7 0.9 8.6 4, 7, 10\nMaximum 9.8 0.9 10.7 5, 6, 7, 10\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n58 NXP Semiconductors\nTable 7. LS1046A core power dissipation9 (continued)\nCore\nfreque\nncy\n(MHz)Platform/\nFMan\nfrequency\n(MHz)DDR\nfrequen\ncy\n(MHz)VDD (V) SVDD\n(V)Junction\ntemperatu\nre (ºC)Power\nmodePower (W) Total Core\nand\nplatform\npower\n(W)1Notes\nVDD SVDD8\n105 Thermal 9.6 0.9 10.5 4, 7, 10\nMaximum 11.6 0.9 12.5 5, 6, 7, 10\n1200 400/600 1600 0.9 0.9 65 Typical 4.9 0.7 5.6 2, 3\n85 Thermal 5.9 0.7 6.6 4, 7\nMaximum 7.4 0.7 8.2 5, 6, 7\n105 Thermal 7.2 0.7 8.0 4, 7\nMaximum 8.8 0.7 9.5 5, 6, 7\n1. Combined power of V DD and SV DD with DDR controller and all SerDes banks active. Does not include I/O power.\n2. Typical power assumes Dhrystone running with activity factor of 70% (on all cores) and executing DMA on the platform\nwith 100% activity factor.\n3. Typical power based on nominal, processed device.\n4. Thermal power assumes Dhrystone running with activity factor of 70% (on all cores) and executing DMA on the\nplatform at 100% activity factor.\n5. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and executing DMA on the\nplatform at 115% activity factor.\n6. Maximum power is provided for power supply design sizing.\n7. Thermal and maximum power are based on worst case processed device.\n8. Total SV DD Power conditions:\na. SerDes 1 : XFI x2, 10 Gbaud\nb. SerDes 1 : SGMII x2, 1.25 Gbaud\nc. SerDes 2 : PEX x2, 5 Gbaud\n9. Power numbers are only applicable to part numbering offering from Table 144 . For example: A 1.8GHz offering part\nwhen runs at 1.4GHz will have power numbers higher than listed for 1.4GHz.\n10. These power numbers are valid when purchasing the 1400MHz device and running the clocks at these conditions.\nTable 8. LS1026A core power dissipation9\nCore\nfreque\nncy\n(MHz)Platform/\nFMan\nfrequency\n(MHz)DDR\nfrequen\ncy\n(MHz)VDD (V) SVDD\n(V)Junction\ntempera\nture (ºC)Power\nmodePower (W) Total Core\nand\nplatform\npower\n(W)1Notes\nVDD SVDD8\n1800 700/800 2100 1.0 1.0 65 Typical 6.7 0.9 7.6 2, 3\n85 Thermal 9.3 0.9 10.2 4, 7\nMaximum 11.5 0.9 12.4 5, 6, 7\n105 Thermal 12.3 0.9 13.2 4, 7\nMaximum 14.5 0.9 15.4 5, 6, 7\n1600 700/800 2100 1.0 1.0 65 Typical 6.2 0.9 7.1 2, 3\n85 Thermal 8.7 0.9 9.6 4, 7\nMaximum 10.7 0.9 11.6 5, 6, 7\n105 Thermal 11.7 0.9 12.6 4, 7\nMaximum 13.7 0.9 14.6 5, 6, 7\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 59\nTable 8. LS1026A core power dissipation9 (continued)\nCore\nfreque\nncy\n(MHz)Platform/\nFMan\nfrequency\n(MHz)DDR\nfrequen\ncy\n(MHz)VDD (V) SVDD\n(V)Junction\ntempera\nture (ºC)Power\nmodePower (W) Total Core\nand\nplatform\npower\n(W)1Notes\nVDD SVDD8\n1400 600/600 2100 1.0 1.0 65 Typical 6.0 0.9 6.9 2, 3\n85 Thermal 7.2 0.9 8.1 4, 7\nMaximum 9.1 0.9 10.0 5, 6, 7\n105 Thermal 9.0 0.9 10.0 4, 7\nMaximum 10.9 0.9 11.8 5, 6, 7\n1200 400/600 1600 1.0 1.0 65 Typical 5.2 0.9 6.2 2, 3, 10\n85 Thermal 6.4 0.9 7.3 4, 7, 10\nMaximum 8.0 0.9 9.0 5, 6, 7, 10\n105 Thermal 8.3 0.9 9.2 4, 7, 10\nMaximum 9.9 0.9 10.8 5, 6, 7, 10\n1200 400/600 1600 0.9 0.9 65 Typical 3.9 0.7 4.7 2, 3\n85 Thermal 4.7 0.7 5.5 4, 7\nMaximum 6.0 0.7 6.7 5, 6, 7\n105 Thermal 6.1 0.7 6.9 4, 7\nMaximum 7.3 0.7 8.1 5, 6, 7\n1. Combined power of V DD and SV DD with DDR controller and all SerDes banks active. Does not include I/O power.\n2. Typical power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the platform\nwith 100% activity factor.\n3. Typical power based on nominal, processed device.\n4. Thermal power assumes Dhrystone running with activity factor of 80% (on all cores) and executing DMA on the\nplatform at 100% activity factor.\n5. Maximum power assumes Dhrystone running with activity factor at 100% (on all cores) and executing DMA on the\nplatform at 115% activity factor.\n6. Maximum power is provided for power supply design sizing.\n7. Thermal and maximum power are based on worst case processed device.\n8. Total SV DD power conditions:\na. SerDes 1 : XFI x2, 10 Gbaud\nb. SerDes 1 : SGMII x2, 1.25 Gbaud\nc. SerDes 2 : PEX x2, 5 Gbaud\n9. Power numbers are only applicable to part numbering offering from Table 144 . For example: A 1.8GHz offering part\nwhen runs at 1.4GHz will have power numbers higher than listed for 1.4GHz.\n10. These power numbers are valid when purchasing the 1400MHz device and running the clocks at these conditions.\n3.4.1 Low-power mode saving estimation\nSee this table for low-power mode savings.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n60 NXP Semiconductors\nTable 9. Low-power mode savings, 65C1, 2, 3\nMode Core\nFrequency =\n1.2 GHz\n(VDD =0.9V)Core\nFrequency =\n1.2 GHz\n(VDD =1.0V)Core\nFrequency =\n1.4 GHz\n(VDD =1.0V)Core\nFrequency =\n1.6 GHz\n(VDD =1.0V)Core\nFrequency =\n1.8 GHz\n(VDD =1.0V)Units Comments Note\ns\nPW15 0.71 0.74 0.77 0.88 0.99 Watts Saving realized moving\nfrom run to PW15 state,\nsingle core. Arm in\nSTANDBYWFI/WFE4\nPH20 0.05 0.17 0.21 0.24 0.26 Watts Saving realized moving\nfrom PW15 to PH20 state,\nsingle core. Arm in\nSTANDBYWFI/ WFE-\nretain\nLPM20 1.02 1.46 1.70 1.94 2.18 Watts Saving realized moving\nfrom PW15 to LPM20 per\ndevice5\nNotes:\n1. Power for VDD only\n2. Typical power assumes Dhrystone running with activity factor of 70%\n3. Typical power based on nominal process distribution for this device.\n4. PW15 power savings with 1 core. Maximum savings would be N times, where N is the number of used cores.\n5. LPM20 has all platform clocks disabled.\n3.5 I/O power dissipation\nThis table provides the estimated I/O power numbers for each block: DDR, PCI Express,\nIFC, Ethernet controller, SGMII, eSDHC, USB, SPI, DUART, IIC, SATA, and GPIO.\nNote that these numbers are based on design estimates only.\nTable 10. IO power supply estimated values\nInterface Parameter Symbol Typical Unit Notes\nDDR4 x64 2100 MT/s\ndata rateG1VDD (1.2 V) 990 mW 1, 2\nx64 1600 MT/s\ndata rate860\nx64 2100 MT/s\ndata rate761 mW 1, 7\nx64 1600 MT/s\ndata rate660\nx32 2100 MT/s\ndata rate740 mW 1, 2\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 61\nTable 10. IO power supply estimated values (continued)\nx32 1600 MT/s\ndata rate637\nx32 2100 MT/s\ndata rate518 mW 1, 7\nx32 1600 MT/s\ndata rate490\nPCI Express x1, 2.5 Gbaud XVDD (1.35 V) 79 mW 1, 3\nx2, 2.5 Gbaud 132 mW\nx4, 2.5 Gbaud 237 mW\nx1, 5 Gbaud 80 mW\nx2, 5 Gbaud 133 mW\nx4, 5 Gbaud 239 mW\nx1, 8 Gbaud 81 mW\nx2, 8 Gbaud 136 mW\nx4, 8 Gbaud 245 mW\nSGMII x1, 1.25 Gbaud XVDD (1.35 V) 77 mW 1, 3\nx2, 1.25 Gbaud 127 mW\nx3, 1.25 Gbaud 177 mW\nx4, 1.25 Gbaud 227 mW\nx1, 3.125 Gbaud 79 mW\nx2, 3.125 Gbaud 132 mW\nx3, 3.125 Gbaud 184 mW\nQSGMII x1, 5 Gbaud XVDD (1.35 V) 80 mW 1, 3\nXFI x1, 10 Gbaud XVDD (1.35 V) 81 mW 1, 3\nx2, 10 Gbaud 136 mW\nSATA (per port) 3.0 Gbaud XVDD (1.35 V) 73 mW 1, 3\n6.0 Gbaud 74 mW\nUSB1/USB2/USB3\n(per PHY)x1 Super speed\nmodeUSB_HVDD (3.3 V) 46 mW 1, 5\nUSB_SVDD (1 V) 37 mW\nUSB_SDVDD (1 V) 4 mW\nUSB1/USB2/USB3\n(per PHY)x1 High speed\nmodeUSB_HVDD (3.3 V) 79 mW 1, 5\nUSB_SVDD (1 V) 0.31 mW\nUSB_SDVDD (1 V) 4.9 mW\nIFC 16-bit, 100 MHz OVDD (1.8 V) 60 mW 1\nDUART . DVDD (3.3 V) 18 mW 1\nDVDD (1.8 V) 9 mW\nI2C . DVDD (3.3 V) 17 mW 1\nDVDD (1.8 V) 9 mW\nSPI . OVDD (1.8 V) 8 mW 1, 9\neSDHC . EVDD (3.3 V) 19 mW 1, 9\n. EVDD (1.8V) 21 mW\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n62 NXP Semiconductors\nTable 10. IO power supply estimated values (continued)\nSystem control . OVDD (1.8 V) 16 mW 1, 9\nEC1 RGMII LVDD (2.5 V) 24 mW 1, 9\nLVDD (1.8 V) 17 mW\nEC2 RGMII LVDD (2.5 V) 24 mW\nLVDD (1.8 V) 17 mW\nQSPI . OVDD (1.8V) 17 mW 1, 9\nIEEE1588 . LVDD (2.5 V) 14 mW 1, 9\nLVDD (1.8 V) 10 mW\nJTAG + DFT . OVDD (1.8V) 10 mW 1, 9\nGPIO x8 3.3 V 5 mW 1, 4, 9\n2.5 V 4 mW\n1.8 V 3 mW\nPLL core and\nsystem (per PLL). AVDD_CGA1,\nAVDD_CGA2,\nAVDD_PLAT (1.8\nV)30 mW 1, 9\nPLL DDR . AVDD_D1 (1.8 V) 30 mW 1, 9\nPLL SerDes . AVDD_SD1_PLL1,\nAVDD_SD1_PLL2,\nAVDD_SD2_PLL1,\nAVDD_SD2_PLL2\n(1.35 V)100 mW 1, 9\nInterrupts (IRQ) . OVDD (1.8 V) 4 mW 1\nDVDD (1.8 V) 9 mW\nDVDD (3.3 V) 18 mW\nLVDD (2.5 V) 2 mW\nLVDD (1.8 V) 1 mW\nEthernet\nmanagement\ninterface 1. LVDD (2.5 V) 3 mW 1\nLVDD (1.8 V) 2 mW\nEthernet\nmanagement\ninterface 2. TVDD (2.5 V) 3 mW 1\nTVDD (1.8 V) 2 mW\nTVDD (1.2 V) 2 mW\nTA_PROG_SFP . TA_PROG_SFP\n(1.8 V)173 mW 6\nTH_VDD . TH_VDD (1.8 V) 18 mW\n1. The typical values are estimates and based on simulations at nominal recommended voltage for the I/O power supply and\nassuming 105°C junction temperature.\n2. Typical DDR4 power numbers are based on two Rank DIMM with 40% utilization.\n3. The total power numbers of XVDD is dependent on customer application use case. This table lists all the SerDes\nconfigurations possible for the device. To get the X1VDD power numbers, the user should add the combined lanes to match\nto the total SerDes Lanes used, not simply multiply the power numbers by the number of lanes.\n4. GPIOs are supported on OVDD, LVDD, DVDD, TVDD and EVDD power rails.\n5. USB power supply pins are shared between three USB controllers.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 63\nTable 10. IO power supply estimated values\n6. The maximum power requirement is during programming. No active power beyond leakage levels should be drawn and the\nsupply must be grounded when not programming.\n7. Typical DDR4 power numbers are based on single Rank DIMM with 40% utilization.\n9. Assuming 15 pF total capacitance load per pin.\nTable 11. TA_BB_VDD power dissipation\nSupply Maximum Unit Notes\nTA_BB_VDD (SoC off, 40°C) 40 μW 1\nTA_BB_VDD (SoC off, 70°C) 55 μW 1\nNote:  1. When SoC is off, TA_BB_VDD may be supplied by battery power to retain the Zeroizable Master Key and other trust\narchitecture state. Board should implement a PMIC, which switches TA_BB_VDD to battery when SoC is powered down. See\nthe Device reference manual trust architecture chapter for more information.\n3.6 Power-on ramp rate\nThis section describes the AC electrical specifications for the power-on ramp rate\nrequirements. Controlling the maximum power-on ramp rate is required to avoid excess\nin-rush current.\nThis table provides the power supply ramp rate specifications.\nTable 12. Power supply ramp rate\nParameter Min Max Unit Notes\nRequired ramp rate for all voltage supplies (including OV DD/DV DD/G1V DD/\nSVDD/XV DD/LVDD/EV DD/TVDD all core and platform V DD supplies,\nTA_PROG_SFP, and all AV DD supplies.)— 25 V/ms 1, 2\nRequired ramp rate for TA_PROG_SFP --- 25 V/ms 1,2\nRequired ramp rate for USB_HVDD --- 26.7 V/ms 1,2\nNotes:\n1. Ramp rate is specified as a linear ramp from 10% to 90%. If non-linear (for example, exponential), the maximum rate of\nchange from 200 mV to 500 mV is the most critical as this range might falsely trigger the ESD circuitry.\n2. Over full recommended operating temperature range. See Table 4 .\n3.7 Input clocksElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n64 NXP Semiconductors\n3.7.1 System clock (SYSCLK)\nThis section describes the system clock DC electrical characteristics and AC timing\nspecifications.\n3.7.1.1 SYSCLK DC electrical characteristics\nThis table provides the SYSCLK DC characteristics.\nTable 13. SYSCLK DC electrical characteristics\nParameter Symbol Min Typical Max Unit Notes\nInput high voltage VIH 0.7 x OV DD — — V 1\nInput low voltage VIL — — 0.3 x OV DD V 1\nInput capacitance CIN — 7 12 pF —\nInput current (V IN= 0 V or V IN =\nOVDD)IIN — — ± 50 µA 2\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max OV IN values found in Table 4 .\n2. At recommended operating conditions with OV DD= 1.8 V. See Table 4 .\n3.7.1.2 SYSCLK AC timing specifications\nThis table provides the SYSCLK AC timing specifications.\nTable 14. SYSCLK AC timing specifications1, 5\nParameter/condition Symbol Min Typ Max Unit Notes\nSYSCLK frequency fSYSCLK 100.0 MHz 1\nSYSCLK cycle time tSYSCLK 10.0 ns 1\nSYSCLK duty cycle tKHK/tSYSCLK 40 — 60 % 1\nSYSCLK slew rate — 1 — 4 V/ns 2\nSYSCLK peak period jitter — — — ± 150 ps —\nSYSCLK jitter phase noise at -56 dBc — — — 500 kHz 3\nAC Input Swing Limits at 1.8 V OV DDΔVAC 1.08 — 1.8 V —\nNotes:\n1. Measured at the rising edge and/or the falling edge at OV DD/2.\n2. Slew rate as measured from 0.35 x OV DD to 0.65 x OV DD.\n3. Phase noise is calculated as FFT of TIE jitter.\n4. At recommended operating conditions with OV DD = 1.8 V. See Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 65\n3.7.1.3 USB 3.0 reference clock requirements\nThis table summarizes the requirements of the reference clock provided to the USB 3.0\nSSPHY. There are two options for the reference clock of USB PHY: SYSCLK or\nDIFF_SYSCLK/DIFF_SYSCLK_B. The following table provides the additional\nrequirements when SYSCLK or DIFF_SYSCLK/DIFF_SYSCLK_B is used as USB\nREFCLK. This table can also be used for 100 MHz reference clock requirements.\nTable 15. Reference clock requirements\nParameter Symbol Min Typ Max Unit Notes\nReference clock frequency offset FREF_OFFSET -300 — 300 ppm —\nReference clock random jitter (RMS) RMSJREF_CLK — — 3 ps 1, 2\nReference clock deterministic jitter DJREF_CLK — — 150 ps 3\nDuty cycle DCREF_CLK 40 — 60 % —\nNotes:\n1. 1.5 MHz to Nyquist frequency. For example, for 100 MHz reference clock, the Nyquist frequency is 50 MHz.\n2. The peak-to-peak Rj specification is calculated as 14.069 times the RMS Rj for 10-12 BER.\n3. DJ across all frequencies.\n3.7.2 Spread-spectrum sources\nSpread-spectrum clock sources are an increasingly popular way to control\nelectromagnetic interference emissions (EMI) by spreading the emitted noise to a wider\nspectrum and reducing the peak noise magnitude in order to meet industry and\ngovernment requirements. These clock sources intentionally add long-term jitter to\ndiffuse the EMI spectral content.\nThe jitter specification given in this table considers short-term (cycle-to-cycle) jitter only.\nThe clock generator\'s cycle-to-cycle output jitter should meet the chip\'s input cycle-to-\ncycle jitter requirement.\nFrequency modulation and spread are separate concerns; the chip is compatible with\nspread-spectrum sources if the recommendations listed in this table are observed.\nTable 16. Spread-spectrum clock source recommendations1\nParameter Min Max Unit Notes\nFrequency modulation — 60 kHz —\nFrequency spread — 1.0 % —\nNotes:\n1. At recommended operating conditions with OVDD = 1.8 V. See Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n66 NXP Semiconductors\nCAUTION\nThe processor\'s minimum and maximum SYSCLK and core/\nplatform/DDR frequencies must not be exceeded, regardless of\nthe type of clock source. Therefore, systems in which the\nprocessor is operated at its maximum rated core/platform/DDR\nfrequency should use only down-spreading to avoid violating\nthe stated limits.\n3.7.3 Real-time clock timing (RTC)\nThe real-time clock timing (RTC) input is sampled by the platform clock. The output of\nthe sampling latch is then used as an input to the Watchdog, Flextimer, 1588 Timer and\nsnvs unit; there is no need for jitter specification. The minimum period of the RTC signal\nshould be greater than or equal to 16x the period of the platform clock with a 50% duty\ncycle. There is no minimum RTC frequency; RTC may be pulled to ground, if not\nneeded.\n3.7.4 Gigabit Ethernet reference clock timing\nThis table provides the Ethernet gigabit reference clock DC electrical characteristics with\nLVDD = 2.5 V / 1.8 V.\nTable 17. EC n_GTX_CLK125 DC electrical characteristics (LV DD =  2.5 V / 1.8 V)1\nParameter Symbol Min Typical Max Unit Notes\nInput high voltage VIH 0.7 x\nLVDD— — V 2\nInput low voltage VIL — — 0.2 x\nLVDDV 2\nInput capacitance CIN — — 6 pF —\nInput current (V IN = 0 V or V IN = LV DD) IIN — — ± 50 µA 3\nNotes:\n1. For recommended operating conditions, see Table 4 .\n2. The min V IL and max V IH values are based on the respective min and max V IN values found in Table 4 .\n3. The symbol V IN, in this case, represents the LV IN symbol referenced in Table 4 .\nThis table provides the Ethernet gigabit reference clock AC timing specifications.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 67\nTable 18. EC n_GTX_CLK125 AC timing specifications 1\nParameter/Condition Symbol Min Typical Max Unit Notes\nECn_GTX_CLK125 frequency fG125 125 - 100 ppm 125 125 + 100 ppm MHz —\nECn_GTX_CLK125 cycle time tG125 -- 8 -- ns —\nECn_GTX_CLK125 rise and fall time tG125R /tG125F — —0.75ns 2\nECn_GTX_CLK125 duty cycle\n1000Base-T for RGMIItG125H /tG125 40 — 60 % 3\nNotes:\n1. At recommended operating conditions with LV DD = 1.8 V ± 90mV / 2.5 V ± 125 mV. See Table 4 .\n2. Rise times are measured from 20% of LV DD to 80% of LV DD. Fall times are measured from 80% of LV DD to 20% of LV DD.\n3. EC n_GTX_CLK125 is used to generate the GTX clock for the Ethernet transmitter. See RGMII AC timing specifications  for\nduty cycle for the 10Base-T and 100Base-T reference clocks.\n3.7.5 DDR clock (DDRCLK)\nThis section provides the DDRCLK DC electrical characteristics and AC timing\nspecifications.\n3.7.5.1 DDRCLK DC electrical characteristics\nThis table provides the DDRCLK DC electrical characteristics.\nTable 19. DDRCLK DC electrical characteristics3\nParameter Symbol Min Typical Max Unit Notes\nInput high voltage VIH 0.7 x OV DD — — V 1\nInput low voltage VIL — — 0.3 x OV DD V 1\nInput capacitance CIN — 7 12 pF —\nInput current (V IN= 0V or V IN = OV DD)IIN — — ± 50 μA 2\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max OV IN values found in Table 4 .\n2. The symbol OV IN, in this case, represents the OV IN symbol referenced in Table 4 .\n3. At recommended operating conditions with OV DD = 1.8 V. See Table 4 .\n3.7.5.2 DDRCLK AC timing specifications\nThis table provides the DDRCLK AC timing specifications.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n68 NXP Semiconductors\nTable 20. DDRCLK AC timing specifications5\nParameter/Condition Symbol Min Typ Max Unit Notes\nDDRCLK frequency fDDRCLK 100.0 MHz 1, 2\nDDRCLK cycle time tDDRCLK 10.0 ns 1, 2\nDDRCLK duty cycle tKHK/tDDRCLK 40 — 60 % 2\nDDRCLK slew rate — 1 — 4 V/ns 3\nDDRCLK peak period jitter — — — ± 150 ps —\nDDRCLK jitter phase noise at -56 dBc — — — 500 kHz 4\nAC Input Swing Limits at 1.8 V OV DDΔVAC 1.08 — 1.8 V —\nNotes:\n1. Caution: The relevant clock ratio settings must be chosen such that the resulting DDRCLK frequencies do not exceed\ntheir respective maximum or minimum operating frequencies.\n2. Measured at the rising edge and/or the falling edge at OV DD/2.\n3. Slew rate as measured from 0.35 x OV DD to 0.65 x OV DD.\n4. Phase noise is calculated as FFT of TIE jitter.\n5. At recommended operating conditions with OV DD = 1.8V. See Table 4 .\n3.7.6 Differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B)\ntiming specifications\nSingle Source clocking mode requires single onboard oscillator to provide reference\nclock input to Differential System clock pair (DIFF_SYSCLK/DIFF_SYSCLK_B).\nThis Differential clock pair input provides clock to Core, Platform, DDR and USB PLL\'s\nThis figure shows a receiver reference diagram of the Differential System clock.\nDIFF_SYSCLK\nDIFF_SYSCLK_B100 OhmLVDS\nRX\nFigure 10. LVDS receiver\nThis section provides the differential system clock DC and AC timing specifications.\n3.7.6.1 Differential system clock DC electrical characteristics\nThe differential system clock receiver voltage requirements are as specified in the\nRecommended operating conditions  table.\nThe differential system clock can also be single-ended. For this, DIFF_SYSCLK_B\nshould be connected to OV DD/2.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 69\nThis table provides the differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B)\nDC specifications.\nTable 21. Differential system clock DC electrical characteristics1\nParameter Symbol Min Typical Max Unit Notes\nInput differential voltage swing Vid 100 - 600 mV 2\nInput common mode voltage Vicm 50 - 1570 mV -\nPower supply current Icc - - 5 mA -\nInput capacitance Cin 1.45 1.5 1.55 pF -\nNote:\n1. At recommended operating conditions with OV DD = 1.8 V, see Table 4  for details.\n2. Input differential voltage swing (Vid) specified is equal to |VDIFF_SYSCLK_P - VDIFF_SYSCLK_N|\nThis figure shows the differential system clock (DIFF_SYSCLK) input DC\nspecifications.\nVDIFF_SYSCLK_P\nVDIFF_SYSCLK_N100 mV < Input amplitude or differential peak < 600 mV\nVmax < 1870 mV\n50 mV < Vcm < 1570 mV\nVmin > -250 mV(Vid)\nFigure 11. DIFF_SYSCLK input DC requirements (external DC-coupled)\n3.7.6.2 Differential system clock AC timing specifications\nSpread spectrum clocking is not supported on differential system clock pair input.\nThis table provides the differential system clock (DIFF_SYSCLK/DIFF_SYSCLK_B)\nAC specifications.\nTable 22. Differential system clock AC electrical characteristics1\nParameter Symbol Min Typical Max Unit Notes\nDIFF_SYSCLK/DIFF_SYSCLK_B\nfrequency rangetDIFF_SYSCLK - 100 - MHz -\nDIFF_SYSCLK/DIFF_SYSCLK_B\nfrequency tolerancetDIFF_TOL -300 - +300 ppm -\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n70 NXP Semiconductors\nTable 22. Differential system clock AC electrical characteristics1 (continued)\nParameter Symbol Min Typical Max Unit Notes\nDuty cycle tDIFF_DUTY 40 50 60 % -\nNote:\n1. This is evaluated with supply noise profile at +/- 5% sine wave\n2. At recommended operating conditions with OV DD = 1.8 V, see Table 4\n3.7.7 Other input clocks\nA description of the overall clocking of this device is available in the chip reference\nmanual in the form of a clock subsystem block diagram. For information about the input\nclock requirements of functional sourced external of the chip, such as SerDes, Ethernet\nmanagement, eSDHC, and IFC, see the specific interface section.\n3.8 RESET initialization\nThis table provides the AC timing specifications for the RESET initialization timing.\nTable 23. RESET Initialization timing specifications\nParameter/Condition Min Max Unit Notes\nRequired assertion time of PORESET_B after all power rails are stable 1 — ms 1\nRequired input assertion time of HRESET_B 32 — SYSCLKs 2, 3\nMaximum rise/fall time of HRESET_B — 10 SYSCLK 4, 6\nMaximum rise/fall time of PORESET_B — 1 SYSCLK 4, 7\nInput setup time for POR configs (other than cfg_eng_use0) with\nrespect to negation of PORESET_B4 — SYSCLKs 2, 5\nInput hold time for all POR configs with respect to negation of\nPORESET_B2 — SYSCLKs 2\nMaximum valid-to-high impedance time for actively driven POR\nconfigs with respect to negation of PORESET_B— 5 SYSCLKs 2\nNotes:\n1. PORESET_B must be driven asserted before the core and platform power supplies are powered up.\n2. SYSCLK is the primary clock input for the chip.\n3. The device asserts HRESET_B as an output when PORESET_B is asserted to initiate the power-on reset process. The\ndevice releases HRESET_B sometime after PORESET_B is deasserted. The exact sequencing of HRESET_B deassertion is\ndocumented in the reference manual\'s "Power-on Reset Sequence" section.\n4. The system/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is\nguaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.\n5. For proper clock selection, terminate cfg_eng_use0 with a pull up or pull down of 4.7 kΩ to ensure that the signal will have\na valid state as soon as the IO voltage reach its operating condition.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 71\nTable 23. RESET Initialization timing specifications\nParameter/Condition Min Max Unit Notes\n6. For HRESET_B the rise/fall time should not exceed 10 SYSCLKs. Rise time refers to signal transitions from 20% to 70% of\nO1VDD. Fall time refers to transitions from 70% to 20% of O1VDD.\n7. For PORESET_B the rise/fall time should not exceed 1 SYSCLK. Rise time refers to signal transitions from 20% to 70% of\nOVDD. Fall time refers to transitions from 70% to 20% of OVDD.\n3.9 DDR4 SDRAM controller\nThis section describes the DC and AC electrical specifications for the DDR4 SDRAM\ncontroller interface. Note that the required G1V DD(typ) voltage is 1.2 V when interfacing\nto DDR4 SDRAM.\n3.9.1 DDR4 SDRAM interface DC electrical characteristics\nThis table provides the recommended operating conditions for the DDR SDRAM\ncontroller when interfacing to DDR4 SDRAM.\nTable 24. DDR4 SDRAM interface DC electrical characteristics (G1V DD = 1.2 V)1\nParameter Symbol Min Max Unit Notes\nInput low VIL — 0.7 x G1V DD - 0.175 V 3\nInput high VIH 0.7 x G1V DD +\n0.175— V 3\nI/O leakage current IOZ -200 200 μA\nNotes:\n1. G1V DD is expected to be within 60 mV of the DRAM\'s voltage supply at all times. The DRAM\'s and memory controller\'s\nvoltage supply may or may not be from the same source.\n2. V TT and VREFCA are applied directly to the DRAM device. Both V TT and VREFCA voltages must track G1V DD/2.\n3. Input capacitance load for DQ, DQS, and DQS_B are available in the IBIS models.\n4. See the IBIS model for the complete output IV curve characteristics.\n5. Output leakage is measured with all outputs disabled, 0V ≤ VOUT ≤ G1V DD\n6. For recommended operating conditions, see Table 4 .\n3.9.2 DDR4 SDRAM interface AC timing specifications\nThis section provides the AC timing specifications for the DDR SDRAM controller\ninterface. The DDR controller supports DDR4 memories. Note that the required\nGV DD(typ) voltage is 1.2 V when interfacing to DDR4 SDRAM.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n72 NXP Semiconductors\n3.9.2.1 DDR4 SDRAM interface input AC timing specifications\nThis table provides the input AC timing specifications for the DDR controller when\ninterfacing to DDR4 SDRAM.\nTable 25. DDR4 SDRAM interface input AC timing specifications 1\nParameter Symbol Min Max Unit Notes\nAC input low voltage\n≤ 2100 MT/s data rateVILAC — 0.7 x G1V DD - 0.175 V —\nAC input high voltage\n≤ 2100 MT/s data rateVIHAC 0.7 x G1V DD +\n0.175— V —\nNote:\n1. For recommended operating conditions, see Table 4 .\nThis table provides the input AC timing specifications for the DDR controller when\ninterfacing to DDR4 SDRAM.\nTable 26. DDR4 SDRAM interface input AC timing specifications 3\nParameter Symbol Min Max Unit Notes\nController skew for MDQS-MDQ/MECC tCISKEW — — ps 1\n2100 MT/s data rate -80 80\n1800 MT/s data rate -93 93\n1600 MT/s data rate -112 112\n1300 MT/s data rate -125 125\nTolerated Skew for MDQS-MDQ/MECC tDISKEW — — ps 2\n2100 MT/s data rate -154 154\n1800 MT/s data rate -175 175\n1600 MT/s data rate -200 200\n1300 MT/s data rate -250 250\nNotes:\n1. tCISKEW  represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that\nis captured with MDQS[n]. This must be subtracted from the total timing budget.\n2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t DISKEW . This can be\ndetermined by the following equation: t DISKEW  = ±(T ÷ 4 - abs (t CISKEW )) where T is the clock period and abs(t CISKEW ) is the\nabsolute value of t CISKEW .\n3. For recommended operating conditions, see Table 4 .\nThis figure shows the DDR4 SDRAM interface input timing diagram.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 73\ntMCKMCK[n]_B\nMCK[n]\nMDQS[n]\nMDQ[x]\ntDISKEWtDISKEWtDISKEW\nD0 D1\nFigure 12. DDR4 SDRAM interface input timing diagram\n3.9.2.2 DDR4 SDRAM interface output AC timing specifications\nThis table contains the output AC timing targets for the DDR4 SDRAM interface.\nTable 27. DDR4 SDRAM interface output AC timing specifications (G1V DD = 1.2 V)7\nParameter Symbol1Min Max Unit Notes\nMCK[n] cycle time tMCK 952 1538 ps 2\nADDR/CMD/CNTL output setup with respect\nto MCKtDDKHAS — — ps 3\n2100 MT/s data rate 350 —\n1800 MT/s data rate 410 —\n1600 MT/s data rate 495 —\n1300 MT/s data rate 606 —\nADDR/CMD/CNTL output hold with respect to\nMCKtDDKHAX — — ps 3\n2100 MT/s data rate 350 —\n1800 MT/s data rate 390 —\n1600 MT/s data rate 495 —\n1300 MT/s data rate 606 —\nMCK to MDQS Skew tDDKHMH -150 150 ps 4,7\nMDQ/MECC/MDM output data eye tDDKXDEYE — — ps 5\n2100 MT/s data rate 320 —\n1800 MT/s data rate 350 —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n74 NXP Semiconductors\nTable 27. DDR4 SDRAM interface output AC timing specifications (G1V DD = 1.2 V)7\n(continued)\nParameter Symbol1Min Max Unit Notes\n1600 MT/s data rate 400 —\n1300 MT/s data rate 500 —\nMDQS preamble tDDKHMP 0.9 x t MCK — ps —\nMDQS postamble tDDKHME 0.4 x t MCK 0.6 x t MCK ps —\n1. The symbols used for timing specifications follow the pattern of t (first two letters of functional block)(signal)(state) (reference)(state)  for\ninputs and t (first two letters of functional block)(reference)(state)(signal)(state)  for outputs. Output hold time can be read as DDR timing (DD)\nfrom the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t DDKHAS\nsymbolizes DDR timing (DD) for the time t MCK memory clock reference (K) goes from the high (H) state until outputs (A) are\nsetup (S) or output valid time. Also, t DDKLDX  symbolizes DDR timing (DD) for the time t MCK memory clock reference (K) goes\nlow (L) until data outputs (D) are invalid (X) or data output hold time.\n2. All MCK/MCK_B and MDQS/MDQS_B referenced measurements are made from the crossing of the two signals.\n3. ADDR/CMD/CNTL includes all DDR SDRAM output signals except MCK/MCK_B, MCS_B, and MDQ/MECC/MDM/MDQS.\n4. Note that t DDKHMH follows the symbol conventions described in note 1. For example, t DDKHMH describes the DDR timing\n(DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t DDKHMH  can be modified through\ncontrol of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This is typically set to the\nsame delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these two\nparameters have been set to the same adjustment value. See the chip reference manual for a description and explanation of\nthe timing modifications enabled by the use of these bits.\n5. Available eye for data (MDQ), ECC (MECC), and data mask (MDM) outputs at the pin of the processor. Memory controller\nwill center the strobe (MDQS) in the available data eye at the DRAM (end point) during the initialization.\n6. Note that this is required to program the start value of the DQS adjust for write leveling.\n7. For recommended operating conditions, see Table 4 .\nNOTE\nFor the ADDR/CMD/CNTL setup and hold specifications in\nTable 27 , it is assumed that the clock control register is set to\nadjust the memory clocks by ½ applied cycle.\nThis figure shows the DDR4 SDRAM interface output timing for the MCK to MDQS\nskew measurement (t DDKHMH ).Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 75\ntMCKMCK_B[n]\nMCK[n]\nMDQS\nMDQStDDKHMH(max)\ntDDKHMH(min)\nFigure 13. t DDKHMH  timing diagram\nThis figure shows the DDR4 SDRAM output timing diagram.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n76 NXP Semiconductors\ntMCKMCK_B\nMCK\nMDQS[n]\nMDQ[x]\ntDDKXDEYEtDDKXDEYED0 D1tDDKHMH\ntDDKHMEtDDKHMPADDR/CMD Write A0 NOOPtDDKHAS\ntDDKHAX\nFigure 14. DDR4 output timing diagram\n3.10 Ethernet interface, Ethernet management interface, IEEE\nStd 1588™\nThis section describes the DC and AC electrical characteristics for the Ethernet\ncontroller, Ethernet management, and IEEE Std 1588 interfaces.\n3.10.1 SGMII interface\nEach SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of\nthe chip, as shown in Figure 15 , where C TX is the external (on board) AC-coupled\ncapacitor. Each SerDes transmitter differential pair features 100-Ω output impedance.\nEach input of the SerDes receiver differential pair features 50-Ω on-die termination to\nGND n. The reference circuit of the SerDes transmitter and receiver is shown in Figure\n85.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 77\n3.10.1.1 SGMII clocking requirements for SDn_REF_CLK1_P and\nSDn_REF_CLK1_N\nWhen operating in SGMII mode, the EC n_GTX_CLK125 clock is not required for this\nport. Instead, a SerDes reference clock is required on SDn_REF_CLK[1:2]_P and\nSDn_REF_CLK[1:2]_N pins. SerDes lanes may be used for SerDes SGMII\nconfigurations based on the RCW Configuration field SRDS_PRTCL.\nFor more information on these specifications, see SerDes reference clocks .\n3.10.1.2 SGMII DC electrical characteristics\nThis section describes the electrical characteristics for the SGMII interface.\n3.10.1.2.1 SGMII and SGMII 2.5G transmit DC specifications\nThis table describes the SGMII SerDes transmitter AC-coupled DC electrical\ncharacteristics. Transmitter DC characteristics are measured at the transmitter outputs\n(SDn_TXn_P and SD n_TXn_N) as shown in Figure 16 .\nTable 28. SGMII DC transmitter electrical characteristics (X nVDD = 1.35 V)4\nParameter Symbol Min Typ Max Unit Notes\nOutput high voltage VOH - - 1.5 x │VOD│-max mV 1\nOutput low voltage VOL │VOD│-min/2 - - mV 1\nOutput differential voltage2, 3,\n5\n(XV DD-Typ  at 1.35 V)│VOD│ 320 500.0 725.0 mV TECR0[AMP_RED]=0b00\n0000\n293.8 459.0 665.6 TECR0[AMP_RED]=0b00\n0001\n266.9 417.0 604.7 TECR0[AMP_RED]=0b00\n0011\n240.6 376.0 545.2 TECR0[AMP_RED]=0b00\n0010\n213.1 333.0 482.9 TECR0[AMP_RED]=0b00\n0110\n186.9 292.0 423.4 TECR0[AMP_RED]=0b00\n0111\n160.0 250.0 362.5 TECR0[AMP_RED]=0b01\n0000\nOutput impedance\n(differential)RO 80 100 120 Ω -\nNotes:\n1. This does not align to DC-coupled SGMII.\n2. │VOD│ = │VSD_TXn_P  - VSD_TXn_N │. │VOD│ is also referred to as output differential peak voltage. V TX-DIFFp-p = 2 x │VOD│.\n3. The │VOD│ value shown in the Typ column is based on the condition of XVDD_SRDSn-Typ = 1.35 V, no common mode\noffset variation. SerDes transmitter is terminated with 100-Ω differential load between SDn _TXn_P and SDn_TXn_N.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n78 NXP Semiconductors\nTable 28. SGMII DC transmitter electrical characteristics (X nVDD = 1.35 V)4\nParameter Symbol Min Typ Max Unit Notes\n4. For recommended operating conditions, see Table 4 .\n5. Example amplitude reduction setting for SGMII on SerDes1 lane A: LNATECR0[AMP_RED] = 0b000001 for an output\ndifferential voltage of 459 mV typical.\nThis figure shows an example of a 4-wire AC-coupled SGMII serial link connection.\n100 Ω50 Ω\n50 ΩTransmitter\nSGMII\nSerDes InterfaceSDn_TXn_P\nSDn_TXn_N SDn_RXn_NSDn_RXn_P\nCTX\nCTXReceiver\n100 Ω50 Ω\n50 ΩTransmitterSDn_TXn_P\nSDn_TXn_N SDn_RXn_NSDn_RXn_P\nCTX\nCTXReceiver\nFigure 15. 4-wire AC-coupled SGMII serial link connection example\nThis figure shows the SGMII transmitter DC measurement circuit.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 79\n100 Ω50 Ω\n50 ΩTransmitterSGMII\nSerDes Interface\nSDn_TXn_P\nSDn_TXn_NVOD\nFigure 16. SGMII transmitter DC measurement circuit\nThis table defines the SGMII 2.5G transmitter DC electrical characteristics for 3.125\nGBaud.\nTable 29. SGMII 2.5G transmitter DC electrical characteristics (X nVDD = 1.35 V)1\nParameter Symbol Min Typical Max Unit Notes\nOutput differential voltage │VOD│ 400 - 600 mV\nOutput impedance (differential) RO 80 100 120 Ω -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.1.2.2 SGMII and SGMII 2.5G DC receiver electrical characteristics\nThis table lists the SGMII DC receiver electrical characteristics. Source synchronous\nclocking is not supported. Clock is recovered from the data.\nTable 30. SGMII DC receiver electrical characteristics 4\nParameter Symbol Min Typ Max Unit Notes\nDC input voltage range - N/A - 1\nInput differential voltage REIDL_TH = 001 VRX_DIFFp-p 100 - 1200 mV 2, 5\nREIDL_TH = 100 175 -\nLoss of signal threshold REIDL_TH = 001 VLOS 30 - 100 mV 3, 5\nREIDL_TH = 100 65 - 175\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n80 NXP Semiconductors\nTable 30. SGMII DC receiver electrical characteristics 4 (continued)\nParameter Symbol Min Typ Max Unit Notes\nReceiver differential input impedance ZRX_DIFF 80 - 120 Ω -\nNotes:\n1. Input must be externally AC coupled.\n2. V RX_DIFFp-p is also referred to as peak-to-peak input differential voltage.\n3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. See PCI\nExpress DC physical layer receiver specifications , and PCI Express AC physical layer receiver specifications , for further\nexplanation.\n4. For recommended operating conditions, see Table 4 .\n5. The REIDL_TH shown in the table refers to the chip\'s SRDSxLNmGCR1[REIDL_TH] bit field.\nThis table defines the SGMII 2.5G receiver DC electrical characteristics for 3.125\nGBaud.\nTable 31. SGMII 2.5G receiver DC timing specifications 1\nParameter Symbol Min Typical Max Unit Notes\nInput differential voltage VRX_DIFFp-p 200 - 1200 mV -\nLoss of signal threshold VLOS 75 - 200 mV -\nReceiver differential input impedance ZRX_DIFF 80 - 120 Ω -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.1.3 SGMII AC timing specifications\nThis section describes the AC timing specifications for the SGMII interface.\n3.10.1.3.1 SGMII and SGMII 2.5G transmit AC timing specifications\nThis table provides the SGMII and SGMII 2.5G transmit AC timing specifications. A\nsource synchronous clock is not supported. The AC timing specifications do not include\nRefClk jitter.\nTable 32. SGMII transmit AC timing specifications4\nParameter Symbol Min Typ Max Unit Notes\nDeterministic jitter JD - - 0.17 UI p-p -\nTotal jitter JT - - 0.35 UI p-p 2\nUnit Interval: 1.25 GBaud (SGMII) UI 800 - 100 ppm 800 800 + 100 ppm ps 1\nUnit Interval: 3.125 GBaud (2.5G SGMII]) UI 320 - 100 ppm 320 320 + 100 ppm ps 1\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 81\nTable 32. SGMII transmit AC timing specifications4 (continued)\nParameter Symbol Min Typ Max Unit Notes\nAC coupling capacitor CTX 10 - 200 nF 3\nNotes:\n1. Each UI is 800 ps ± 100 ppm or 320 ps ± 100 ppm.\n2. See Figure 18  for single frequency sinusoidal jitter measurements.\n3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter output.\n4. For recommended operating conditions, see Table 4 .\n3.10.1.3.2 SGMII AC measurement details\nTransmitter and receiver AC characteristics are measured at the transmitter outputs\n(SDn_TXn_P and SD n_TXn_N) or at the receiver inputs (SD n_RX n_P and\nSDn_RX n_N) respectively, as shown in this figure.\nTransmitter\nsilicon\n+ packageD + package pin\nD - package pinC = C TX\nC = C TX\nR = 50 Ω R = 50 Ω \nFigure 17. SGMII AC test/measurement load\n3.10.1.3.3 SGMII and SGMII 2.5G receiver AC timing specifications\nThis table provides the SGMII and SGMII 2.5G receiver AC timing specifications. The\nAC timing specifications do not include RefClk jitter. Source synchronous clocking is not\nsupported. Clock is recovered from the data.\nTable 33. SGMII receiver AC timing specifications3\nParameter Symbol Min Typ Max Unit Notes\nDeterministic jitter tolerance JD - - 0.37 UI p-p 1\nCombined deterministic and random jitter tolerance JDR - - 0.55 UI p-p 1\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n82 NXP Semiconductors\nTable 33. SGMII receiver AC timing specifications3 (continued)\nParameter Symbol Min Typ Max Unit Notes\nTotal jitter tolerance JT - - 0.65 UI p-p 1, 2\nBit error ratio BER - - 10-12- -\nUnit Interval: 1.25 GBaud (SGMII) UI 800 - 100 ppm 800 800 + 100 ppm ps 1\nUnit Interval: 3.125 GBaud (2.5G SGMII]) UI 320 - 100 ppm 320 320 + 100 ppm ps 1\nNotes:\n1. Measured at receiver\n2.Total jitter is composed of three components: deterministic jitter, random jitter, and single frequency sinusoidal jitter. The\nsinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 18 . The sinusoidal jitter component\nis included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.\n3. For recommended operating conditions, see Table 4 .\nThe sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in\nthe unshaded region of this figure.\n20 dB/dec\n0.10 UI p-p\n20 MHzSinuosidal \nJitter \nAmplitude\nFrequency8.5 UI p-p\nbaud/142000 baud/1667\nFigure 18. Single-frequency sinusoidal jitter limits\n3.10.2 QSGMII interface\nThis section describes the QSGMII clocking and its DC and AC electrical characteristics.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 83\n3.10.2.1 QSGMII clocking requirements for SD n_REF_CLK n and\nSDn_REF_CLK n_B\nFor more information on these specifications, see SerDes reference clocks .\n3.10.2.2 QSGMII DC electrical characteristics\nThis section discusses the electrical characteristics for the QSGMII interface.\n3.10.2.2.1 QSGMII transmitter DC specifications\nThis table describes the QSGMII SerDes transmitter AC-coupled DC electrical\ncharacteristics. Transmitter DC characteristics are measured at the transmitter outputs\n(SDn_TXn and SD n_TXn_B).\nTable 34. QSGMII DC transmitter electrical characteristics (X nVDD = 1.35V)1\nParameter Symbol Min Typ Max Unit Notes\nOutput differential voltage VDIFF 400 - 900 mV -\nDifferential resistance TRD 80 100 120 Ω -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.2.2.2 QSGMII DC receiver electrical characteristics\nThis table defines the QSGMII receiver DC electrical characteristics.\nTable 35. QSGMII receiver DC timing specifications 1\nParameter Symbol Min Typical Max Unit Notes\nInput differential voltage VDIFF 100 - 900 mV -\nDifferential resistance RRDIN 80 100 120 Ω -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.2.3 QSGMII AC timing specifications\nThis section discusses the AC timing specifications for the QSGMII interface.\n3.10.2.3.1 QSGMII transmit AC timing specifications\nThis table provides the QSGMII transmitter AC timing specifications.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n84 NXP Semiconductors\nTable 36. QSGMII transmit AC timing specifications1\nParameter Symbol Min Typ Max Unit Notes\nTransmitter baud rate TBAUD 5.000 - 100 ppm 5.000 5.000 + 100 ppm Gb/s -\nUncorrelated high probability jitter TUHPJ - - 0.15 UI p-p -\nTotal jitter tolerance JT - - 0.30 UI p-p -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.2.3.2 QSGMII receiver AC timing Specification\nThis table provides the QSGMII receiver AC timing specifications.\nTable 37. QSGMII receive AC timing specifications2\nParameter Symbol Min Typ Max Unit Notes\nReceiver baud rate RBAUD 5.000 - 100 ppm 5.000 5.000 + 100 ppm Gb/s -\nUncorrelated bounded high probability jitter RDJ - - 0.15 UI p-p -\nCorrelated bounded high probability jitter RCBHPJ - - 0.30 UI p-p 1\nBounded high probability jitter RBHPJ - - 0.45 UI p-p -\nSinusoidal jitter, maximum RSJ-max - - 5.00 UI p-p -\nSinusoidal jitter, high frequency RSJ-hf - - 0.05 UI p-p -\nTotal jitter (does not include sinusoidal jitter) RTj - - 0.60 UI p-p -\nNotes:\n1. The jitter (R CBHPJ ) and amplitude have to be correlated, for example, by a PCB trace.\n2. For recommended operating conditions, see Table 4 .\nThe sinusoidal jitter may have any amplitude and frequency in the unshaded region of\nthis figure.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 85\n0.05 UI p-p\n20 MHzSinuosidal \nJitter \nAmplitude\nFrequency5 UI p-p\n35.2 kHz 3 MHz\nFigure 19. QSGMII single-frequency sinusoidal jitter limits\n3.10.3 XFI interface\nThis section describes the XFI clocking requirements and its DC and AC electrical\ncharacteristics.\n3.10.3.1 XFI clocking requirements for SD n_REF_CLK n_P and\nSDn_REF_CLK n_N\nOnly SerDes 1 (SD1_REF_CLK[1:2]_P and SD1_REF_CLK[1:2]_N) may be used for\nSerDes XFI configurations based on the RCW configuration field SRDS_PRTCL.\nFor more information on these specifications, see SerDes reference clocks .\n3.10.3.2 XFI DC electrical characteristics\nThis section describes the DC electrical characteristics for XFI.\n3.10.3.2.1 XFI transmitter DC electrical characteristics\nThis table defines the XFI transmitter DC electrical characteristics.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n86 NXP Semiconductors\nTable 38. XFI transmitter DC electrical characteristics (XV DD = 1.35 V)1\nParameter Symbol Min Typical Max Unit Notes\nOutput differential voltage VTX-DIFF 360 - 770 mV -\nLNmTECR\n0[AMP_RE\nD]=\n0b000111\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-1.14dB0.6 1.1 1.6 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n0011\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-3.5dB3 3.5 4 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n1000\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-4.66dB4.1 4.6 5.1 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n1010\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-6.0dB5.5 6.0 6.5 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n1100\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-9.5dB9 9.5 10 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b1\n0000\nDifferential resistance TRD 80 100 120 Ω -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.3.2.2 XFI receiver DC electrical characteristics\nThis table defines the XFI receiver DC electrical characteristics.\nTable 39. XFI receiver DC electrical characteristics 2\nParameter Symbol Min Typical Max Unit Notes\nInput differential voltage VRX-DIFF 110 - 1050 mV 1\nDifferential resistance RRD 80 100 120 Ω -\n1. Measured at receiver\n2. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 87\n3.10.3.3 XFI AC timing specifications\nThis section describes the AC timing specifications for XFI.\n3.10.3.3.1 XFI transmitter AC timing specifications\nThis table defines the XFI transmitter AC timing specifications. RefClk jitter is not\nincluded.\nTable 40. XFI transmitter AC timing specifications1\nParameter Symbol Min Typical Max Unit\nTransmitter baud rate TBAUD 10.3125 - 100ppm 10.3125 10.3125 +\n100ppmGb/s\nUnit Interval UI - 96.96 - ps\nDeterministic jitter DJ - - 0.15 UI p-p\nTotal jitter TJ - - 0.30 UI p-p\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.3.3.2 XFI receiver AC timing specifications\nThis table defines the XFI receiver AC timing specifications. RefClk jitter is not\nincluded.\nTable 41. XFI receiver AC timing specifications3\nParameter Symbol Min Typical Max Unit Notes\nReceiver baud rate RBAUD 10.3125 -\n100ppm10.3125 10.3125 +\n100ppmGb/s -\nUnit Interval UI - 96.96 - ps -\nTotal non-EQJ jitter TNON-EQJ - - 0.45 UI p-p 1\nTotal jitter tolerance TJ - - 0.65 UI p-p 1, 2\n1. The total jitter (T J) consists of Random Jitter (R J), Duty Cycle Distortion (DCD), Periodic Jitter (P J), and Inter symbol\nInterference (ISI). Non-EQJ jitter can include duty cycle distortion (DCD), random jitter (R J), and periodic jitter (P J). Non-EQJ\njitter is uncorrelated to the primary data stream with exception of the DCD and so cannot be equalized by the receiver under\ntest. It can exhibit a wide spectrum. Non - EQJ = T J - ISI = R J + DCD + P J\n2. The XFI channel has a loss budget of 9.6 dB @5.5GHz. The channel loss including connector @ 5.5GHz is 6dB. The\nchannel crosstalk and reflection margin is 3.6dB. Manual tuning of TX Equalization and amplitude will be required for\nperformance optimization.\n3. For recommended operating conditions, see Table 4 .\nThis figure shows the sinusoidal jitter tolerance of XFI receiver.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n88 NXP Semiconductors\n1 .13x   0.2 + 0.1    \nf, f in MHz\n-20 dB/Dec\n0.17\n0.05\n0.04 4 8 27 .2 80Sinuosidal Jitter Tolerance (UIp-p)\nFrequency (MHz)\nFigure 20. XFI host receiver input sinusoidal jitter tolerance\n3.10.4 10GBase-KR interface\nThis section describes the 10GBase-KR clocking requirements and its DC and AC\nelectrical characteristics.\n3.10.4.1 10GBase-KR clocking requirements for SD n_REF_CLK n_P and\nSDn_REF_CLK n_N\nOnly SerDes 1 (SD1_REF_CLK1_P and SD1_REF_CLK1_N) may be used for SerDes\n10GBase-KR configurations based on the RCW Configuration field SRDS_PRTCL.\nFor more information on these specifications, see SerDes reference clocks .\n3.10.4.2 10GBase-KR DC electrical characteristics\nThis section describes the DC electrical characteristics for 10GBase-KR.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 89\n3.10.4.2.1 10GBase-KR transmitter DC electrical characteristics\nThis table defines the 10GBase-KR transmitter DC electrical characteristics.\nTable 42. 10GBaseKR transmitter DC electrical characteristics (XV DD = 1.35 V)1\nParameter Symbol Min Typical Max Unit Notes\nOutput differential voltage VTX-DIFF 800 - 1200 mV -\nLNmTECR\n0[AMP_RE\nD]=\n0b000000\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-1.14dB0.6 1.1 1.6 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n0011\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-3.5dB3 3.5 4 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n1000\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-4.66dB4.1 4.6 5.1 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n1010\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-6.0dB5.5 6.0 6.5 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b0\n1100\nDe-emphasized differential output\nvoltage (ratio)VTX-DE-\nRATIO-9.5dB9 9.5 10 dB -\nLNmTECR\n0[RATIO_P\nST1Q]=0b1\n0000\nDifferential resistance TRD 80 100 120 Ω -\n1. For recommended operating conditions, see Table 4 .\n3.10.4.2.2 10GBase-KR receiver DC electrical characteristics\nThis table defines the 10GBase-KR receiver DC electrical characteristics.\nTable 43. 10GBase-KR receiver DC electrical characteristics1\nParameter Symbol Min Typical Max Unit Notes\nInput differential voltage VRX-DIFF - - 1200 mV -\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n90 NXP Semiconductors\nTable 43. 10GBase-KR receiver DC electrical characteristics1 (continued)\nParameter Symbol Min Typical Max Unit Notes\nDifferential resistance RRD 80 - 120 Ω -\n1. For recommended operating conditions, see Table 4 .\n3.10.4.3 10GBase-KR AC timing specifications\nThis section describes the AC timing specifications for 10GBase-KR.\n3.10.4.3.1 10GBase-KR transmitter AC timing specifications\nThis table defines the 10GBase-KR transmitter AC timing specifications. RefClk jitter is\nnot included.\nTable 44. 10GBase-KR transmitter AC timing specifications1\nParameter Symbol Min Typical Max Unit\nTransmitter baud rate TBAUD 10.3125 - 100\nppm10.3125 10.3125 + 100\nppmGb/s\nUncorrelated high probability jitter/Random\njitterUHPJ/RJ - - 0.15 UI p-p\nDeterministic jitter DJ - - 0.15 UI p-p\nTotal jitter TJ - - 0.30 UI p-p\n1. For recommended operating conditions, see Table 4 .\n3.10.4.3.2 10GBase-KR receiver AC timing specifications\nThis table defines the 10GBase-KR receiver AC timing specifications. RefClk jitter is not\nincluded.\nTable 45. 10GBase-KR receiver AC timing specifications2\nParameter Symbol Min Typical Max Unit Notes\nReceiver baud rate RBAUD 10.3125 - 100\nppm10.3125 10.3125 + 100\nppmGb/s -\nRandom jitter RJ - - 0.130 UI p-p -\nSinusodial jitter, maximum SJ-max - - 0.115 UI p-p -\nDuty cycle distortion DCD - - 0.035 UI p-p -\nTotal jitter TJ - - See Note 1 UI p-p 1\n1. The total jitter (TJ) is per Interference tolerance test IEEE Standard 802.3ap-2007 specified in Annex 69A.\n2. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 91\n3.10.5 1000Base-KX interface\nThis section discusses the electrical characteristics for the 1000Base-KX. Only AC-\ncoupled operation is supported.\n3.10.5.1 1000Base-KX DC electrical characteristics\n3.10.5.1.1 1000Base-KX Transmitter DC Specifications\nThis table describes the 1000Base-KX SerDes transmitter DC specification at TP1 per\nIEEE Std 802.3ap-2007. Transmitter DC characteristics are measured at the transmitter\noutputs (SD n_TXn_P and SD n_TXn_N).\nTable 46. 1000Base-KX Transmitter DC Specifications\nParameter Symbols Min Typ Max Units Notes\nOutput differential\nvoltageVTX-DIFFp-p 800 - 1600 mV 1\nDifferential\nresistanceTRD 80 100 120 ohm -\nNotes:\n1. SRDSxLNmTECR0[AMP_RED]=00_0000.\n2. For recommended operating conditions, see Table 4 .\n3.10.5.1.2 1000Base-KX Receiver DC Specifications\nThis table provides the 1000Base-KX receiver DC timing specifications.\nTable 47. 1000Base-KX Receiver DC Specifications\nParameter Symbols Min Typical Max Units Notes\nInput differential\nvoltageVRX-DIFFp-p - - 1600 mV 1\nDifferential\nresistanceTRDIN 80 - 120 ohm -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.5.2 1000Base-KX AC electrical characteristicsElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n92 NXP Semiconductors\n3.10.5.2.1 1000Base-KX Transmitter AC Specifications\nThis table provides the 1000Base-KX transmitter AC specification.\nTable 48. 1000Base-KX Transmitter AC Specifications\nParameter Symbols Min Typical Max Units Notes\nBaud Rate TBAUD 1.25-100ppm 1.25 1.25+100pp\nmGb/s -\nUncorrelated High\nProbability Jitter/\nRandom JitterTUHPJTRJ - - 0.15 UI p-p -\nDeterministic Jitter TDJ - - 0.10 UI p-p -\nTotal Jitter TTJ - - 0.25 UI p-p 1\nNotes:\n1. Total jitter is specified at a BER of 10-12.\n2. For recommended operating conditions, see Table 4 .\n3.10.5.2.2 1000Base-KX Receiver AC Specifications\nThis table provides the 1000Base-KX receiver AC specification with parameters guided\nby IEEE Std 802.3ap-2007.\nTable 49. 1000Base-KX Receiver AC Specifications\nParameter Symbols Min Typical Max Units Notes\nReceiver Baud Rate TBAUD 1.25-100ppm 1.25 1.25+100pp\nmGb/s -\nRandom Jitter RRJ - - 0.15 UI p-p 1\nSinusoidal Jitter,\nmaximumRSJ-max - - 0.10 UI p-p 2\nTotal Jitter RTJ - - See Note 3 UI p-p 2\nNotes:\n1. Random jitter is specified at a BER of 10-12.\n2. The receiver interference tolerance level of this parameter shall be measured as described in Annex 69A of the IEEE Std\n802.3ap-2007.\n3. Per IEEE 802.3ap-clause 70.\n4. The AC specifications do not include Refclk jitter.\n5. For recommended operating conditions, see Table 4 .\n3.10.6 RGMII electrical specifications\nThis section describes the electrical characteristics for the RGMII interface.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 93\n3.10.6.1 RGMII DC electrical characteristics\nThis table provides the DC electrical characteristics for the RGMII interface at\nLVDD = 2.5 V.\nTable 50. RGMII DC electrical characteristics (LV DD = 2.5 V)3\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DD V 1\nInput current (LV IN=0 V or LV IN= LV DD) IIH — ±50 µA 2\nOutput high voltage (LV DD = min,I OH = -1.0 mA) VOH 2.00 — V\nOutput low voltage (LV DD = min, I OL = 1.0 mA) VOL — 0.4 V\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max LV IN values found in Table 4 .\n2. The symbol LV IN, in this case, represents the LV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for the RGMII interface at\nLVDD = 1.8 V.\nTable 51. RGMII DC electrical characteristics (LV DD = 1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DDV 1\nInput current (LV IN = 0 V or LV IN= LV DD) IIN — ±50 µA 2\nOutput high voltage (LV DD = min, I OH = -0.5 mA) VOH 1.35 — V\nOutput low voltage (LV DD = min, I OL = 0.5 mA) VOL — 0.4 V\nNotes:\n1. The min V IL and max V IH values are based on the min and max LV IN values found in Table 4 .\n2. The symbol LV IN, in this case, represents the LV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.10.6.2 RGMII AC timing specifications\nThis table provides the RGMII AC timing specifications.\nTable 52. RGMII AC timing specifications (LV DD = 2.5 /1.8 V)8\nParameter/Condition Symbol1Min Typ Max Unit Notes\nData to clock output skew (at transmitter) tSKRGT_TX -500 0 500 ps 7\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n94 NXP Semiconductors\nTable 52. RGMII AC timing specifications (LV DD = 2.5 /1.8 V)8 (continued)\nParameter/Condition Symbol1Min Typ Max Unit Notes\nData to clock input skew (at receiver) tSKRGT_RX 1.0 — 2.6 ns 2, 9\nClock period duration tRGT 7.2 8.0 8.8 ns 3\nDuty cycle for 10BASE-T and 100BASE-TX tRGTH /tRGT 40 50 60 % 3, 4\nDuty cycle for Gigabit tRGTH /tRGT 45 50 55 % —\nRise time (20%-80%) tRGTR — — 0.75 ns 5, 6\nFall time (20%-80%) tRGTF — — 0.75 ns 5, 6\nNotes:\n1. In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII\ntiming. Note that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols\nrepresenting skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).\n2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns\nis added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their device. If so,\nadditional PCB delay is probably not needed.\n3. For 10 Mbps and 100 Mbps, t RGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.\n4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet\'s clock domains as\nlong as the minimum duty cycle is not violated and stretching occurs for no more than three t RGT of the lowest speed\ntransitioned between.\n5. Applies to inputs and outputs.\n6. The system/board must be designed to ensure this input requirement to the chip is achieved. Proper device operation is\nguaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.\n7. The frequency of EC n_RX_CLK (input) should not exceed the frequency of EC n_GTX_CLK (output) by more than\n300 ppm.\n8. For recommended operating conditions, see Table 4 .\n9. For 10 Mbps and 100 Mbps, the max value is unspecified.\nThis figure shows the RGMII AC timing and multiplexing diagrams.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 95\nGTX_CLKtRGT\ntRGTH\ntSKRGT_TX\nTX_CTL  TXD[8:5]  \nTXD[7:4]  \nTXD[9] \nTXERR TXD[4] \nTXEN TXD[3:0]  (At MAC, output)  \nTXD S[8:5][3:0]  \nTXD[7:4][3:0]  \nTX_CLK  \n(At PHY, input)\nRX_CTL  RXD[8:5]  \nRXD[7:4]  \nRXD[9] \nRXERR RXD[4] \nRXDV RXD[3:0]  \nRX_CLK  \n(At MAC, input)tSKRGT_RXtRGTHtRGT\nRX_CLK  \n(At PHY, output)  \nRXD[8:5][3:0]  \nRXD[7:4][3:0]\ntSKRGT_RXPHY equivalent to tSKRGT_TXtSKRGT_TX\nPHY equivalent to tSKRGT_RX PHY equivalent to tSKRGT_RX(At MAC, output)  \n(At MAC, output)  \n(At PHY, output)  \n(At PHY, output)PHY equivalent to tSKRGT_TX\nFigure 21. RGMII AC timing and multiplexing diagrams\nWarning\nNXP guarantees timings generated from the MAC. Board\ndesigners must ensure delays needed at the PHY or the MAC.\n3.10.7 Ethernet management interface (EMI)\nThis section describes the electrical characteristics for the Ethernet Management Interface\n(EMI) interface.\nBoth the interfaces (EMI1 and EMI2) interface timing is compatible with IEEE Std\n802.3™ clause 22.\n3.10.7.1 Ethernet management interface 1 (EMI1)\nThis section describes the electrical characteristics for the EMI1 interface.\nThe EMI1 interface timing is compatible with IEEE Std 802.3™ clause 22.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n96 NXP Semiconductors\n3.10.7.1.1 EMI1 DC electrical characteristics\nThis section describes the DC electrical characteristics for EMI1_MDIO and\nEMI1_MDC. The pins are available on LV DD. See Table 4  for operating voltages.\nThis table provides the EMI1 DC electrical characteristics when LV DD = 2.5 V.\nTable 53. EMI1 DC electrical characteristics (LV DD = 2.5 V)3\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DD V 1\nInput current (LV IN = 0 or LV IN = LV DD) IIN — ±50 µA 2\nOutput high voltage (LV DD = min, I OH = -1.0 mA) VOH 2.00 — V —\nOutput low voltage (LV DD = min, I OL = 1.0 mA) VOL — 0.40 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max LV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the LV IN symbols referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the EMI1 DC electrical characteristics when LV DD = 1.8 V.\nTable 54. EMI1 DC electrical characteristics (LV DD = 1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DDV 1\nInput current (LV IN = 0 V or LV IN = LV DD) IIN — ±50 µA 2\nOutput high voltage (LV DD = min, I OH = -0.5 mA) VOH 1.35 — V\nOutput low voltage (LV DD = min, I OL = 0.5 mA) VOL — 0.4 V\nNotes:\n1. The min V IL and max V IH values are based on the min and max LV IN respective values found in Table 4 .\n2. The symbol LV IN represents the LV IN symbols referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.10.7.1.2 EMI1 AC timing specifications\nThis table provides the EMI1 AC timing specifications.\nTable 55. EMI1 AC timing specifications5\nParameter/Condition Symbol1Min Typ Max Unit Notes\nMDC frequency fMDC — — 2.5 MHz 2\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 97\nTable 55. EMI1 AC timing specifications5 (continued)\nParameter/Condition Symbol1Min Typ Max Unit Notes\nMDC clock pulse width high tMDCH 160 — — ns —\nMDC to MDIO delay tMDKHDX (Y+5) x t enet_clk  - 4 — (Y+5) x t enet_clk  + 4 ns 3\nMDIO to MDC setup time tMDDVKH 8 — — ns\nMDIO to MDC hold time tMDDXKH 2.6 — — ns 6\nNotes:\n1. The symbols used for timing specifications follow these patterns: t (first two letters of functional block)(signal)(state)(reference)(state)  for\ninputs and t (first two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, t MDKHDX  symbolizes management\ndata timing (MD) for the time t MDC from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time.\nAlso, t MDDVKH  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state\n(V) relative to the t MDC clock reference (K) going to the high (H) state or setup time.\n2. This parameter is dependent on the Ethernet clock frequency. The MDIO_CFG[MDIO_CLK_DIV] field determines the clock\nfrequency of the MgmtClk Clock EC_MDC.\n3. Ethernet clock period (t enet_clk ) is equal to Frame Manager Clock period (t FMAN_clk )\n4. Y is the value programmed to adjust hold time by MDIO_CFG[MDIO_HOLD].\n5. For recommended operating conditions, see Table 4 .\n6. See Ethernet A-010717 erratum.\nThis figure shows the Ethernet management interface 1 timing diagram\ntMDC\ntMDCH\ntMDDVKH\ntMDDXKH\ntMDKHDXMDC\nMDIO\n(Input)\nMDIO\n(Output)\nFigure 22. Ethernet management interface 1 timing diagram\n3.10.7.2 Ethernet management interface 2 (EMI2)\nThis section describes the electrical characteristics for the EMI2 interface.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n98 NXP Semiconductors\nThe EMI2 interface timing is compatible with IEEE Std 802.3™ clause 45.\n3.10.7.2.1 EMI2 DC electrical characteristics\nThis section describes the DC electrical characteristics for EMI2_MDIO and\nEMI2_MDC. The pins are available on TV DD. See Table 4  for operating voltages.\nThis table provides the EMI2 DC electrical characteristics when TV DD = 2.5 V.\nTable 56. EMI2 DC electrical characteristics (TV DD = 2.5 V)4\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x TV DD — V 1\nInput low voltage VIL — 0.2 x TV DD V 1\nInput current (TV IN = 0 or TV IN = TV DD) IIN — ±50 µA 2, 3\nOutput high voltage (TV DD = min, I OH = -1.0 mA) VOH 2.00 — V —\nOutput low voltage (TV DD = min, I OL = 1.0 mA) VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max TV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the TV IN symbols referenced in Recommended operating conditions .\n3. The symbol TV DD, in this case, represents the TV DD symbols referenced in Recommended operating conditions .\n4. For recommended operating conditions, see Table 4 .\nThis table provides the EMI2 DC electrical characteristics when TV DD = 1.8 V.\nTable 57. EMI2 DC electrical characteristics (TV DD = 1.8 V)4\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x TV DD — V 1\nInput low voltage VIL — 0.2 x TV DD V 1\nInput current (TV IN = 0 V or TV IN = TV DD) IIN — ±50 µA 2, 3\nOutput high voltage (TV DD = min, I OH = -0.5 mA) VOH 1.35 — V 3\nOutput low voltage (TV DD = min, I OL = 0.5 mA) VOL — 0.4 V 3\nNotes:\n1. The min V IL and max V IH values are based on the min and max TV IN respective values found in Table 4 .\n2. The symbol TV IN represents the TV IN symbols referenced in Recommended operating conditions .\n3. The symbol TV DD, in this case, represents the TV DD symbols referenced in Recommended operating conditions .\n4. For recommended operating conditions, see Table 4 .\nThis table provides the EMI2 DC electrical characteristics when TV DD = 1.2 V.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 99\nTable 58. EMI2 DC electrical characteristics (TV DD = 1.2 V) 1\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x TV DD — V —\nInput low voltage VIL — 0.2 x TV DD V —\nOutput low current (V OL = 0.2 V) IOL 4 mA —\nOutput high voltage (TV DD = min, I OH = -100uA) VOH 1.0 — V —\nOutput low voltage (TV DD = min, I OL = 100 uA) VOL — 0.2 V —\nInput Capacitance CIN — 10 pF —\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.10.7.2.2 EMI2 AC timing specifications\nThis table provides the EMI2 AC timing specifications.\nTable 59. EMI2 AC timing specifications6\nParameter/Condition Symbol1Min Typ Max Unit Notes\nMDC frequency fMDC — — 2.5 MHz 2\nMDC clock pulse width high tMDCH 160 — — ns —\nMDC to MDIO delay tMDKHDX (Y+5) x t enet_clk  -\n25— (Y+5) x t enet_clk ) +\n25ns 3, 4\nMDIO to MDC setup time tMDDVKH 36 — — ns 5\nMDIO to MDC hold time\n(TV DD=1.2V)tMDDXKH 2.6 — — ns 7\nMDIO to MDC hold time\n(TV DD=1.8V / 2.5V)tMDDXKH 1.1 — — ns 7\nNotes:\n1. The symbols used for timing specifications follow these patterns: t (first two letters of functional block)(signal)(state)(reference)(state)  for\ninputs and t (first two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, t MDKHDX  symbolizes management\ndata timing (MD) for the time t MDC from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time.\nAlso, t MDDVKH  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state\n(V) relative to the t MDC clock reference (K) going to the high (H) state or setup time.\n2. This parameter is dependent on the Ethernet clock frequency. The MDIO_CFG [MDIO_CLK_DIV] field determines the\nclock frequency of the MgmtClk Clock EC_MDC.\n3. Ethernet clock period (t enet_clk ) is equal to Frame Manager Clock period (t FMAN_clk )\n4. Y is the value programmed to adjust hold time by MDIO_CFG[MDIO_HOLD].\n5. The setup time t MDDVKH  is measured at following load conditions\n• For MDC = 65 pf and for MDIO =75 pf @1.2 V open drain configuration\n6. For recommended operating conditions, see Table 4 .\n7. See Ethernet A-010717 erratum.\nThis figure shows the Ethernet management interface 2 timing diagramElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n100 NXP Semiconductors\ntMDC\ntMDCH\ntMDDVKH\ntMDDXKH\ntMDKHDXMDC\nMDIO\n(Input)\nMDIO\n(Output)\nFigure 23. Ethernet management interface 2 timing diagram\n3.10.8 IEEE 1588 electrical specifications\n3.10.8.1 IEEE 1588 DC electrical characteristics\nThis table provides the IEEE 1588 DC electrical characteristics when operating at\nLVDD = 2.5 V supply.\nTable 60. IEEE 1588 DC electrical characteristics(LV DD = 2.5 V)3\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DD V 1\nInput current (LV IN= 0 V or LV IN= LV DD) IIH — ±50 µA 2\nOutput high voltage (LV DD = min, I OH = -1.0 mA) VOH 2.00 — V —\nOutput low voltage (LV DD = min, I OL = 1.0 mA) VOL — 0.40 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max LV IN values found in Table 4 .\n2. The symbol LV IN, in this case, represents the LV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the IEEE 1588 DC electrical characteristics when operating at\nLVDD = 1.8 V supply.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 101\nTable 61. IEEE 1588 DC electrical characteristics(LV DD = 1.8 V)3\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DD V 1\nInput current (LV IN= 0 V or LV IN= LV DD) IIH — ±50 µA 2\nOutput high voltage (LV DD = min, I OH = -0.5 mA) VOH 1.35 — V —\nOutput low voltage (LV DD = min, I OL = 0.5 mA) VOL — 0.40 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max LV IN values found in Table 4 .\n2. The symbol LV IN, in this case, represents the LV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.10.8.2 IEEE 1588 AC timing specifications\nThis table provides the IEEE 1588 AC timing specifications.\nTable 62. IEEE 1588 AC timing specifications5\nParameter/Condition Symbol Min Typ Max Unit Notes\nTSEC_1588_CLK_IN clock period tT1588CLK 5.0 — TRX_CLK  x 7 ns 1, 3\nTSEC_1588_CLK_IN duty cycle tT1588CLKH /\ntT1588CLK40 50 60 % 2\nTSEC_1588_CLK_IN peak-to-peak jitter tT1588CLKINJ — — 250 ps —\nRise time TSEC_1588_CLK_IN\n(20%-80%)tT1588CLKINR 1.0 — 2.0 ns —\nFall time TSEC_1588_CLK_IN\n(80%-20%)tT1588CLKINF 1.0 — 2.0 ns —\nTSEC_1588_CLK_OUT clock period tT1588CLKOUT 5.0 — — ns 4\nTSEC_1588_CLK_OUT duty cycle tT1588CLKOTH /\ntT1588CLKOUT30 50 70 % —\nTSEC_1588_PULSE_OUT1/2,\nTSEC_1588_ALARM_OUT1/2tT1588OV 0 — 4.0 ns —\nTSEC_1588_TRIG_IN1/2 pulse width tT1588TRIGH 2 x t T1588CLK_MAX — — ns 3\nNotes:\n1. T RX_CLK  is the maximum clock period of the ethernet receiving clock selected by TMR_CTRL[CKSEL]. See the chip\nreference manual for a description of TMR_CTRL registers.\n2. This needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the chip reference\nmanual for a description of TMR_CTRL registers.\n3. The maximum value of t T1588CLK  is not only defined by the value of T RX_CLK , but also defined by the recovered clock. For\nexample, for 10/100/1000 Mbps modes, the maximum value of t T1588CLK  will be 2800, 280, and 56 ns, respectively.\n4. There are three input clock sources for 1588: TSEC_1588_CLK_IN, RTC, and MAC clock / 2. When using\nTSEC_1588_CLK_IN, the minimum clock period is 2 x t T1588CLK .\n5. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n102 NXP Semiconductors\nThis figure shows the data and command output AC timing diagram.\nTSEC_1588_CLK_OUT\nTSEC_1588_ALARM_OUT1/2 TSEC_1588_PULSE_OUT1/2 tT1588OVtT1588CLKOUTHtT1588CLKOUT\nNote:  The output delay is counted starting at the rising edge if t T1588CLKOUT  is non-inverting. \nOtherwise, it is counted starting at the falling edge. \nFigure 24. IEEE 1588 output AC timing\nThis figure shows the data and command input AC timing diagram.\nTSEC_1588_CLK_IN\nTSEC_1588_TRIG_IN1/2tT1588CLK\ntT1588CLKH\ntT1588TRIGH\nFigure 25. IEEE 1588 input AC timing\n3.11 USB 3.0 interface\nThis section describes the DC and AC electrical specifications for the USB 3.0 interface.\n3.11.1 USB 3.0 PHY transceiver supply DC voltage\nThis table provides the DC electrical characteristics for the USB 3.0 interface when\noperating at USB_HV DD = 3.3 V.\nTable 63. USB 3.0 PHY transceiver supply DC voltage (USB_HV DD = 3.3 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 2.0 — V 1\nInput low voltage VIL — 0.8 V 1\nInput current (USB_HV IN = 0 V or USB_HV IN= USB_HV DD) IIN — ±50 µA 2\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 103\nTable 63. USB 3.0 PHY transceiver supply DC voltage (USB_HV DD = 3.3 V)3 (continued)\nParameter Symbol Min Max Unit Notes\nOutput high voltage (USB_HV DD = min, I OH = -2 mA) VOH 2.8 — V —\nOutput low voltage (USB_HV DD = min, I OL = 2 mA) VOL — 0.3 V —\nNotes:\n1. The min V ILand max V IH values are based on the respective min and max USB_HV IN values found in Table 4 .\n2. The symbol USB_HV IN, in this case, represents the USB_HV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.11.2 USB 3.0 DC electrical characteristics\nThis table provides the USB 3.0 transmitter DC electrical characteristics at package pins.\nTable 64. USB 3.0 transmitter DC electrical characteristics1\nCharacteristic Symbol Min Nom Max Unit\nDifferential output voltage Vtx-diff-pp 800 1000 1200 mVp-p\nLow-power differential output voltage Vtx-diff-pp-low 400 — 1200 mVp-p\nTx de-emphasis Vtx-de-ratio 3 — 4 dB\nDifferential impedance ZdiffTX 72 100 120 Ohm\nTx common mode impedance RTX-DC 18 — 30 Ohm\nAbsolute DC common mode voltage between U1 and U0 TTX-CM-DC-\nACTIVEIDLE-\nDELTA— — 200 mV\nDC electrical idle differential output voltage VTX-IDLE-\nDIFF-DC0 — 10 mV\nNote:\n1. For recommended operating conditions, see Table 4 .\nThis table provides the USB 3.0 receiver DC electrical characteristics at the Rx package\npins.\nTable 65. USB 3.0 receiver DC electrical characteristics\nCharacteristic Symbol Min Nom Max Unit Notes\nDifferential Rx input impedance RRX-DIFF-DC 72 100 120 Ohm —\nReceiver DC common mode impedance RRX-DC 18 — 30 Ohm —\nDC input CM input impedance for V > 0 during\nreset or power downZRX-\nHIGH-IMP-\nDC25 K — — Ohm —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n104 NXP Semiconductors\nTable 65. USB 3.0 receiver DC electrical characteristics (continued)\nCharacteristic Symbol Min Nom Max Unit Notes\nLFPS detect threshold VRX-IDLE-\nDET-DC-\nDIFF pp100 — 300 mV 1\nNote:\n1. Below the minimum is noise. Must wake up above the maximum.\n3.11.3 USB 3.0 AC timing specifications\nThis table provides the USB 3.0 transmitter AC timing specifications at package pins.\nTable 66. USB 3.0 transmitter AC timing specifications1\nParameter Symbol Min Nom Max Unit Notes\nSpeed — — 5.0 — Gb/s —\nTransmitter eye tTX-Eye 0.625 — — UI —\nUnit interval UI 199.94 — 200.06 ps 2\nAC coupling capacitor AC\ncoupling\ncapacitor75 — 200 nF —\nNote:\n1. For recommended operating conditions, see Table 4 .\n2. UI does not account for SSC-caused variations.\nThis table provides the USB 3.0 receiver AC timing specifications at Rx package pins.\nTable 67. USB 3.0 receiver AC timing specifications1\nParameter Symbol Min Nom Max Unit Notes\nUnit interval UI 199.94 — 200.06 ps 2\nNotes:\n1. For recommended operating conditions, see Table 4 .\n2. UI does not account for SSC-caused variations.\n3.11.4 USB 3.0 reference clock requirements\nThere are two options for the reference clock of USB PHY: SYSCLK or\nDIFF_SYSCLK/DIFF_SYSCLK_B. For more information, see USB 3.0 reference clock\nrequirements .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 105\n3.11.5 USB 3.0 LFPS specifications\nThis table provides the key LFPS electrical specifications at the transmitter.\nTable 68. LFPS electrical specifications at the transmitter\nParameter Symbol Min Typ Max Unit Notes\nPeriod tPeriod 20 — 100 ns —\nPeak-to-peak differential amplitude VTX-DIFF-PP-LFPS 800 — 1200 mV —\nRise/fall time tRiseFall20-80 — — 4 ns 1\nDuty cycle Duty cycle 40 — 60 % 1\nNote:\n1. Measured at compliance TP1. See Figure 26  for details.\nThis figure shows the transmit normative setup with reference channel as per USB 3.0\nspecifications.\nMeasurement Tool Reference Test Channel Reference Cable DUT SMP\nTP1\nFigure 26. Transmit normative setup\n3.12 Integrated Flash Controller\nThis section describes the DC and AC electrical specifications for the integrated flash\ncontroller.\n3.12.1 Integrated Flash Controller DC electrical characteristics\nThis table provides the DC electrical characteristics for the integrated flash controller.\nTable 69. Integrated Flash Controller DC electrical characteristics (1.8 V)3\nParameter Symbol Min Max Unit Note\nInput high voltage VIH 0.7 x OV DD - V 1\nInput low voltage VIL - 0.3 x OV DD V 1\nInput current IIN - ±50 μA 2\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n106 NXP Semiconductors\nTable 69. Integrated Flash Controller DC electrical characteristics (1.8 V)3 (continued)\nParameter Symbol Min Max Unit Note\n(VIN = 0 V or V IN = OV DD)\nOutput high voltage\n(OV DD = min, I OH = -0.5 mA)VOH 1.6 - V -\nOutput low voltage\n(OV DD = min, I OL = 0.5 mA)VOL - 0.32 V -\nNOTE:\n1. The min V IL and max V IH values are based on the respective min and max OV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the OV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.12.2 Integrated Flash Controller AC timing specifications\nThis section describes the AC timing specifications for the integrated flash controller.\n3.12.2.1 Test condition\nThe figure below provides the AC test load for the integrated flash controller.\nOutput Z0= 50  Ω\nRL = 50 Ω Respective \nsupply / 2\nFigure 27. Integrated Flash Controller AC test load\n3.12.2.2 IFC AC timing specifications (GPCM/GASIC)\nThis table describes the input AC timing specifications for the IFC-GPCM and IFC-\nGASIC interface.\nTable 70. Integrated flash controller input timing specifications for GPCM and GASIC mode\n(OV DD = 1.8 V)1\nParameter Symbol Min Max Unit Notes\nInput setup tIBIVKH1 4 - ns -\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 107\nTable 70. Integrated flash controller input timing specifications for GPCM and GASIC mode\n(OV DD = 1.8 V)1 (continued)\nParameter Symbol Min Max Unit Notes\nInput hold tIBIXKH1 1 - ns -\nNOTE:\n1. For recommended operating conditions, see Table 4 .\nThis figure shows the input AC timing diagram for the IFC-GPCM, IFC-GASIC\ninterface.\nIFC_CLK[0]\nInput SignalstIBIVKH 1tIBIXKH1\nFigure 28. IFC-GPCM, IFC-GASIC input AC timing specifictions\nThis table describes the output AC timing specifications for the IFC-GPCM and IFC-\nGASIC interfaces.\nTable 71. Integrated flash controller IFC-GPCM and IFC-GASIC interface output timing\nspecifications (OV DD = 1.8 V)2\nParameter Symbol Min Max Unit Notes\nIFC_CLK cycle time tIBK 10 - ns -\nIFC_CLK duty cycle tIBKH/ tIBK 45 55 % -\nOutput delay tIBKLOV1 - 1.5 ns -\nOutput hold tIBKLOX - -2 ns 1\nIFC_CLK[0] to IFC_CLK[m] skew tIBKSKEW 0 ±75 ps -\nNOTE:\n1. The output hold is negative. This means that output transition happens earlier than the falling edge of IFC_CLK.\n2. For recommended operating conditions, see Table 4 .\nThis figure shows the output AC timing diagram for the IFC-GPCM and IFC-GASIC\ninterface.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n108 NXP Semiconductors\nOutput SignalsIFC_CLK_0\ntIBKLOV1 tIBKLOX\nFigure 29. IFC-GPCM, IFC-GASIC signals\n3.12.2.3 IFC AC timing specifications (NOR)\nThis table describes the input timing specifications for the IFC-NOR interface.\nTable 72. Integrated flash controller input timing specifications for NOR mode (OV DD = 1.8\nV)2\nParameter Symbol Min Max Unit Notes\nInput setup tIBIVKH2 (2 x t IP_CLK ) + 2 - ns 1\nInput hold tIBIXKH2 (1 x t IP_CLK ) + 1 - ns 1\nNotes:\n1. tIP_CLK  is the period of ip clock (not the IFC_CLK) on which IFC is running.\n2. For recommended operating conditions, see Table 4 .\n3. The NOR flash state machine will de-assert OE_B once the flash controller samples data. Hold time tIBIXKH2 given in the\ndatasheet is not a requirement for customer but rather an information used internally for test purpose.\nThe figure below shows the AC input timing diagram for input signals for the IFC-NOR\ninterface. Here TRAD is a programmable delay parameter. See the IFC section of the\nchip reference manual for more information.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 109\nOE_B\nAD (Data Phase, Read)(TRAD+1) x tIP_CLK\ntIBIVKH2tIBIXKH2\nFigure 30. IFC-NOR interface input AC timings\nThis table describes the output AC timing specifications of IFC-NOR interface.\nTable 73. Integrated flash controller IFC-NOR interface output timing specifications (OV DD =\n1.8 V)2\nParameter Symbol Min Max Unit Notes\nOutput delay tIBKLOV2 - ±1.5 ns 1\nNOTE:\n1. This effectively means that a signal change may appear anywhere within ±t IBKLOV2  (max) duration, from the point where it\'s\nexpected to change.\n2. For recommended operating conditions, see Table 4 .\nThe figure below shows the AC timing diagram for IFC-NOR interface output signals.\nThe timing specs have been illustrated here by taking timings between two signals, CS_B\nand OE_B as an example. In a read operation, OE_B is supposed to change the TACO (a\nprogrammable delay; see the IFC section of the chip reference manual for more\ninformation) time after CS_B. Because of the skew between the signals, OE_B may\nchange anywhere within the window of time defined by tIBKLOV2. This concept applies\nto other IFC-NOR interface output signals as well. The diagram is an example that shows\nthe skew between any two chronological toggling signals as per the protocol. The list of\nIFC-NOR output signals is as follows: NRALE, NRAVD_B, NRWE_B, NROE_B,\nCS_B, AD (Address phase).\nCS_B\nOE_BTACO\nIBKLOV2t\nFigure 31. IFC-NOR interface output AC timingsElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n110 NXP Semiconductors\n3.12.2.4 IFC AC timing specifications (NAND)\nThis table describes the input timing specifications of the IFC-NAND interface.\nTable 74. Integrated flash controller input timing specifications for NAND mode (OV DD = 1.8\nV)2\nParameter Symbol Min Max Unit Notes\nInput setup tIBIVKH3 (2 x t IP_CLK ) + 2 - ns 1\nInput hold tIBIXKH3 1 - ns 1\nIFC_RB_B pulse width tIBCH 2 - tIP_CLK 1\nNOTE:\n1. tIP_CLK  is the period of ip clock on which IFC is running.\n2. For recommended operating conditions, see Table 4 .\nThe figure below shows the AC input timing diagram for input signals of IFC-NAND\ninterface. Here TRAD is a programmable delay parameter. See the IFC section of the\nchip reference manual for more information.\nFigure 32. IFC-NAND interface input AC timings\nNOTE\ntIP_CLK  is the period of ip clock (not the IFC_CLK) on which\nIFC is running.\nThis table describes the output AC timing specifications for the IFC-NAND interface.\nTable 75. Integrated flash controller IFC-NAND interface output timing specifications (OV DD\n= 1.8 V)2\nParameter Symbol Min Max Unit Notes\nOutput delay tIBKLOV3 - ±1.5 ns 1\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 111\nTable 75. Integrated flash controller IFC-NAND interface output timing specifications (OV DD\n= 1.8 V)2 (continued)\nParameter Symbol Min Max Unit Notes\nNOTE:\n1. This effectively means that a signal change may appear anywhere within t IBKLOV3  (min) to t IBKLOV3 (max) duration, from the\npoint where it\'s expected to change.\n2. For recommended operating conditions, see Table 4 .\nThe figure below shows the AC timing diagram for output signals of IFC-NAND\ninterface.The timing specs are shown here by taking the timings between two signals,\nCS_B and CLE as an example. CLE is supposed to change TCCST (a programmable\ndelay; see the IFC section of the chip reference manual for more information) time after\nCS_B. Because of the skew between the signals, CLE may change anywhere within\nwindow of time defined by t IBKLOV3 . This concept applies to other output signals of the\nIFC-NAND interface as well. The diagram is an example to show the skew between any\ntwo chronological toggling signals as per the protocol. The list of output signals is as\nfollows: NDWE_B, NDRE_B, NDALE, WP_B, NDCLE, CS_B, and AD.\nFigure 33. IFC-NAND interface output AC timings\n3.12.2.5 IFC-NAND SDR AC timing specifications\nThis table describes the AC timing specifications for the IFC-NAND SDR interface.\nThese specifications are compliant to the SDR mode of the ONFI specification revision\n3.0.\nTable 76. Integrated flash controller IFC-NAND SDR interface AC timing specifications\n(OVDD = 1.8 V)\nParameter Symbol I/O Min Max Unit Notes\nAddress cycle to data\nloading timetADL O TADLE -\n1500(ps)TADLE +\n1500(ps)tIP_CLK Figure 34\nALE hold time tALH O TWCHT -\n1500(ps)TWCHT +\n1500(ps)tIP_CLK Figure 35\nALE setup time tALS O TWP - 1500(ps) TWP + 1500(ps) tIP_CLK Figure 35\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n112 NXP Semiconductors\nTable 76. Integrated flash controller IFC-NAND SDR interface AC timing specifications\n(OVDD = 1.8 V) (continued)\nParameter Symbol I/O Min Max Unit Notes\nALE to RE_n delay tAR O TWHRE -\n1500(ps)TWHRE +\n1500(ps)tIP_CLK Figure 36\nCE_n hold time tCH O 5 + 1500(ps) - ns Figure 35\nCE_n high to input hi-Z tCHZ I TRHZ - 1500(ps) TRHZ +\n1500(ps)tIP_CLK Figure 37\nCLE hold time tCLH O TWCHT -\n1500(ps)TWCHT +\n1500(ps)tIP_CLK Figure 35\nCLE to RE_n delay tCLR O TWHRE -\n1500(ps)TWHRE -\n1500(ps)tIP_CLK Figure 38\nCLE setup time tCLS O TWP - 1500(ps) TWP + 1500(ps) tIP_CLK Figure 35\nCE_n high to input hold tCOH I 150 - 1500(ps) - ns Figure 37\nCE_n setup time tCS O TCS - 1500(ps) TCS + 1500(ps) tIP_CLK Figure 35\nData hold time tDH O TWCHT -\n1500(ps)TWCHT +\n1500(ps)tIP_CLK Figure 35\nData setup time tDS O TWP - 1500(ps) TWP + 1500(ps) tIP_CLK Figure 35\nBusy time for Set\nFeatures and Get\nFeaturestFEAT O - FTOCNT tIP_CLK Figure 39\nOutput hi-Z to RE_n low tIR O TWHRE -\n1500(ps)TWHRE +\n1500(ps)tIP_CLK Figure 40\nInterface and Timing\nMode Change timetITC O - FTOCNT tIP_CLK Figure 39\nRE_n cycle time tRC O TRP + TREH -\n1500(ps)TRP + TREH +\n1500(ps)tIP_CLK Figure 37\nRE_n access time tREA I - (TRAD - 1) +\n2(ns)tIP_CLK Figure 37\nRE_n high hold time tREH I TREH TREH tIP_CLK Figure 37\nRE_n high to input hold tRHOH I 0 - ns Figure 37\nRE_n high to WE_n low tRHW O 100 + 1500(ps) - ns Figure 41\nRE_n high to input hi-Z tRHZ I TRHZ - 1500(ps) TRHZ +\n1500(ps)tIP_CLK Figure 37\nRE_n low to input data\nholdtRLOH I 0 - ns Figure 42\nRE_n pulse width tRP O TRP TRP tIP_CLK Figure 37\nReady to data input cycle\n(data only)tRR O TRR - 1500(ps) TRR + 1500(ps) tIP_CLK Figure 37\nDevice reset time,\nmeasured from the falling\nedge of R/B_n to the\nrising edge of R/B_n.tRST (raw NAND) O - FTOCNT tIP_CLK Figure 43\nDevice reset time,\nmeasured from the falling\nedge of R/B_n to the\nrising edge of R/B_n.tRST2 (EZ NAND) O - FTOCNT tIP_CLK Figure 43\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 113\nTable 76. Integrated flash controller IFC-NAND SDR interface AC timing specifications\n(OVDD = 1.8 V) (continued)\nParameter Symbol I/O Min Max Unit Notes\n(WE_n high or CLK rising\nedge) to SR[6] lowtWB O TWBE + TWH -\n1500(ps)TWBE + TWH +\n1500(ps)tIP_CLK Figure 35\nWE_n cycle time tWC O TWP + TWH TWP + TWH tIP_CLK Figure 44\nWE_n high hold time tWH O TWH TWH tIP_CLK Figure 44\nCommand, address, or\ndata input cycle to data\noutput cycletWHR O TWHRE + TWH\n- 1500(ps)TWHRE + TWH\n+ 1500(ps)tIP_CLK Figure 45\nWE_n pulse width tWP O TWP TWP tIP_CLK Figure 35\nWP_n transition to\ncommand cycletWW O TWW - 1500(ps) TWW + 1500(ps) tIP_CLK Figure 46\nData Input hold tIBIXKH4 I 1 - tIP_CLK Figure 47\nNOTE:\n1. tIP_CLK  is the clock period of the IP clock (on which the IFC IP is running). Note that the IFC IP clock does not come out of\nthe device.\nThis figure shows the t ADL timing.\nCycle typetADL\nADDRWE_B\nDATARE_B\nFigure 34. t ADL timing\nThis figure shows the command cycle.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n114 NXP Semiconductors\nDon\'t Care Optional complementary signalingCE_n\nCLE\nALE\nWE_n\nRE_t\nDQS_t\nDQ[7:0]tCAStCAH\nCommandtWPtCALStCALHtCALStCALHtCStCH\ntCSD\ntWH\nFigure 35. Command cycle\nThis figure shows the t AR timings.\nALE\nRE_ntAR\nFigure 36. t AR timings\nThis figure shows the data input cycle timings.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 115\nCE_ntCEA\ntRP\ntRRtRP tRPtCHZ\ntCOH\ntRHOH\ntRHZ\ntRHZ tREA tRHZ tREA tRHZ tREAtRCtREH\nD0 D1 DnRE_n\nR/B_n\nIOx\nFigure 37. Data input cycle timings\nThis figure shows the t CLR timings.\nCLE\nRE_ntCLR\nFigure 38. t CLR timings\nThis figure shows the t WB, tFEAT, tITC, and t RR timings.\nCycle type CMD\ntFEAT/tITCADDR DATA\ntRRtWB\nRB_BALECLK\nWR_B\nFigure 39. t WB, tFEAT, tITC, and t RR timings\nThis figure shows the read status timings.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n116 NXP Semiconductors\nCLE\nCE_n\nWE_n\nRE_n\nIO7-0tCLR\ntCLS\ntCStCLH\ntCH\ntWP\ntWHR\ntDS tDH\n70h\ntIR tREAStatustCEA\ntCHZ\ntCOH\ntRHZ\ntRHOH\nFigure 40. Read status timings\nThis figure shows the t RHW timings.\nCycle type DIN CMD\ntRHWCLK\nCLE\nWR_B\nFigure 41. t RHW timings\nThis figure shows the EDO mode data input cycle timings.\ntRP\ntRRtREH\ntRC\ntREA tREA\ntRLOHtCHZ\ntCOH\ntRHZ\ntRHOH\nDn D0 D1CE_n\nRE_n\nR/B_n\nIOx\ntCEA\nFigure 42. EDO mode data input cycle timings\nThis figure shows the t WB and t RST timings.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 117\nCLK\nCLE\nALE\nW/R#\nDQ[7:0]\nDQS\nR/B#tWB\ntRSTCMD\nFigure 43. t WB and t RST timings\nThis figure shows the address latch timings.\nCLE\nCE_n\nWE_n\nALE\nIO0-7 AddresstCLS\ntCS\ntWC\ntWP\ntWH\ntALS tALH\ntDS tDH\nFigure 44. Address latch timings\nThis figure shows the t WHR timings.\nCycle typetWHR\nCMDALE\nDATACLKCLE\nFigure 45. t WHR timings\nThis figure shows the t WW timings.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n118 NXP Semiconductors\nCMD\nBus shall\nbe idleWP#Cycle Type\ntWWCLK\nCLE\nFigure 46. t WW timings\nThis figure shows the t IBIXKH4  timings.\nFigure 47. t IBIXKH4  timings\n3.12.2.6 IFC-NAND NVDDR AC timing specification\nThe table below describes the AC timing specifications for the IFC-NAND NVDDR\ninterface. These specifications are compliant to NVDDR mode of ONFI specification\nrevision 3.0.\nTable 77. Integrated flash controller IFC-NAND NVDDR interface AC timing specifications\n(OVDD = 1.8 V)\nParameter Symbol I/O Min Max Unit Notes\nAccess window of DQ[7:0]\nfrom CLKtAC I 3 - 150 (ps) 20 + 150 (ps) ns Figure 51\nAddress cycle to data\nloading timetADL I TADL - tIP_CLK Figure 52\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 119\nTable 77. Integrated flash controller IFC-NAND NVDDR interface AC timing specifications\n(OVDD = 1.8 V) (continued)\nParameter Symbol I/O Min Max Unit Notes\nCommand, Address, Data\ndelay (command to\ncommand, address to\naddress, command to\naddress, address to\ncommand, command/\naddress to start of data)\nFasttCADf O TCAD - 150 (ps) TCAD + 150 (ps) tIP_CLK Figure 48\nCommand, Address, Data\ndelay (command to\ncommand, address to\naddress, command to\naddress, address to\ncommand, command/\naddress to start of data)\nslowtCADs O TCAD - 150 (ps) TCAD + 150 (ps) tIP_CLK Figure 48\nCommand/address DQ\nhold timetCAH O 2 + 150 (ps) - ns Figure 48\nCLE and ALE hold time tCALH O 2 + 150 (ps) - ns Figure 48\nCLE and ALE setup time tCALS O 2 + 150 (ps) - ns Figure 48\nCommand/address DQ\nsetup timetCAS O 2 + 150 (ps) - ns Figure 48\nCE# hold time tCH O 2 + 150 (ps) - ns Figure 48\nAverage clock cycle time,\nalso known as tCKtCK(avg) or t CK O 10 - ns Figure 48\nAbsolute clock period,\nmeasured from rising\nedge to the next\nconsecutive rising edgetCK(abs) O tCK(avg) +\ntJIT(per) mintCK(avg) +\ntJIT(per) maxns Figure 48\nClock cycle high tCKH(abs) O 0.45 0.55 tCK Figure 48\nClock cycle low tCKL(abs) O 0.45 0.55 tCK Figure 48\nData input end to W/R#\nhigh B16tCKWR O TCKWR - 150\n(ps)TCKWR + 150\n(ps)tIP_CLK Figure 51\nCE# setup time tCS O TCS - 150 (ps) TCS + 150 (ps) tIP_CLK Figure 50\nData DQ hold time tDH O 1050 - ps Figure 50\nAccess window of DQS\nfrom CLKtDQSCK I - 20 + 150 (ps) ns Figure 51\nW/R# low to DQS/DQ\ndriven by devicetDQSD I -150 (ps) 18 + 150 (ps) ns Figure 51\nDQS output high pulse\nwidthtDQSH O 0.45 0.55 tCK Figure 50\nW/R# high to DQS/DQ tri-\nstate by devicetDQSHZ O RHZ - 150 (ps) RHZ + 150 (ps) tIP_CLK Figure 48\nDQS output low pulse\nwidthtDQSL O 0.45 0.55 tCK Figure 50\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n120 NXP Semiconductors\nTable 77. Integrated flash controller IFC-NAND NVDDR interface AC timing specifications\n(OVDD = 1.8 V) (continued)\nParameter Symbol I/O Min Max Unit Notes\nDQS-DQ skew, DQS to\nlast DQ valid, per accesstDQSQ I - 1000 ps Figure 51\nData output to first DQS\nlatching transitiontDQSS O 0.75 + 150 (ps) 1.25 - 150 (ps) tCK Figure 50\nData DQ setup time tDS O 1050 - ps Figure 50\nDQS falling edge to CLK\nrising - hold timetDSH O 0.2 + 150 (ps) - tCK Figure 50\nDQS falling edge to CLK\nrising - setup timetDSS O 0.2 + 150 (ps) - tCK Figure 50\nInput data valid window tDVW I tDVW = tQH -\ntDQSQ- ns Figure 51\nBusy time for Set\nFeatures and Get\nFeaturestFEAT I - FTOCNT tIP_CLK Figure 53\nHalf-clock period tHP O tHP = min(tCKL,\ntCKH)- ns Figure 51\nInterface and Timing\nMode Change timetITC I - FTOCNT tIP_CLK Figure 53\nThe deviation of a given\ntCK(abs) from tCK(avg)tJIT(per) O -0.5 0.5 ns NA\nDQ-DQS hold, DQS to\nfirst DQ to go non-valid,\nper accesstQH I tQH = tHP -\ntQHS- tIP_CLK Figure 51\nData input cycle to\ncommand, address, or\ndata output cycletRHW O TRHW - tIP_CLK Figure 54\nReady to data input cycle\n(data only)tRR I TRR - tIP_CLK Figure 53\nDevice reset time,\nmeasured from the falling\nedge of R/B# to the rising\nedge of R/B#.tRST (raw NAND) O FTOCNT FTOCNT tIP_CLK Figure 55\nDevice reset time,\nmeasured from the falling\nedge of R/B# to the rising\nedge of R/B#.tRST2 (EZ NAND) O FTOCNT FTOCNT tIP_CLK Figure 55\nCLK rising edge to SR[6]\nlowtWB O TWB - 150 (ps) TWB + 150 (ps) tIP_CLK Figure 55\nCommand, address or\ndata output cycle to data\ninput cycletWHR O TWHR - tIP_CLK Figure 56\nDQS write preamble tWPRE O 1.5 - tCK Figure 50\nDQS write postamble tWPST O 1.5 - tCK Figure 50\nW/R# low to data input\ncycletWRCK I TWRCK - 150\n(ps)TWRCK + 150\n(ps)tIP_CLK Figure 51\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 121\nTable 77. Integrated flash controller IFC-NAND NVDDR interface AC timing specifications\n(OVDD = 1.8 V) (continued)\nParameter Symbol I/O Min Max Unit Notes\nWP# transition to\ncommand cycletWW O TWW - 150 (ps) TWW + 150 (ps) tIP_CLK Figure 57\nNOTE:\n1. tIP_CLK  is the clock period of IP clock (on which IFC IP is running). Note that the IFC IP clock does not come out of device.\nThe following diagrams show the AC timing for the IFC-NAND NVDDR interface.\nDon\'t Care Optional complementary signalingCE_n\nCLE\nALE\nWE_n\nRE_t\nDQS_t\nDQ[7:0]tCAStCAH\nCommandtWPtCALStCALHtCALStCALHtCStCH\ntCSD\ntWH\nFigure 48. Command cycleElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n122 NXP Semiconductors\nDon\'t care Optional complementary signalingCE_B\nCLE\nALE\nWE_B\nRE_t\nDQS_t\nDQ[7:0]tCAStCAH\nAddresstWPtCALStCALHtCALStCALHtCStCH\ntCSD\nFigure 49. Address cycleElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 123\nWE_n/\nCE_n\nOptional complementary signalingODT disabled\nDon\'t caretCS1tCS2 tCH\ntCSD\ntCALH\ntCALHCLE\nALE\nRE_t\nDQS_t\nDQ[7:0]ODT enabledtCALS or tCALS2\ntCALS or tCALS2\ntDBS\ntWPSTtWPSTH\ntDHtDStDQSLtDQSHtCDQSS tWPRE or tWPRE2\ntDS\ntDHtDQSHtDQSLtDQSHtDSC\nD0 D1 D2 D3 DN-2 DN-1DN\nFigure 50. Write cycle\nFigure 51. Read cycleElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n124 NXP Semiconductors\nCycle typetADL\nADDR DATACLE\nALECLK\nFigure 52. t ADL timings\nCycle type CMD\ntFEAT/tITCADDR DATA\ntRRtWB\nRB_BALECLK\nWR_B\nFigure 53. t WB, tFEAT, tITC, tRR timings\nCycle type DIN CMD\ntRHWCLK\nCLE\nWR_B\nFigure 54. t RHW timings\nCLK\nCLE\nALE\nW/R#\nDQ[7:0]\nDQS\nR/B#tWB\ntRSTCMD\nFigure 55. t WB and t RST timingsElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 125\nCycle typetWHR\nCMDALE\nDATACLKCLE\nFigure 56. tWHR timings\nCMD\nBus shall\nbe idleWP#Cycle Type\ntWWCLK\nCLE\nFigure 57. tWW timings\n3.13 LPUART interface\nThis section describes the DC and AC electrical specifications for the LPUART interface.\n3.13.1 LPUART DC electrical characteristics\nThis table provides the DC electrical characteristics for the LPUART interface when\noperating at DV DD/EV DD = 3.3 V.\nTable 78. LPUART DC electrical characteristics (DV DD/EV DD = 3.3 V)2\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x D/\nEVDD— V 1\nInput low voltage VIL — 0.2 x\nD/EV DDV 1\nInput current (D/EV IN = 0 V or D/EV IN = D/EV DD) IIN — ±50 μA —\nOutput high voltage ( I OH = -2.0 mA) VOH 2.4 — V —\nOutput low voltage ( I OL = 2.0 mA) VOL — 0.4 V —\nNotes:Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n126 NXP Semiconductors\nTable 78. LPUART DC electrical characteristics (DV DD/EV DD = 3.3 V)2\nParameter Symbol Min Max Unit Notes\n1. The min V IL and max V IH values are based on the min and max D/EV DD respective values found in Table 4 .\n2. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for the LPUART interface when\noperating at EV DD/ DV DD = 1.8 V.\nTable 79. LPUART DC electrical characteristics (1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x E/\nDVDD— V 1\nInput low voltage VIL — 0.2 x\nE/DV DDV 1\nInput current (E/DV IN = 0 V or E/DV IN = E/DV DD) IIN — ±50 μA 2\nOutput high voltage (E/DV DD = min, I OH = -0.5 mA) VOH 1.35 — V —\nOutput low voltage (DV DD = min, I OL = 0.5 mA) VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the min and max E/DV DD respective values found in Table 4 .\n2. The symbol E/DV IN represents the input voltage of the supply referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.13.2 LPUART AC timing specifications\nThis table provides the AC timing specifications for the LPUART interface.\nTable 80. LPUART AC timing specifications\nParameter Value Unit Notes\nMinimum baud rate fPLAT/(2 x 32 x 8192) baud 1, 3, 4\nMaximum baud rate fPLAT/(2 x 4) baud 1, 2, 4\nNotes:\n1. fPLAT refers to the internal platform clock.\n2. The actual attainable baud rate is limited by the latency of interrupt processing.\n3. Every bit can be over sampled with a sample clock rate of 8 and 64 times (software configurable) and each bit is the\nmajority of the values sampled at the sample rate divided by two, (sample rate/2)+1 and (sample rate/2)+2.\n4. The 1-to-0 transition during a data word can cause a resynchronization of the sample point.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 127\n3.14 DUART interface\nThis section describes the DC and AC electrical specifications for the DUART interface.\n3.14.1 DUART DC electrical characteristics\nThis table provides the DC electrical characteristics for the DUART interface at\nDV DD = 3.3 V.\nTable 81. DUART DC electrical characteristics (3.3 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x DV DD— V 1\nInput low voltage VIL — 0.2 x DV DDV 1\nInput current (DV IN = 0 V or DV IN = DV DD) IIN — ±50 µA 2\nOutput high voltage (DV DD = min, I OH = -2.0 mA) VOH 2.4 — V —\nOutput low voltage (DV DD = min, I OL = 2.0 mA) VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN values found in Table 4 .\n2. The symbol DV IN represents the input voltage of the supply referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for the DUART interface at\nDV DD = 1.8 V.\nTable 82. DUART DC electrical characteristics (1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x DV DD— V 1\nInput low voltage VIL — 0.2 x DV DDV 1\nInput current (DV IN = 0 V or DV IN = DV DD) IIN — ±50 µA 2\nOutput high voltage (DV DD = min, I OH = -0.5 mA) VOH 1.35 — V —\nOutput low voltage (DV DD = min, I OL = 0.5 mA) VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the min and max DV IN respective values found in Table 4 .\n2. The symbol DV IN represents the input voltage of the supply referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.14.2 DUART AC timing specifications\nThis table provides the AC timing specifications for the DUART interface.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n128 NXP Semiconductors\nTable 83. DUART AC timing specifications\nParameter Value Unit Notes\nMinimum baud rate fPLAT/(2 x 1,048,576) baud 1, 3\nMaximum baud rate fPLAT/(2 x 16) baud 1, 2\nNotes:\n1. fPLAT refers to the internal platform clock.\n2. The actual attainable baud rate is limited by the latency of interrupt processing.\n3. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values\nare sampled each 16th sample.\n3.15 Flextimer interface\nThis section describes the DC and AC electrical characteristics for the Flextimer\ninterface. There are Flextimer pins on various power supplies in this device.\n3.15.1 Flextimer DC electrical characteristics\nThis table provides the DC electrical characteristics for Flextimer pins operating at\nDV DD/EV DD = 3.3 V.\nTable 84. Flextimer DC electrical characteristics (DV DD/EV DD = 3.3 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x D/EV DD — V 1\nInput low voltage VIL — 0.2 x D/EV DD V 1\nInput current (V IN = 0 V or V IN= D/EV DD) IIN — ±50 μA 2\nOutput high voltage\n(D/EV DD = min, I OH = -2 mA)VOH 2.4 — V —\nOutput low voltage\n(D/EV DD = min, I OL = 2 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN/EV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the DV IN/EV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for Flextimer pins operating at\nDV DD/EV DD/LV DD/OV DD = 1.8 V.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 129\nTable 85. Flextimer DC electrical characteristics (DV DD/EV DD/LVDD/OV DD = 1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x D/E/L/\nOVDD— V 1\nInput low voltage VIL — 0.2 x\nD/E/L/V DDV 1\nInput low voltage VIL — 0.3 x OV DD V 1\nInput current (V IN = 0 V or V IN = D/E/L/\nOVDD)IIN — ±50 μA 2\nOutput high voltage\n(D/E/L/OV DD = min, I OH = -0.5 mA)VOH 1.35 — V —\nOutput low voltage\n(D/E/L/OV DD = min, I OL = 0.5 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN/EV IN/L/OV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the DV IN/EV IN/L/OV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for Flextimer pins operating at\nLVDD = 2.5 V.\nTable 86. Flextimer DC electrical characteristics (LV DD= 2.5 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LVDD — V 1\nInput low voltage VIL — 0.2 x LVDD V 1\nInput current (V IN = 0 V or V IN= LV DD) IIN — ±50 μA 2\nOutput high voltage\n(LVDD = min, I OH = -1 mA)VOH 2.0 — V —\nOutput low voltage\n(LVDD = min, I OL = 1 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max LV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the LV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.15.2 Flextimer AC timing specifications\nThis table provides the Flextimer AC timing specifications.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n130 NXP Semiconductors\nTable 87. Flextimer AC timing specifications2\nParameter Symbol Min Unit Notes\nFlextimer inputs—minimum pulse width tPIWID 20 ns 1\nNotes:\n1. Flextimer inputs and outputs are asynchronous to any visible clock. Flextimer outputs should be synchronized before use\nby any external synchronous logic. Flextimer inputs are required to be valid for at least t PIWID to ensure proper operation.\n2. For recommended operating conditions, see Table 4 .\nThis figure provides the AC test load for the Flextimer.\nOutput Z0= 50  Ω\nRL = 50 Ω (L/O) V DD/2\nFigure 58. Flextimer AC test load\n3.16 SPI interface\nThis section describes the DC and AC electrical characteristics for the SPI interface.\n3.16.1 SPI DC electrical characteristics\nThis table provides the DC electrical characteristics for the SPI interface operating at\nOV DD = 1.8 V.\nTable 88. SPI DC electrical characteristics (1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x OV DD — V 1\nInput low voltage VIL — 0.3 x OV DD V 1\nInput current (V IN = 0 V or V IN = OV DD) IIN — ±50 μA 2\nOutput high voltage\n(OV DD = min, I OH = -0.5 mA)VOH 1.35 — V —\nOutput low voltage\n(OV DD = min, I OL = 0.5 mA)VOL — 0.4 V —\nNotes:Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 131\nTable 88. SPI DC electrical characteristics (1.8 V)3\nParameter Symbol Min Max Unit Notes\n1. The min V IL and max V IH values are based on the respective min and max OV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the OV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.16.2 SPI AC timing specifications\nThis table provides the SPI timing specifications.\nTable 89. SPI AC timing specifications\nParameter Symbol Condition Min Max Unit Notes\nSCK clock pulse width tSDC — 40% 60% tSCK —\nCS to SCK delay tCSC Master tp*2 - 5.0 — ns 1, 2\nAfter SCK delay tASC Master tp*2 - 1.0 — ns 1, 3\nData setup time for inputs tNIIVKH Master 9 — ns —\nData hold time for inputs tNIIXKH Master 0 — ns —\nData valid (after SCK edge) for Outputs tNIKHOV Master — 5 ns —\nData hold time for outputs tNIKHOX Master 0 — ns —\nNotes:\n1. tp represents the input clock period for the SPI controller.\n2. Refer the CTARx register in QorIQ LS1046ARM for more details. The t CSC = tp*(Delay Scaler Value)*CTARx[PCSSCK]\n-5.0, where the Delay Scaler Value comes from Table Delay Scaler Encoding. For example, the t CSC = tp*4*3-5.0 when\nCTARx[PCSSCK] = 0b01, CTARx[CSSCK]=0b0001.\n3. Refer the CTARx register in QorIQ LS1046ARM for more details. The t ASC = tp*(Delay Scaler Value)*CTARx[PASC] -1.0,\nwhere the Delay Scaler Value comes from Table Delay Scaler Encoding. For example, the t ASC = tp*8*3-1.0 when\nCTARx[PASC] = 0b01, CTARx[ASC]=0b0010.\nThis figure shows the SPI timing master when CPHA = 0.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n132 NXP Semiconductors\nSCK Output\n(CPOL = 0)\nSCK Output\n(CPOL = 1)CSxtCSCtASC\ntSDC tSCK\ntSDC\ntNIIVKHtNIIXKH\ntNIKHOX tNIKHOVSIN\nSOUTFirst Data Data Last Data\nFirst Data Data Last Data\nFigure 59. SPI timing master, CPHA = 0\nThis figure shows the SPI timing master when CPHA = 1.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 133\nSCK Output\n(CPOL = 0)\nSCK Output\n(CPOL = 1)CSx\ntNIIVKH\ntNIKHOX tNIKHOVSIN\nSOUTFirst Data Data Last Data\nFirst Data Data Last DatatNIIXKH\nFigure 60. SPI timing master, CPHA = 1\n3.17 QSPI interface\nThis section describes the DC and AC electrical characteristics for the QSPI interface.\n3.17.1 QSPI DC electrical characteristics\nThis table provides the DC electrical characteristics for the QSPI interface operating at\nOV DD = 1.8 V.\nTable 90. QSPI DC electrical characteristics (1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x OV DD — V 1\nInput low voltage VIL — 0.3 x OV DD V 1\nInput current (V IN = 0 V or V IN = OV DD) IIN — ±50 μA 2\nOutput high voltage VOH OVDD - 0.2 — V —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n134 NXP Semiconductors\nTable 90. QSPI DC electrical characteristics (1.8 V)3 (continued)\nParameter Symbol Min Max Unit Notes\n(OV DD = min, I OH = -0.5 mA)\nOutput low voltage\n(OV DD = min, I OL = 0.5 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max OV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the OV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.17.2 QSPI AC timing specifications\nThis section describes the QuadSPI timing specifications in Single data rate (SDR) mode.\nAll data is based on a negative edge data launch and a positive edge data capture for the\nflash device. Double data rate (DDR)/Double trasfer rate (DTR) mode is not supported.\n3.17.2.1 QSPI timing SDR mode\nThis table provides the QSPI input and output timing in SDR mode.\nTable 91. SDR mode QSPI input and output timing\nParameter Symbol Min Max Unit\nClock frequency FSCK — 62.5 MHz\nClock rise/fall time TRISE/TFALL 1 — ns\nCS output hold time tNIKHOX2 -3.4 + j * T — ns\nCS output delay tNIKHOV2 -3.5 + k * T — ns\nSetup time for incoming data tNIIVKH 8.6 — ns\nHold time requirement for incoming data tNIIXKH 0.4 — ns\nOutput data valid tNIKHOV — 4.5 ns\nOutput data hold tNIKHOX -4.4 — ns\nNOTE\nT represents the clock period, j represents\nqSPI_FLSHCR[TCSH], and k depends on\nqSPI_FLSHCR[TCSS].\nThis figure shows the QSPI AC timing in SDR mode.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 135\n \ntNIKHOVInput Signals:  \nOutput Signals: \ntNIKHOX\nNIKHOV2tQSPI_CK_A  \n QSPI_CK_B  \n \n  \nQSPI_CS_A0  \nQSPI_CS_A1  \nQSPI_CS_B0  \nQSPI_CS_B1tNIIVKH\ntNIKHOX2 \ntNIIXKH\nFigure 61. QSPI AC timing — SDR mode\n3.18 Enhanced secure digital host controller (eSDHC)\nThis section describes the DC and AC electrical specifications for the eSDHC interface.\n3.18.1 eSDHC DC electrical characteristics\nThis table provides the DC electrical characteristics for the eSDHC interface at D/EV DD\n= 3.3 V.\nTable 92. eSDHC interface DC electrical characteristics2\nCharacteristic Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x D/EV DD - V 1\nInput low voltage VIL - 0.25 x D/EV DD V 1\nOutput high voltage (D/EV DD = min, I OH =\n-100 μA)VOH 0.75 x D/EV DD - V -\nOutput low voltage (D/EV DD = min, I OL =\n100 μA)VOL - 0.125 x D/EV DD V -\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max D/EV IN values found in Table 4  .\n2. At recommended operating conditions with D/EV DD= 3.3 V.\nThis table provides the DC electrical characteristics for the eSDHC interface at D/O/\nEVDD = 1.8 V.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n136 NXP Semiconductors\nTable 93. eSDHC interface DC electrical characteristics 3\nCharacteristic Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x D/O/EV DD - V 1\nInput low voltage VIL - 0.3 x D/O/EV DD V 1\nOutput high voltage (D/O/EV DD= min, I OH\n= -2mA)VOH D/O/EV DD - 0.45 - V -\nOutput low voltage (D/O/EV DD= min, I OL =\n2mA)VOL - 0.45 V -\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN/OV IN/EV IN values found in Table 4  .\n3. At recommended operating conditions DV DD/OV DD/EV DD= 1.8V.\n3.18.2 eSDHC AC timing specifications\nThis section provides the AC timing specifications.\nThis table provides the eSDHC AC timing specifications as defined in Figure 62 , Figure\n63, and Figure 64 .\nTable 94. eSDHC AC timing specifications (full-speed/high-speed mode)6\nParameter Symbol1Min Max Unit Notes\nSDHC_CLK clock frequency: fSHSCK 025/50\n26/52MHz 2, 4\n• SD/SDIO (full-speed/high-speed mode)\n• eMMC (full-speed/high-speed mode)\nSDHC_CLK clock low time (full-speed/high-speed mode) tSHSCKL 10/7 - ns 4\nSDHC_CLK clock high time (full-speed/high-speed mode) tSHSCKH 10/7 - ns 4\nSDHC_CLK clock rise and fall times tSHSCKR/\ntSHSCKF- 3 ns 4\nInput setup times: SDHC_CMD, SDHC_DATx to SDHC_CLK tSHSIVKH 2.5 - ns 3, 4, 5\nInput hold times: SDHC_CMD, SDHC_DATx to SDHC_CLK tSHSIXKH 2.5 - ns 4, 5\nOutput hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx\nvalidtSHSKHOX -3 - ns 4, 5\nOutput delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx\nvalidtSHSKHOV - 3 ns 4, 5\nNotes:\n1. The symbols used for timing specifications herein follow the pattern of t (first two letters of functional block)(signal)(state) (reference)(state)\nfor inputs and (first two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, t SHKHOX  symbolizes eSDHC high-\nspeed mode device timing (SH) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the\ninvalid state (X) or output hold time. Note that in general, the clock reference symbol is based on five letters representing the\nclock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F\n(fall).\n2. In full-speed mode, the clock frequency value can be 0-25MHz for an SD/SDIO card and 0-26MHz for an eMMC device. In\nhigh-speed mode, the clock frequency value can be 0-50MHz for an SD/SDIO card and 0-52MHz for an eMMC device.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 137\nTable 94. eSDHC AC timing specifications (full-speed/high-speed mode)6\nParameter Symbol1Min Max Unit Notes\n3. SDHC_SYNC_OUT/IN loop back is recommended to compensate the clock delay. In case the SDHC_SYNC_OUT/IN\nloopback is not used, to satisfy setup timing, one-way board-routing delay between host and card, on SDHC_CLK,\nSDHC_CMD, and SDHC_DATx should not exceed 1ns for any high-speed MMC card. For any high-speed or default speed\nmode SD card, the one-way board-routing delay between host and card, on SDHC_CLK, SDHC_CMD, and SDHC_DATx\nshould not exceed 1.5ns.\n4. C CARD  ≤ 10 pF, (1 card), and C L = C BUS + C HOST + C CARD  ≤ 40 pF.\n5. The parameter values apply to both full-speed and high-speed modes.\n6. At recommended operating conditions with EV DD=1.8 V or 3.3V, see Table 4 .\nThis figure provides the eSDHC clock input timing diagram.\neSDHC\nexternal clock\noperational mode VM VM VM\ntSHSCKtSHSCKL tSHSCKH\ntSHSCKR tSHSCKF\nVM = Midpoint voltage (Respective supply/2)\nFigure 62. eSDHC clock input timing diagram\nThis figure provides the input AC timing diagram for high-speed mode.\nSDHC_CLK\nSDHC_DAT/SDHC_CMD\ninputsVM VM VM VM\ntSHIXKHtSHIVKH\nVM = Midpoint voltage (EV DD/2)\nFigure 63. eSDHC high-speed mode input AC timing diagram\nThis figure provides the output AC timing diagram for high-speed mode.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n138 NXP Semiconductors\nSDHC_CLK\nSDHC_CMD/SDHC_CMD_DIR\nSDHC_DAT/SDHC_DATn_DIR\noutputsVM VM VM VM\ntSHKHOV tSHKHOX\nVM = Midpoint voltage (EV DD/2)\nFigure 64. eSDHC high-speed mode output AC timing diagram\nThis table provides the eSDHC AC timing specifications for SDR50 mode.\nTable 95. eSDHC AC timing specifications (SDR 50 mode)\nParameter Symbol Min Max Unit Notes\nSDHC_CLK clock frequency: fSHSCK 0 90 MHz\nSDHC_CLK duty cycle tSHSCKH /\ntSHSCK45 55 %\nSDHC_CLK clock rise and fall times tSHSCKR/\ntSHSCKF- 2 ns 1\nSkew between SD_CLK_SYNC_OUT and SD_CLK - -0.1 0.1 ns 1\nInput setup times: SDHC_CMD, SDHC_DATx to\nSDHC_CLK_SYNC_INtSHSIVKH 3.21 - ns 2,1\nInput hold times: SDHC_CMD, SDHC_DATx to\nSDHC_CLK_SYNC_INtSHSIXKH 1.1 - ns 2,1\nOutput hold time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid,\nSDHC_DATx_DIR, SDHC_CMD_DIRtSHSKHOX 1.7 - ns 2,1\nOutput delay time: SDHC_CLK to SDHC_CMD, SDHC_DATx valid,\nSDHC_DATx_DIR, SDHC_CMD_DIRtSHSKHOV -7.21ns2,1\nNotes:\n1. C CARD  ≤ 10 pF, (1 card), and C L = C BUS + C HOST + C CARD  ≤ 30 pF\n2. Without a voltage translator\n3. At recommended operating conditions with EV DD=1.8 V, see Table 4 .\nThis figure provides the eSDHC clock input timing diagram for SDR50 mode.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 139\neSDHC\nexternal clock\noperational mode VM VM VM\ntSHCK\ntSHCKR tSHCKF\nVM = Midpoint voltage (EVDD/2)\nFigure 65. eSDHC SDR50 mode clock input timing diagram\nThis figure provides the eSDHC input AC timing diagram for SDR50 mode.\nSDHC_CLK_SYNC_IN\nSDHC_CMD/\nSDHC_DAT\ninputTCLK\nTSHIVKHTSHIXKH\nFigure 66. eSDHC SDR50 mode input AC timing diagram\nThis figure provides the eSDHC output timing diagram for SDR50 mode.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n140 NXP Semiconductors\nSDHC_CMD/SDHC_CMD_DIR\nSDHC_DAT/SDHC_DATn_DIR\noutputSHKHOVT\nSHKHOXTCLKT\nSD_CLK\nFigure 67. eSDHC SDR50 mode output timing diagram\nThis table provides the eSDHC AC timing specifications for DDR50/DDR mode.\nTable 96. eSDHC AC timing specifications (DDR50/DDR)3\nParameter Symbol Min Max Unit Notes\nSDHC_CLK clock frequency fSHCK - -\n50\n52MHz -\nSD/SDIO DDR50 mode\neMMC DDR mode\nSDHC_CLK duty cycle tSHSCKH /\ntSHSCK47 53 %\nSkew between SDHC_CLK_SYNC_OUT and\nSDHC_CLK- -0.1 0.1 ns -\nSDHC_CLK clock rise and fall times tSHCKR/\ntSHCKF- -\n4\n2ns1\n2SD/SDIO DDR50 mode\neMMC DDR mode\nInput setup times: SDHC_DATx to\nSDHC_CLK_SYNC_INtSHDIVKH -\n2.0\n1.6- ns 1, 4\n2\nSD/SDIO DDR50 mode\neMMC DDR mode\nInput hold times: SDHC_DATx to\nSDHC_CLK_SYNC_INtSHDIXKH -\n1.1\n1.1- ns 1\n2\nSD/SDIO DDR50 mode\neMMC DDR mode\nOutput hold time: SDHC_CLK to SDHC_DATx valid,\nSDHC_DATx_DIRtSHDKHOX -\n1.7\n3.4- ns 1\n2\nSD/SDIO DDR50 mode\neMMC DDR mode\nOutput delay time: SDHC_CLK to SDHC_DATx valid,\nSDHC_DATx_DIRtSHDKHOV - -\n6.1ns 1\n2\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 141\nTable 96. eSDHC AC timing specifications (DDR50/DDR)3 (continued)\nParameter Symbol Min Max Unit Notes\nSD/SDIO DDR50 mode\neMMC DDR mode6.2\nInput setup times: SDHC_CMD to\nSDHC_CLK_SYNC_INtSHCIVKH -\n5.3\n4.5- ns 1\n2\nSD/SDIO DDR50 mode\neMMC DDR mode\nInput hold times: SDHC_CMD to SDHC_CLK_SYNC_IN tSHCIXKH -\n1.1\n1.1- ns 1\n2 SD/SDIO DDR50 mode\neMMC DDR mode\nOutput hold time: SDHC_CLK to SDHC_CMD valid,\nSDHC_CMD_DIRtSHCKHOX -\n1.7\n3.9- ns 1\n2\nSD/SDIO DDR50 mode\neMMC DDR mode\nOutput delay time: SDHC_CLK to SDHC_CMD valid,\nSDHC_CMD_DIRtSHCKHOV - -\n13.1\n15.3ns 1\n2\nSD/SDIO DDR50 mode\neMMC DDR mode\nNotes:\n1. C CARD  ≤ 10 pF, (1 card).\n2. C L = C BUS + C HOST + C CARD  ≤ 20 pF for MMC, ≤ 25 pF for Input Data of DDR50, ≤ 30 pF for Input CMD of DDR50.\n3. At recommended operating conditions with EV DD = 1.8 or 3.3 V for eMMC DDR mode, EV DD = 1.8 V for DDR50, see Table\n4.\nThis figure provides the eSDHC DDR50/DDR mode input AC timing diagram.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n142 NXP Semiconductors\nSDHC_CLK_SYNC_IN\nSDHC_DAT\ninput\nSDHC_CMD\ninputTSHCK\nTSHDIVKHTSHDIXKH\nT\nSHCIVKHTSHCIXKH\nFigure 68. eSDHC DDR50/DDR mode input AC timing diagram\nThis figure provides the eSDHC DDR50/DDR mode output AC timing diagram.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 143\nSDHC_CLK\nSDHC_DAT/\nSDHC_DATn_DIR\noutput\nSDHC_CMD/\nSD_CMD_DIR\noutputTSHCK\nTSHDKHOV\nTSHDKHOX\nTSHCKHOV\nTSHCKHOX\nFigure 69. eSDHC DDR50/DDR mode output AC timing diagram\nThis table provides the eSDHC AC timing specifications for SDR104/eMMC HS200\nmode.\nTable 97. eSDHC AC timing specifications (SDR104/eMMC HS200)\nParameter Symbol1Min Max Unit Notes\nSDHC_CLK clock frequency SD/SDIO SDR104 mode fSHCK - 167 MHz 1\neMMC HS200 mode 167 -\nSDHC_CLK duty cycle tSHSCKH /tSHSCK 40 60 %\nSDHC_CLK clock rise and fall times tSHCKR /tSHCKF - 1 ns 1\nOutput hold time: SDHC_CLK\nto SDHC_CMD, SDHC_DATx\nvalid, SDHC_CMD_DIR,\nSDHC_DATx_DIRSD/SDIO SDR104 mode TSHKHOX 1.58 - ns 1\neMMC HS200 mode 1.6\nOutput delay time: SDHC_CLK\nto SDHC_CMD, SDHC_DATx\nvalid, SDHC_CMD_DIR,\nSDHC_DATx_DIRSD/SDIO SDR104 mode TSHKHOV - 3.94 ns 1\neMMC HS200 mode 3.92\nInput data window (UI) SD/SDIO SDR104 mode tSHIDV 0.5 - Unit\nInterval1\neMMC HS200 mode 0.475\nNotes:\n1. C L = C BUS + C HOST + C CARD  ≤ 15pF.\n2. At recommended operating conditions with EV DD =1.8 V, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n144 NXP Semiconductors\nThis figure provides the eSDHC SDR104/HS200 mode timing diagram.\nSDHC_CLK\nSDHC_CMD/\nSDHC_DAT input\nSDHC_CMD/SDHC_CMD_DIR\nSDHC_DAT/SDHC_DATn_DIR\noutputDATA\nDATA DATATSHKHOV\nTSHKHOXTSHCK\nTSHIDV\nFigure 70. eSDHC SDR104/HS200 mode timing diagram\n3.19 JTAG controller\nThis section describes the DC and AC electrical specifications for the IEEE 1149.1\n(JTAG) interface.\n3.19.1 JTAG DC electrical characteristics\nThis table provides the JTAG DC electrical characteristics.\nTable 98. JTAG DC electrical characteristics (OV DD = 1.8V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x OV DD — V 1\nInput low voltage VIL — 0.3 x OV DD V 1\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 145\nTable 98. JTAG DC electrical characteristics (OV DD = 1.8V)3 (continued)\nParameter Symbol Min Max Unit Notes\nInput current (OV IN = 0 V or OV IN = OV DD) IIN — -100/+50 µA 2, 4\nOutput high voltage (OV DD = min, I OH = -0.5 mA) VOH 1.35 — V —\nOutput low voltage (OV DD = min, I OL= 0.5 mA) VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max OV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the OV IN symbol found in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n4. Per IEEE Std. 1149.1 specification, TDI, TMS, and TRST_B have internal pull-up.\n3.19.2 JTAG AC timing specifications\nThis table provides the JTAG AC timing specifications as defined in Figure 71 , Figure\n72, Figure 73 , and Figure 74 .\nTable 99. JTAG AC timing specifications4\nParameter Symbol1Min Max Unit Notes\nJTAG external clock frequency of operation fJTG 0 33.3 MHz —\nJTAG external clock cycle time tJTG 30 — ns —\nJTAG external clock pulse width measured at 1.4 V tJTKHKL 15 — ns —\nJTAG external clock rise and fall times tJTGR/tJTGF 0 2 ns —\nTRST_B assert time tTRST 25 — ns 2\nInput setup times tJTDVKH 4 — ns —\nInput hold times tJTDXKH 10 — ns —\nOutput valid times Boundary-scan data tJTKLDV — 15 ns 3\nTDO — 10\nOutput hold times tJTKLDX 0 — ns 3\nNotes:\n1. The symbols used for timing specifications follow these patterns: t (first two letters of functional block)(signal)(state)(reference)(state)  for\ninputs and t (first two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, t JTDVKH  symbolizes JTAG device\ntiming (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t JTG clock reference (K)\ngoing to the high (H) state or setup time. Also, t JTDXKH  symbolizes JTAG timing (JT) with respect to the time data input signals\n(D) reaching the invalid state (X) relative to the t JTG clock reference (K) going to the high (H) state. Note that, in general, the\nclock reference symbol representation is based on three letters representing the clock of a particular function. For rise and fall\ntimes, the latter convention is used with the appropriate letter: R (rise) or F (fall).\n2.TRST_B is an asynchronous level sensitive signal. The setup time is for test purposes only.\n3. All outputs are measured from the midpoint voltage of the falling edge of t TCLK to the midpoint of the signal in question. The\noutput timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be\nadded for trace lengths, vias, and connectors in the system.\n4. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n146 NXP Semiconductors\nThis figure shows the AC test load for TDO and the boundary-scan outputs of the device.\nOutput Z0= 50  Ω\nRL = 50 Ω OV DD/2\nFigure 71. AC test load for the JTAG interface\nThis figure shows the JTAG clock input timing diagram.\nJTAG external clockVM VM VM\ntJTKHKL\ntJTGVM\nVM = Midpoint voltage (OV DD/2)tJTGR\ntJTGF\nFigure 72. JTAG clock input timing diagram\nThis figure shows the TRST_B timing diagram.\ntTRST\nVM = Midpoint voltage (OV DD/2)VM VMTRST_B\nFigure 73. TRST_B timing diagram\nThis figure shows the boundary-scan timing diagram.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 147\nJTAG External Clock\nBoundary Data Inputs\nBoundary Data OutputsVM VM\nInput Data Valid\nOutput Data Valid\nVM = Midpoint Voltage (OV DD/2)tJTKLDV\ntJTKLDXtJTDVKH\ntJTDXKH\nFigure 74. Boundary-scan timing diagram\n3.20 I2C interface\nThis section describes the DC and AC electrical characteristics for the I2C interfaces.\n3.20.1 I2C DC electrical characteristics\nThis table provides the DC electrical characteristics for the I2C interfaces operating at\nDV DD = 3.3 V.\nTable 100. I2C DC electrical characteristics (DV DD = 3.3 V)4\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x\nDVDD— V 1\nInput low voltage VIL — 0.2 x\nDVDDV 1\nOutput low voltage\n(DV DD = min, I OL = 3 mA)VOL — 0.4 V 2\nPulse width of spikes which must be suppressed by the input filter tI2KHKL 0 50 ns 3\nInput current each I/O pin (input voltage is between 0.1 x DV DD and 0.9\nx DV DD(max)II -50 50 µA -\nCapacitance for each I/O pin CI — 10 pF —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN values found in Table 4 .\n2. The output voltage (open drain or open collector) condition = 3 mA sink current.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n148 NXP Semiconductors\nTable 100. I2C DC electrical characteristics (DV DD = 3.3 V)4\nParameter Symbol Min Max Unit Notes\n3. See the chip reference manual for information about the digital filter used.\n4. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for the I2C interfaces operating at\nDV DD = 1.8 V.\nTable 101. I2C DC electrical characteristics (DV DD = 1.8 V)5\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x\nDVDD— V 1\nInput low voltage VIL — 0.2 x\nDVDDV 1\nOutput low voltage (DV DD = min, I OL = 3 mA) VOL 0 0.36 V 2\nPulse width of spikes which must be suppressed by the input filter tI2KHKL 0 50 ns 3\nInput current each I/O pin (input voltage is between 0.1 x DV DD and 0.9\nx DV DD(max)II -50 50 µA 4\nCapacitance for each I/O pin CI — 10 pF —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN values found in Table 4 .\n2. The output voltage (open drain or open collector) condition = 3 mA sink current.\n3. See the chip reference manual for information about the digital filter used.\n4. I/O pins obstruct the SDA and SCL lines if DV DD is switched off.\n5. For recommended operating conditions, see Table 4 .\n3.20.2 I2C AC timing specifications\nThis table provides the AC timing specifications for the I2C interfaces.\nTable 102. I2C AC timing specifications5\nParameter Symbol1Min Max Unit Notes\nSCL clock frequency fI2C 0 400 kHz 2\nLow period of the SCL clock tI2CL 1.3 — μs —\nHigh period of the SCL clock tI2CH 0.6 — μs —\nSetup time for a repeated START condition tI2SVKH 0.6 — μs —\nHold time (repeated) START condition (after this period, the\nfirst clock pulse is generated)tI2SXKL 0.6 — μs —\nData setup time tI2DVKH 100 — ns —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 149\nTable 102. I2C AC timing specifications5 (continued)\nParameter Symbol1Min Max Unit Notes\nData input hold time CBUS compatible masters tI2DXKL — — μs 3\nI2C bus devices 0 —\nData output delay time tI2OVKL — 0.9 μs 4\nSetup time for STOP condition tI2PVKH 0.6 — μs —\nBus free time between a STOP and START condition tI2KHDX 1.3 — μs —\nNoise margin at the LOW level for each connected device\n(including hysteresis)VNL 0.1 x DV DD— V —\nNoise margin at the HIGH level for each connected device\n(including hysteresis)VNH 0.2 x DV DD— V —\nCapacitive load for each bus line Cb — 400 pF —\nNotes:\n1. The symbols used for timing specifications herein follow these patterns: t (first two letters of functional block)(signal)(state)(reference)(state)\nfor inputs and t (first two letters of functional block)(reference)(state)(signal)(state)  for outputs. For example, t I2DVKH  symbolizes I2C timing (I2)\nwith respect to the time data input signals (D) reaching the valid state (V) relative to the t I2C clock reference (K) going to the\nhigh (H) state or setup time. Also, t I2SXKL  symbolizes I2C timing (I2) for the time that the data with respect to the START\ncondition (S) went invalid (X) relative to the t I2C clock reference (K) going to the low (L) state or hold time. Also, t I2PVKH\nsymbolizes I2C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative\nto the t I2C clock reference (K) going to the high (H) state or setup time.\n2. The requirements for I2C frequency calculation must be followed. See Determining the I2C Frequency Divider Ratio for\nSCL (AN2919).\n3. As a transmitter, the chip provides a delay time of at least 300 ns for the SDA signal (referred to the V IHmin of the SCL\nsignal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP\ncondition. When the chip acts as the I2C bus master while transmitting, it drives both SCL and SDA. As long as the load on\nSCL and SDA are balanced, the chip does not generate an unintended START or STOP condition. Therefore, the 300 ns\nSDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the\nchip as transmitter, see Determining the I2C Frequency Divider Ratio for SCL  (AN2919).\n4. The maximum t I2OVKL  has to be met only if the device does not stretch the LOW period (t I2CL) of the SCL signal.\n5. For recommended operating conditions, see Table 4 .\nThis figure shows the AC test load for the I2C.\nOutput Z0= 50  Ω\nRL = 50 Ω OV DD/2\nFigure 75. I2C AC test load\nThis figure shows the AC timing diagram for the I2C bus.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n150 NXP Semiconductors\nSDA\nSCL\nS Sr P StI2KHDX\ntI2PVKHtI2KHKL\ntI2SVKHtI2SXKL\ntI2CHtI2DVKH\ntI2DXKL , tI2OVKLtI2CL\ntI2SXKL\nFigure 76. I2C bus AC timing diagram\n3.21 GPIO interface\nThis section describes the DC and AC electrical characteristics for the GPIO interface.\nThere are GPIO pins on various power supplies in this device.\n3.21.1 GPIO DC electrical characteristics\nThis table provides the DC electrical characteristics for GPIO pins operating at\nEVDD = 3.3 V.\nTable 103. GPIO DC electrical characteristics (EV DD = 3.3 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x EV DD — V 1\nInput low voltage VIL — 0.2 x EV DD V 1\nInput current (V IN = 0 V or V IN= LV DD) IIN — ±50 μA 2\nOutput high voltage\n(EV DD = min, I OH = -2 mA)VOH 2.4 — V —\nOutput low voltage\n(EV DD = min, I OL = 2 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max EV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the EV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for GPIO pins operating at TV DD/\nLVDD = 2.5 V.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 151\nTable 104. GPIO DC electrical characteristics (TV DD/LVDD = 2.5 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x T/LV DD — V 1\nInput low voltage VIL — 0.2 x T/LV DD V 1\nInput current (V IN = 0 V or V IN= T/LV DD) IIN — ±50 μA 2\nOutput high voltage\n(T/LV DD = min, I OH = -2 mA)VOH 2.0 — V —\nOutput low voltage\n(T/LV DD = min, I OL = 2 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max L/TV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the L/TV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for GPIO pins operating at LV DD/\nEVDD/DV DD/TV DD/OV DD = 1.8 V.\nTable 105. GPIO DC electrical characteristics (LV DD/EV DD/DV DD/TVDD/OV DD = 1.8 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x\nL/E/D/T/OV DD— V 1\nInput low voltage VIL — 0.2 x L/E/D/\nTVDDV 1\nInput low voltage VIL — 0.3 x OV DD V 1\nInput current (V IN = 0 V or V IN =\nL/E/D/T/OV DD)IIN — ±50 μA 2\nOutput high voltage\n(L/E/D/T/OV DD = min, I OH = -0.5 mA)VOH 1.35 — V —\nOutput low voltage\n(L/E/D/T/OV DD = min, I OL = 0.5 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max LV IN/EV IN/DV IN/TVIN/OV IN values found in Table\n4.\n2. The symbol V IN, in this case, represents the LV IN/EV IN/DV IN/TVIN/OV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the DC electrical characteristics for GPIO pins operating at\nTVDD = 1.2 V.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n152 NXP Semiconductors\nTable 106. GPIO DC electrical characteristics (TV DD = 1.2 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x TV DD — V\nInput low voltage VIL — 0.2 x TV DD V\nOutput low current current (V OL= 0.2 V) IOL 4 mA\nOutput high voltage\n(TV DD = min, I OH = -100uA)VOH 1.0 — V —\nOutput low voltage\n(TV DD = min, I OL = 100uA)VOL — 0.2 V —\nInput Capacitance CIN — 10 pF —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max TV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the TV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\n3.21.2 GPIO AC timing specifications\nThis table provides the GPIO input and output AC timing specifications.\nTable 107. GPIO Input AC timing specifications\nParameter Symbol Min Unit Notes\nGPIO inputs-minimum pulse width tPIWID 20 ns 1\nNotes:\n1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any\nexternal synchronous logic. GPIO inputs are required to be valid for at least tPIWID to ensure proper operation.\n2. For recommended operating conditions, see Table 4 .\nThis figure provides the AC test load for the GPIO.\nOutput Z0= 50  Ω\nRL = 50 Ω (L/O) V DD/2\nFigure 77. GPIO AC test loadElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 153\n3.22 GIC interface\nThis section describes the DC and AC electrical characteristics for the GIC interface.\n3.22.1 GIC DC electrical characteristics\nThis table provides the DC electrical characteristics for GIC pins operating at\nDV DD = 3.3 V.\nTable 108. GIC DC electrical characteristics (DV DD = 3.3 V)3\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x DV DD — V 1\nInput low voltage VIL — 0.2 x DV DD V 1\nInput current (V IN = 0 V or V IN= DV DD) IIN — ±50 μA 2\nOutput high voltage\n(DV DD = min, I OH = -2 mA)VOH 2.4 — V —\nOutput low voltage\n(DV DD = min, I OL = 2 mA)VOL — 0.4 V —\nNotes:\n1. The min V IL and max V IH values are based on the respective min and max DV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the DV IN symbol referenced in Table 4 .\n3. For recommended operating conditions, see Table 4 .\nThis table provides the GIC DC electrical characteristics when LV DD = 2.5 V.\nTable 109. GIC DC electrical characteristics (LV DD = 2.5 V)4\nParameters Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x LV DD — V 1\nInput low voltage VIL — 0.2 x LV DD V 1\nInput current (LV IN = 0 or LV IN = LV DD) IIN — ±50 µA 2, 3\nOutput high voltage (LV DD = min, I OH = -1.0 mA) VOH 2.00 — V —\nOutput low voltage (LV DD = min, I OL = 1.0 mA) VOL — 0.40 V —\nNotes:\n1. The min V ILand max V IH values are based on the respective min and max LV IN values found in Table 4 .\n2. The symbol V IN, in this case, represents the LV IN symbols referenced in Table 4 .\n3. The symbol LV DD, in this case, represents the LV DD symbols referenced in Table 4 .\n4. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n154 NXP Semiconductors\nThis table provides the GIC DC electrical characteristics when LV DD/DV DD/OV DD = 1.8\nV.\nTable 110. GIC DC electrical characteristics (LV DD/ DV DD/ OV DD = 1.8 V)4\nParameter Symbol Min Max Unit Notes\nInput high voltage VIH 0.7 x L/D/OV DD — V 1\nInput low voltage VIL — 0.2 x L/DV DD V 1\nInput low voltage VIL — 0.3 x OV DD V 1\nInput current (L/D/OV IN = 0 V or L/D/\nOVIN = L/D/OV DD)IIN — ±50 µA 2, 3\nOutput high voltage (L/D/OV DD = min,\nIOH = -0.5 mA)VOH 1.35 — V 3\nOutput low voltage (L/D/OV DD = min, I OL\n= 0.5 mA)VOL — 0.4 V 3\nNotes:\n1. The min V ILand max V IH values are based on the min and max L/D/OV IN respective values found in Table 4 .\n2. The symbol L/D/OV IN represents the L/D/OV IN symbols referenced in Table 4 .\n3. The symbol L/D/OV DD, in this case, represents the L/D/OV DD symbols referenced in Table 4 .\n4. For recommended operating conditions, see Table 4 .\n3.22.2 GIC AC timing specifications\nThis table provides the GIC input and output AC timing specifications.\nTable 111. GIC input AC timing specifications2\nCharacteristic Symbol Min Max Unit Notes\nGIC inputs-minimum pulse width tPIWID 3 - SYSCLKs 1\n1. GIC inputs and outputs are asynchronous to any visible clock. GIC outputs must be synchronized before use by any\nexternal synchronous logic. GIC inputs are required to be valid for at least t PIWID ns to ensure proper operation when working\nin edge triggered mode.\n2. For recommended operating conditions, see Table 4 .\n3.23 High-speed serial interfaces (HSSI)\nThe chip features a Serializer/Deserializer (SerDes) interface to be used for high-speed\nserial interconnect applications. The SerDes interface can be used for PCI Express,\nSGMII, and serial ATA (SATA) data transfers.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 155\nThis section describes the most common portion of the SerDes DC electrical\nspecifications: the DC requirement for SerDes reference clocks. The SerDes data lane\'s\ntransmitter (Tx) and receiver (Rx) reference circuits are also described.\n3.23.1 Signal terms definitions\nThe SerDes utilizes differential signaling to transfer data across the serial link. This\nsection defines the terms that are used in the description and specification of differential\nsignals.\nThis figure shows how the signals are defined. For illustration purposes only, one SerDes\nlane is used in the description. This figure shows the waveform for either a transmitter\noutput (SD_TX n_P and SD_TX n_N) or a receiver input (SD_RX n_P and SD_RX n_N).\nEach signal swings between A volts and B volts where A > B.\nA Volts\nB VoltsSD_TXn_P     or \nSD_RXn_P   \nSD_TXn_N    or \nSD_RXn_N  Vcm= (A + B)/2 \nDifferential swing, V ID orV OD = A - B\nDifferential peak voltage, V DIFFp = |A - B|\nDifferential peak-to-peak voltage, V DIFFpp  =2 x V DIFFp  (not shown)\nFigure 78. Differential voltage definitions for transmitter or receiver\nUsing this waveform, the definitions are as described in the following list. To simplify\nthe illustration, the definitions assume that the SerDes transmitter and receiver operate in\na fully symmetrical differential signaling environment:\nSingle-Ended Swing\nThe transmitter output signals and the receiver input signals SD_TX n_P, SD_TX n_N,\nSD_RX n_P and SD_RX n_N each have a peak-to-peak swing of A - B volts. This is\nalso referred to as each signal wire\'s single-ended swing.\nDifferential Output Voltage, V OD (or Differential Output Swing)\nThe differential output voltage (or swing) of the transmitter, V OD, is defined as the\ndifference of the two complementary output voltages: V SD_TXn _P - V SD_TXn_N. The\nVOD value can be either positive or negative.\nDifferential Input Voltage, V ID (or Differential Input Swing)Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n156 NXP Semiconductors\nThe differential input voltage (or swing) of the receiver, V ID, is defined as the\ndifference of the two complementary input voltages: V SD_RXn_P - VSD_RXn_N . The V ID\nvalue can be either positive or negative.\nDifferential Peak Voltage, V DIFFp\nThe peak value of the differential transmitter output signal or the differential receiver\ninput signal is defined as the differential peak voltage, V DIFFp = |A - B| volts.\nDifferential Peak-to-Peak, V DIFFp-p\nBecause the differential output signal of the transmitter and the differential input\nsignal of the receiver each range from A - B to -(A - B) volts, the peak-to-peak value\nof the differential transmitter output signal or the differential receiver input signal is\ndefined as differential peak-to-peak voltage, V DIFFp-p  = 2 x V DIFFp = 2 x |(A - B)| volts,\nwhich is twice the differential swing in amplitude, or twice the differential peak. For\nexample, the output differential peak-to-peak voltage can also be calculated as V TX-\nDIFFp-p  = 2 x |V OD|.\nDifferential Waveform\nThe differential waveform is constructed by subtracting the inverting signal\n(SD_TX n_N, for example) from the non-inverting signal (SD_TX n_P, for example)\nwithin a differential pair. There is only one signal trace curve in a differential\nwaveform. The voltage represented in the differential waveform is not referenced to\nground. See Figure 83  as an example for differential waveform.\nCommon Mode Voltage, V cm\nThe common mode voltage is equal to half of the sum of the voltages between each\nconductor of a balanced interchange circuit and ground. In this example, for SerDes\noutput, V cm_out  = (V SD_TXn_P  + V SD_TXn_N ) ÷ 2 = (A + B) ÷ 2, which is the arithmetic\nmean of the two complementary output voltages within a differential pair. In a system,\nthe common mode voltage may often differ from one component\'s output to the other\'s\ninput. It may be different between the receiver input and driver output circuits within\nthe same component. It is also referred to as the DC offset on some occasions.\nTo illustrate these definitions using real values, consider the example of a current mode\nlogic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and\nTD_B. If these outputs have a swing from 2.0 V to 2.5 V, the peak-to-peak voltage swing\nof each signal (TD or TD_B) is 500 mV p-p, which is referred to as the single-ended\nswing for each signal. Because the differential signaling environment is fully symmetrical\nin this example, the transmitter output\'s differential swing (V OD) has the same amplitude\nas each signal\'s single-ended swing. The differential output signal ranges between 500\nmV and -500 mV. In other words, V OD is 500 mV in one phase and -500 mV in the other\nphase. The peak differential voltage (V DIFFp ) is 500 mV. The peak-to-peak differential\nvoltage (V DIFFp-p ) is 1000 mV p-p.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 157\n3.23.2 SerDes reference clocks\nThe SerDes reference clock inputs are applied to an internal phase-locked loop (PLL)\nwhose output creates the clock used by the corresponding SerDes lanes. The SerDes\nreference clocks inputs are SD n_REF_CLK[1:2]_P and SD n_REF_CLK[1:2]_N.\nSerDes may be used for various combinations of the following IP block based on the\nRCW Configuration field SRDS_PRTCLn:\n• SGMII (1.25 Gbit/s or 3.125 Gbit/s), QSGMII (5 Gbit/s)\n• XFI (10 Gbit/s)\n• PCIe (2.5 Gbit/s, 5 Gbit/s, and 8 Gbit/s )\n• SATA (1.5 Gbit/s, 3.0 Gbit/s, and 6.0 Gbit/s)\nThe following sections describe the SerDes reference clock requirements and provide\napplication information.\n3.23.2.1 SerDes spread-spectrum clock source recommendations\nSDn_REF_CLK n_P and SD n_REF_CLK n_N are designed to work with spread-spectrum\nclocking for the PCI Express protocol only with the spreading specification defined in\nTable 112 . When using spread-spectrum clocking for PCI Express, both ends of the link\npartners should use the same reference clock. For best results, a source without\nsignificant unintended modulation must be used.\nThe SerDes transmitter does not support spread-spectrum clocking for the SATA\nprotocol. The SerDes receiver does support spread-spectrum clocking on receive, which\nmeans the SerDes receiver can receive data correctly from a SATA serial link partner\nusing spread-spectrum clocking.\nSpread-spectrum clocking cannot be used if the same SerDes reference clock is shared\nwith other non-spread-spectrum-supported protocols. For example, if spread-spectrum\nclocking is desired on a SerDes reference clock for the PCI Express protocol and the\nsame reference clock is used for any other protocol, such as SATA or SGMII because of\nthe SerDes lane usage mapping option, spread-spectrum clocking cannot be used at all.\nThis table provides the source recommendations for SerDes spread-spectrum clocking.\nTable 112. SerDes spread-spectrum clock source recommendations 1\nParameter Min Max Unit Notes\nFrequency modulation 30 33 kHz —\nFrequency spread +0 -0.5 % 2\nNotes:\n1. At recommended operating conditions. See Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n158 NXP Semiconductors\nTable 112. SerDes spread-spectrum clock source recommendations 1\nParameter Min Max Unit Notes\n2. Only down-spreading is allowed.\n3.23.2.2 SerDes reference clock receiver characteristics\nThis figure shows a receiver reference diagram of the SerDes reference clocks.\nInput\namp\n50 Ω50 Ω\nSDn_REF_CLKn_P\nSDn_REF_CLKn_N\nFigure 79. Receiver of SerDes reference clocks\nThe characteristics of the clock signals are as follows:\n•The SerDes receiver\'s core power supply voltage requirements (SV DDn) are as\nspecified in Table 4 .\n• The SerDes reference clock receiver reference circuit structure is as follows:\n•The SD n_REF_CLK n_P and SD n_REF_CLK n_N are internally AC-coupled\ndifferential inputs as shown in Figure 79 . Each differential clock input\n(SDn_REF_CLK n_P or SD n_REF_CLK n_N) has on-chip 50-Ω termination to\nSGND n followed by on-chip AC-coupling.\n• The external reference clock driver must be able to drive this termination.\n• The SerDes reference clock input can be either differential or single-ended. See\nthe differential mode and single-ended mode descriptions in Signal terms\ndefinitions  for detailed requirements.\n• The maximum average current requirement also determines the common mode\nvoltage range.\n• When the SerDes reference clock differential inputs are DC coupled externally\nwith the clock driver chip, the maximum average current allowed for each input\npin is 8 mA. In this case, the exact common mode input voltage is not critical as\nlong as it is within the range allowed by the maximum average current of 8 mA\nbecause the input is AC-coupled on-chip.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 159\n• This current limitation sets the maximum common mode input voltage to be less\nthan 0.4 V (0.4 V ÷ 50 = 8 mA) while the minimum common mode input level is\n0.1 V above SGND n. For example, a clock with a 50/50 duty cycle can be\nproduced by a clock driver with output driven by its current source from 0 mA to\n16 mA (0-0.8 V), such that each phase of the differential input has a single-\nended swing from 0 V to 800 mV with the common mode voltage at 400 mV.\n•If the device driving the SD n_REF_CLK n_P and SD n_REF_CLK n_N inputs\ncannot drive 50 Ω to SGND n DC or the drive strength of the clock driver chip\nexceeds the maximum input current limitations, it must be AC-coupled off-chip.\n• The input amplitude requirement is described in detail in the following sections.\n3.23.2.3 DC-level requirements for SerDes reference clocks\nThe DC-level requirements for the SerDes reference clock inputs are different depending\non the signaling mode used to connect the clock driver chip and SerDes reference clock\ninputs, as described below:\n• Differential Mode\n• The input amplitude of the differential clock must be between 400 mV and 1600\nmV differential peak-to-peak (or between 200 mV and 800 mV differential\npeak). In other words, each signal wire of the differential pair must have a\nsingle-ended swing of less than 800 mV and greater than 200 mV. This\nrequirement is same for both external DC-coupled or AC-coupled connection.\n• For an external DC-coupled connection, as described in Figure 79 , the maximum\naverage current requirements set the requirement for average voltage (common\nmode voltage) as between 100 mV and 400 mV.\n• This figure shows the SerDes reference clock input requirement for a DC-\ncoupled connection scheme.\nSDn_REF_CLKn_P\nSDn_REF_CLKn_N200 mV < Input amplitude or differential peak < 800 mV\nVmax < 800 mV\n100 mV < Vcm < 400 mV\nVmin > 0 V\nFigure 80. Differential reference clock input DC requirements (external DC-coupled)\n• For an external AC-coupled connection, there is no common mode voltage\nrequirement for the clock driver. Because the external AC-coupling capacitor\nblocks the DC level, the clock driver and the SerDes reference clock receiverElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n160 NXP Semiconductors\noperate in different common mode voltages. The SerDes reference clock receiver\nin this connection scheme has its common mode voltage set to SGND n. Each\nsignal wire of the differential inputs is allowed to swing below and above the\ncommon mode voltage (SGND n).\n• This figure shows the SerDes reference clock input requirement for an AC-\ncoupled connection scheme.\nSDn_REF_CLKn_P\nSDn_REF_CLKn_N200 mV < Input amplitude or differential peak < 800 mV\nVmax < Vcm + 400 mV\nVmin > Vcm - 400 mVVcm\nFigure 81. Differential reference clock input DC requirements (external AC-coupled)\n• Single-ended mode\n•The reference clock can also be single-ended. The SD n_REF_CLK n_P input\namplitude (single-ended swing) must be between 400 mV and 800 mV peak-to-\npeak (from V MIN to V MAX) with SD n_REF_CLK n_N either left unconnected or\ntied to ground.\n• To meet the input amplitude requirement, the reference clock inputs may need to\nbe externally DC- or AC-coupled. For the best noise performance, the reference\nof the clock could be DC- or AC-coupled into the unused phase\n(SDn_REF_CLK n_N) through the same source impedance as the clock input\n(SDn_REF_CLK n_P) in use.\n•The SD n_REF_CLK n_P input average voltage must be between 200 and 400\nmV.\n• This figure shows the SerDes reference clock input requirement for single-ended\nsignaling mode.\n400 mV < SDn_REF_CLKn input amplitude < 800 mV\nSDn_REF_CLKn_P\nSDn_REF_CLKn_N0 V\nFigure 82. Single-ended reference clock input DC requirementsElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 161\n3.23.2.4 AC requirements for SerDes reference clocks\nThis table provides the AC requirements for SerDes reference clocks for PCI Express\nprotocols running at data rates up to 5 Gbit/s.\nThis includes PCI Express (2.5 GT/s and 5 GT/s), SGMII (1.25 Gbit/s), and SATA (1.5\nGbit/s, 3.0 Gbit/s, and 6.0 Gbit/s). SerDes reference clocks need to be verified by the\ncustomer\'s application design.\nTable 113. SD n_REF_CLK n_P and SD n_REF_CLK n_N input clock requirements\n1\nParameter Symbol Min Typ Max Unit Notes\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N frequency\nrangetCLK_REF — 100/125/156.25 — MHz 2\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N clock\nfrequency tolerancetCLK_TOL -300 — 300 ppm 3\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N clock\nfrequency tolerancetCLK_TOL -100 — 100 ppm 4\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N reference\nclock duty cycletCLK_DUTY 40 50 60 % 5\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N max\ndeterministic peak-to-peak jitter at 10-6 BERtCLK_DJ — — 42 ps —\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N total\nreference clock jitter at 10-6 BER (peak-to-peak jitter\nat refClk input)tCLK_TJ — — 86 ps 6\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N 10 kHz to\n1.5 MHz RMS jittertREFCLK-LF-RMS — — 3 ps\nRMS7\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N > 1.5 MHz\nto Nyquist RMS jittertREFCLK-HF-RMS — — 3.1 ps\nRMS7\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N RMS\nreference clock jittertREFCLK-RMS-DC — — 1 ps\nRMS8\nSDn_REF_CLK n_P/ SD n_REF_CLK n_N rising/\nfalling edge ratetCLKRR/ tCLKFR 0.6 — 4 V/ns 9\nDifferential input high voltage VIH 150 — — mV 5\nDifferential input low voltage VIL — — -150 mV 5\nRising edge rate (SD n_REF_CLK n_P) to falling\nedge rate (SD n_REF_CLK n_N) matchingRise-Fall\nMatching— — 20 % 10, 11\nNotes:\n1. For recommended operating conditions, see Table 4 .\n2. Caution:  Only 100 and 125 have been tested. In-between values do not work correctly with the rest of the system.\n3. For PCI Express (2.5, 5 and 8 GT/s).\n4. For SGMII, 2.5GSGMII and QSGMII.\n5. Measurement taken from differential waveform.\n6. Limits from PCI Express CEM Rev 2.0.\n7. For PCI Express 5 GT/s, per PCI Express base specification Rev 3.0.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n162 NXP Semiconductors\nTable 113. SD n_REF_CLK n_P and SD n_REF_CLK n_N input clock requirements\n1\nParameter Symbol Min Typ Max Unit Notes\n8. For PCI-Express-8 GT/s, per PCI-Express base specification rev 3.0\n9. Measured from -150 mV to +150 mV on the differential waveform (derived from SD n_REF_CLK n_P minus\nSDn_REF_CLK n_N). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV\nmeasurement window is centered on the differential zero crossing. See Figure 83 .\n10. Measurement taken from single-ended waveform.\n11. Matching applies to rising edge for SD n_REF_CLK n_P and falling edge rate for SD n_REF_CLK n_N. It is measured using\n±75 mV window centered on the median cross point where SD n_REF_CLK n_P rising meets SD n_REF_CLK n_N falling. The\nmedian cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The\nrise edge rate of SD n_REF_CLK n_P must be compared to the fall edge rate of SD n_REF_CLK n_N, the maximum allowed\ndifference should not exceed 20% of the slowest edge rate. See Figure 84 .\nThis table lists the AC requirements for SerDes reference clocks for protocols running at\ndata rates greater than 8 GBaud.\nThis includes XFI (10.3125 GBaud), SerDes reference clocks to be guaranteed by the\ncustomer\'s application design.\nTable 114. SD1_REF_CLKn_P/ SD1_REF_CLKn_N input clock requirements 1\nParameter Symbol Min Typ Max Unit Notes\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N frequency range tCLK_REF - 156.25 - MHz 2\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N clock frequency\ntolerancetCLK_TOL -100 - 100 ppm -\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N reference clock\nduty cycletCLK_DUTY 40 50 60 % 3\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N single side band\nnoise@1 kHz - - -85 dBC/Hz 4\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N single side band\nnoise@10 kHz - - -108 dBC/Hz 4\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N single side band\nnoise@100\nkHz- - -128 dBC/Hz 4\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N single side band\nnoise@1 MHz - - -138 dBC/Hz 4\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N single side band\nnoise@10MHz - - -138 dBC/Hz 4\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N random jitter (1.2\nMHz to 15 MHz)tCLK_RJ - - 0.8 ps -\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N total reference\nclock jitter at 10-12 BER (1.2 MHz to 15 MHz)tCLK_TJ - - 11 ps -\nSD1_REF_CLKn_P/ SD1_REF_CLKn_N spurious noise (1.2\nMHz to 15 MHz)- - - -75 dBC -\nNotes:\n1. For recommended operating conditions, see Table 4 .\n2. Caution:  Only 156.25 have been tested. In-between values do not work correctly with the rest of the system.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 163\nTable 114. SD1_REF_CLKn_P/ SD1_REF_CLKn_N input clock requirements 1\nParameter Symbol Min Typ Max Unit Notes\n3. Measurement taken from differential waveform.\n4. Per XFP Spec. Rev 4.5, the Module Jitter Generation spec at XFI Optical Output is 10mUI (RMS) and 100 mUI (p-p). In the\nCDR mode the host is contributing 7 mUI (RMS) and 50 mUI (p-p) jitter.\nThis figure shows the differential measurement points for rise and fall time.\nRise-edge rate Fall-edge rate\nVIH = + 150 mV\n0.0 V\nVIL = - 150 mV\nSDn_REF_CLKn_P\nSDn_REF_CLKn_N\nFigure 83. Differential measurement points for rise and fall time\nThis figure shows the single-ended measurement points for rise and fall time matching.\nTFALL TRISESDn_REF_CLKn_N\nSDn_REF_CLKn_PVCROSS MEDIAN  + 75 mV\nVCROSS MEDIAN - 75 mV SDn_REF_CLKn_N\nSDn_REF_CLKn_PVCROSS MEDIAN VCROSS MEDIAN\nFigure 84. Single-ended measurement points for rise and fall time matching\n3.23.3 SerDes transmitter and receiver reference circuits\nThis figure shows the reference circuits for SerDes data lane\'s transmitter and receiver.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n164 NXP Semiconductors\n50 Ω50 ΩSDn_RXn_P\nSDn_RXn_NReceiver 100 Ω TransmitterSDn_TXn_P\nSDn_TXn_N\nFigure 85. SerDes transmitter and receiver reference circuits\nThe DC and AC specifications of the SerDes data lanes are defined in each interface\nprotocol section below based on the application usage:\n•PCI Express\n•Serial ATA (SATA) interface\n•SGMII interface\n•XFI interface\nNote that an external AC-coupling capacitor is required for the above serial transmission\nprotocols with the capacitor value defined in the specification of each protocol section.\n3.23.4 PCI Express\nThis section describes the clocking dependencies, as well as the DC and AC electrical\nspecifications for the PCI Express bus.\n3.23.4.1 Clocking dependencies\nThe ports on the two ends of a link must transmit data at a rate that is within 600 ppm of\neach other at all times. This is specified to allow bit rate clock sources with a ±300 ppm\ntolerance.\nThe platform clock frequency must be greater than or equal to 400 MHz for PCI Express\nGen2. For more details, see Minimum platform frequency requirements for high-speed\ninterfaces .\n3.23.4.2 PCI Express DC physical layer specifications\nThis section contains the DC specifications for the physical layer of PCI Express on this\nchip.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 165\n3.23.4.2.1 PCI Express DC physical layer transmitter specifications\nThis section discusses the PCI Express DC physical layer transmitter specifications for\n2.5 GT/s, 5 GT/s, and 8 GT/s.\nThis table defines the PCI Express 2.0 (2.5 GT/s) DC specifications for the differential\noutput at all transmitters. The parameters are specified at the component pins.\nTable 115. PCI Express 2.0 (2.5 GT/s) differential transmitter output DC specifications (XV DD\n= 1.35 V)1\nParameter Symbol Min Typical Max Units Notes\nDifferential peak-to-peak\noutput voltageVTX-DIFFp-p 800 1000 1200 mV VTX-DIFFp-p  = 2 x │ VTX-D+  - VTX-D- │\nDe-emphasized differential\noutput voltage (ratio)VTX-DE-RATIO 3.0 3.5 4.0 dB Ratio of the V TX-DIFFp-p  of the second and\nfollowing bits after a transition divided by the V TX-\nDIFFp-p of the first bit after a transition.\nDC differential transmitter\nimpedanceZTX-DIFF-DC 80 100 120 Ω Transmitter DC differential mode low Impedance\nTransmitter DC impedance ZTX-DC 40 50 60 Ω Required transmitter D+ as well as D- DC\nImpedance during all states\nNotes:\n1. For recommended operating conditions, see Table 4 .\nThis table defines the PCI Express 2.0 (5 GT/s) DC specifications for the differential\noutput at all transmitters. The parameters are specified at the component pins.\nTable 116. PCI Express 2.0 (5 GT/s) differential transmitter output DC specifications (XV DD =\n1.35 V)1\nParameter Symbol Min Typical Max Units Notes\nDifferential peak-to-peak\noutput voltageVTX-DIFFp-p 800 1000 1200 mV VTX-DIFFp-p  = 2 x │ VTX-D+  - VTX-D- │\nLow-power differential\npeak-to-peak output\nvoltageVTX-DIFFp-p_low 400 500 1200 mV VTX-DIFFp-p  = 2 x │ VTX-D+  - VTX-D- │\nDe-emphasized differential\noutput voltage (ratio)VTX-DE-RATIO-3.5dB 3.0 3.5 4.0 dB Ratio of the V TX-DIFFp-p  of the second and\nfollowing bits after a transition divided by the\nVTX-DIFFp-p of the first bit after a transition.\nDe-emphasized differential\noutput voltage (ratio)VTX-DE-RATIO-6.0dB 5.5 6.0 6.5 dB Ratio of the V TX-DIFFp-p  of the second and\nfollowing bits after a transition divided by the\nVTX-DIFFp-p of the first bit after a transition.\nDC differential transmitter\nimpedanceZTX-DIFF-DC 80 100 120 Ω Transmitter DC differential mode low\nimpedance\nTransmitter DC\nImpedanceZTX-DC 40 50 60 Ω Required transmitter D+ as well as D- DC\nimpedance during all states\nNotes:\n1. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n166 NXP Semiconductors\nThis table defines the PCI Express 3.0 (8 GT/s) DC characteristics for the differential\noutput at all transmitters. The parameters are specified at the component pins.\nTable 117. PCI Express 3.0 (8 GT/s) differential transmitter output DC characteristics (XV DD\n= 1.35 V)3\nParameter Symbol Min Typical Max Units Notes\nFull swing transmitter\nvoltage with no TX EqVTX-FS-NO-EQ 800 — 1300 mVp-p See Note 1.\nReduced swing\ntransmitter voltage with\nno TX EqVTX-RS-NO-EQ 400 — 1300 mV See Note 1.\nDe-emphasized\ndifferential output voltage\n(ratio)VTX-DE-RATIO-3.5dB 3.0 3.5 4.0 dB —\nDe-emphasized\ndifferential output voltage\n(ratio)VTX-DE-RATIO-6.0dB 5.5 6.0 6.5 dB —\nMinimum swing during\nEIEOS for full swingVTX-EIEOS-FS 250 — — mVp-p See Note 2\nMinimum swing during\nEIEOS for reduced swingVTX-EIEOS-RS 232 — — mVp-p See Note 2\nDC differential transmitter\nimpedanceZTX-DIFF-DC 80 100 120 Ω Transmitter DC differential mode low\nimpedance\nTransmitter DC\nImpedanceZTX-DC 40 50 60 Ω Required transmitter D+ as well as D- DC\nimpedance during all states\nNotes:\n1. Voltage measurements for V TX-FS-NO-EQ and V TX-RS-NO-EQ are made using the 64-zeroes/64-ones pattern in the compliance\npattern.\n2. Voltage limits comprehend both full swing and reduced swing modes. The transmitter must reject any changes that would\nviolate this specification. The maximum level is covered in the V TX-FS-NO-EQ  measurement which represents the maximum\npeak voltage the transmitter can drive. The V TX-EIEOS-FS  and V TX-EIEOS-RS  voltage limits are imposed to guarantee the EIEOS\nthreshold of 175 mV P-P at the receiver pin. This parameter is measured using the actual EIEOS pattern that is part of the\ncompliance pattern and then removing the ISI contribution of the breakout channel.\n3. For recommended operating conditions, see Table 4 .\n3.23.4.2.2 PCI Express DC physical layer receiver specifications\nThis section discusses the PCI Express DC physical layer receiver specifications for 2.5\nGT/s, 5 GT/s, and 8 GT/s.\nThis table defines the DC specifications for the PCI Express 2.0 (2.5 GT/s) differential\ninput at all receivers. The parameters are specified at the component pins.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 167\nTable 118. PCI Express 2.0 (2.5 GT/s) differential receiver input DC specifications 4\nParameter Symbol Min Typ Max Units Notes\nDifferential input peak-to-peak\nvoltageVRX-DIFFp-p 120 1000 1200 mV VRX-DIFFp-p  = 2 x |V RX-D+  - VRX-D-| See\nNote 1.\nDC differential input impedance ZRX-DIFF-DC 80 100 120 Ω Receiver DC differential mode\nimpedance. See Note 2\nDC input impedance ZRX-DC 40 50 60 Ω Required receiver D+ as well as D- DC\nImpedance (50 ± 20% tolerance). See\nNotes 1 and 2.\nPowered down DC input impedance ZRX-HIGH-IMP-DC 50 - - kΩ Required receiver D+ as well as D- DC\nImpedance when the receiver\nterminations do not have power. See\nNote 3.\nElectrical idle detect threshold VRX-IDLE-DET-\nDIFFp-p65 - 175 mV VRX-IDLE-DET-DIFFp-p  = 2 x |V RX-D+ -VRX-\nD-|\nMeasured at the package pins of the\nreceiver\nNotes:\n1. Measured at the package pins with a test load of 50Ω to GND on each pin.\n2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM)\nthere is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.\n3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This\nhelps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must\nbe measured at 300 mV above the receiver ground.\n4. For recommended operating conditions, see Table 4 .\nThis table defines the DC specifications for the PCI Express 2.0 (5 GT/s) differential\ninput at all receivers. The parameters are specified at the component pins.\nTable 119. PCI Express 2.0 (5 GT/s) differential receiver input DC specifications 4\nParameter Symbol Min Typ Max Units Notes\nDifferential input peak-to-peak voltage VRX-DIFFp-p 120 1000 1200 mV VRX-DIFFp-p  = 2 x |V RX-D+  - VRX-D-|\nSee Note 1.\nDC differential input impedance ZRX-DIFF-DC 80 100 120 Ω Receiver DC differential mode\nimpedance. See Note 2\nDC input impedance ZRX-DC 40 50 60 Ω Required receiver D+ as well as D-\nDC Impedance (50 ± 20%\ntolerance). See Notes 1 and 2.\nPowered down DC input impedance ZRX-HIGH-IMP-DC 50 - - kΩ Required receiver D+ as well as D-\nDC Impedance when the receiver\nterminations do not have power.\nSee Note 3.\nElectrical idle detect threshold VRX-IDLE-DET-\nDIFFp-p65 - 175 mV VRX-IDLE-DET-DIFFp-p  = 2 x |V RX-D+ -\nVRX-D-|\nMeasured at the package pins of\nthe receiver\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n168 NXP Semiconductors\nTable 119. PCI Express 2.0 (5 GT/s) differential receiver input DC specifications 4\n(continued)\nParameter Symbol Min Typ Max Units Notes\nNotes:\n1. Measured at the package pins with a test load of 50 Ω to GND on each pin.\n2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM)\nthere is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.\n3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This\nhelps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must\nbe measured at 300 mV above the receiver ground.\n4. For recommended operating conditions, see Table 4 .\nThis table defines the DC characteristics for the PCI Express 3.0 (8 GT/s) differential\ninput at all receivers. The parameters are specified at the component pins.\nTable 120. PCI Express 3.0 (8 GT/s) differential receiver input DC characteristics 6\nCharacteristic Symbol Min Typ Max Units Notes\nDC differential input impedance ZRX-DIFF-DC 80 100 120 Ω Receiver DC differential mode\nimpedance. See Note 2\nDC input impedance ZRX-DC 40 50 60 Ω Required receiver D+ as well as D-\nDC Impedance (50 ± 20%\ntolerance). See Notes 1 and 2.\nPowered down DC input impedance ZRX-HIGH-IMP-DC 50 — — kΩ Required receiver D+ as well as D-\nDC Impedance when the receiver\nterminations do not have power.\nSee Note 3.\nGenerator launch voltage VRX-LAUNCH-8G — 800 — mV Measured at TP1 per PCI Express\nbase spec. rev 3.0\nEye height (-20dB Channel) VRX-SV-8G 25 — — mV Measured at TP2P per PCI Express\nbase spec. rev 3.0. See Notes 4, 5\nEye height (-12dB Channel) VRX-SV-8G 50 — — mV Measured at TP2P per PCI Express\nbase spec. rev 3.0. See Notes 4, 5\nEye height (-3dB Channel) VRX-SV-8G 200 — — mV Measured at TP2P per PCI Express\nbase spec. rev 3.0. See Notes 4, 5\nElectrical idle detect threshold VRX-IDLE-DET-\nDIFFp-p65 — 175 mV VRX-IDLE-DET-DIFFp-p  = 2 x |V RX-D+ -\nVRX-D-|\nMeasured at the package pins of\nthe receiver\nNotes:\n1. Measured at the package pins with a test load of 50 Ω to GND on each pin.\n2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM)\nthere is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.\n3. The receiver DC common mode impedance that exists when no power is present or fundamental reset is asserted. This\nhelps ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must\nbe measured at 300 mV above the receiver ground.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 169\nTable 120. PCI Express 3.0 (8 GT/s) differential receiver input DC characteristics 6\nCharacteristic Symbol Min Typ Max Units Notes\n4. V RX-SV-8G  is tested at three different voltages to ensure the receiver device under test is capable of equalizing over a range\nof channel loss profiles. The "SV" in the parameter names refers to stressed voltage.\n5. V RX-SV-8G  is referenced to TP2P and is obtained after post processing data captured at TP2.\n6. For recommended operating conditions, see Table 4 .\n3.23.4.3 PCI Express AC physical layer specifications\nThis section describes the AC specifications for the physical layer of PCI Express on this\ndevice.\n3.23.4.3.1 PCI Express AC physical layer transmitter specifications\nThis section describes the PCI Express AC physical layer transmitter specifications for\n2.5 GT/s, 5 GT/s, and 8 GT/s.\nThis table defines the PCI Express 2.0 (2.5 GT/s) AC specifications for the differential\noutput at all transmitters. The parameters are specified at the component pins. The AC\ntiming specifications do not include RefClk jitter.\nTable 121. PCI Express 2.0 (2.5 GT/s) differential transmitter output AC specifications4\nParameter Symbol Min Typ Max Units Notes\nUnit interval UI 399.88 400 400.12 ps Each UI is 400 ps ±  300 ppm. UI does not\naccount for spread-spectrum clock dictated\nvariations.\nMinimum transmitter eye\nwidthTTX-EYE 0.75 - - UI The maximum transmitter jitter can be\nderived as T TX-MAX-JITTER  = 1 - T TX-EYE =\n0.25 UI. Does not include spread-spectrum\nor RefCLK jitter. Includes device random\njitter at 10-12.\nSee Notes 1 and 2.\nMaximum time between the\njitter median and maximum\ndeviation from the medianTTX-EYE-MEDIAN-\nto- MAX-JITTER- - 0.125 UI Jitter is defined as the measurement\nvariation of the crossing points (V TX-DIFFp-p  =\n0 V) in relation to a recovered transmitter\nUI. A recovered transmitter UI is calculated\nover 3500 consecutive unit intervals of\nsample data. Jitter is measured using all\nedges of the 250 consecutive UI in the\ncenter of the 3500 UI used for calculating\nthe transmitter UI. See Notes 1 and 2.\nAC coupling capacitor CTX 75 - 200 nF All transmitters must be AC coupled. The\nAC coupling is required either within the\nmedia or within the transmitting component\nitself. See Note 3.\nNotes:Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n170 NXP Semiconductors\nTable 121. PCI Express 2.0 (2.5 GT/s) differential transmitter output AC specifications4\nParameter Symbol Min Typ Max Units Notes\n1. Specified at the measurement point into a timing and voltage test load as shown in Figure 87  and measured over any 250\nconsecutive transmitter UIs.\n2. A T TX-EYE  = 0.75 UI provides for a total sum of deterministic and random jitter budget of T TX-JITTER-MAX = 0.25 UI for the\ntransmitter collected over any 250 consecutive transmitter UIs. The T TX-EYE-MEDIAN-to-MAX-JITTER  median is less than half of the\ntotal transmitter jitter budget collected over any 250 consecutive transmitter UIs. It must be noted that the median is not the\nsame as the mean. The jitter median describes the point in time where the number of jitter points on either side is\napproximately equal as opposed to the averaged time value.\n3. The chip\'s SerDes transmitter does not have C TX built-in. An external AC coupling capacitor is required.\n4. For recommended operating conditions, see Table 4 .\nThis table defines the PCI Express 2.0 (5 GT/s) AC specifications for the differential\noutput at all transmitters. The parameters are specified at the component pins. The AC\ntiming specifications do not include RefClk jitter.\nTable 122. PCI Express 2.0 (5 GT/s) differential transmitter output AC specifications3\nParameter Symbol Min Typ Max Units Notes\nUnit Interval UI 199.94 200.00 200.06 ps Each UI is 200 ps ±  300 ppm. UI does not\naccount for spread-spectrum clock dictated\nvariations.\nMinimum transmitter eye width TTX-EYE 0.75 - - UI The maximum transmitter jitter can be\nderived as: T TX-MAX-JITTER  = 1 - T TX-EYE =\n0.25 UI.\nSee Note 1.\nTransmitter deterministic jitter\n> 1.5 MHzTTX-HF-DJ-DD - - 0.15 UI -\nTransmitter RMS jitter < 1.5\nMHzTTX-LF-RMS - 3.0 - ps Reference input clock RMS jitter (< 1.5\nMHz) at pin < 1 ps\nAC coupling capacitor CTX 75 - 200 nF All transmitters must be AC coupled. The\nAC coupling is required either within the\nmedia or within the transmitting component\nitself. See Note 2.\nNotes:\n1. Specified at the measurement point into a timing and voltage test load as shown in Figure 87  and measured over any 250\nconsecutive transmitter UIs.\n2. The chip\'s SerDes transmitter does not have C TX built-in. An external AC coupling capacitor is required.\n3. For recommended operating conditions, see Table 4 .\nThis table defines the PCI Express 3.0 (8 GT/s) AC specifications for the differential\noutput at all transmitters. The parameters are specified at the component pins. The AC\ntiming specifications do not include RefClk jitter.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 171\nTable 123. PCI Express 3.0 (8 GT/s) differential transmitter output AC specifications4\nParameter Symbol Min Typ Max Units Notes\nUnit Interval UI 124.9625 125.00 125.0375 ps Each UI is 125 ps ±  300 ppm. UI does\nnot account for spread-spectrum clock\ndictated variations.\nTransmitter uncorrelated total\njitterTTX-UTJ — — 31.25 ps p-p —\nTransmitter uncorrelated\ndeterministic jitterTTX-UDJ-DD — — 12 ps p-p —\nTotal uncorrelated pulse width\njitter (PWJ)TTX-UPW-TJ — — 24 ps p-p See Note 1, 2\nDeterministic data dependent\njitter (DjDD) uncorrelated\npulse width jitter (PWJ)TTX-UPW-DJDD — — 10 ps p-p See Note 1, 2\nData dependent jitter TTX-DDJ — — 18 ps p-p See Note 2\nAC coupling capacitor CTX 176 — 265 nF All transmitters must be AC coupled.\nThe AC coupling is required either\nwithin the media or within the\ntransmitting component itself. See\nNote 3.\nNotes:\n1. PWJ parameters shall be measured after data dependent jitter (DDJ) separation.\n2. Measured with optimized preset value after de-embedding to transmitter pin.\n3. The chip\'s SerDes transmitter does not have C TX built-in. An external AC coupling capacitor is required.\n4. For recommended operating conditions, see Table 4 .\n3.23.4.3.2 PCI Express AC physical layer receiver specifications\nThis section discusses the PCI Express AC physical layer receiver specifications for 2.5\nGT/s, 5 GT/s, and 8 GT/s.\nThis table defines the AC specifications for the PCI Express 2.0 (2.5 GT/s) differential\ninput at all receivers. The parameters are specified at the component pins. The AC timing\nspecifications do not include RefClk jitter.\nTable 124. PCI Express 2.0 (2.5 GT/s) differential receiver input AC specifications4\nParameter Symbol Min Typ Max Units Notes\nUnit Interval UI 399.88 400.00 400.12 ps Each UI is 400 ps ±  300 ppm. UI does not\naccount for spread-spectrum clock\ndictated variations.\nMinimum receiver eye width TRX-EYE 0.4 - - UI The maximum interconnect media and\ntransmitter jitter that can be tolerated by\nthe receiver can be derived as T RX-MAX-\nJITTER  = 1 - T RX-EYE = 0.6 UI.\nSee Notes 1 and 2.\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n172 NXP Semiconductors\nTable 124. PCI Express 2.0 (2.5 GT/s) differential receiver input AC specifications4\n(continued)\nParameter Symbol Min Typ Max Units Notes\nMaximum time between the\njitter median and maximum\ndeviation from the median.TRX-EYE-MEDIAN-\nto-MAX-JITTER- - 0.3 UI Jitter is defined as the measurement\nvariation of the crossing points (V RX-DIFFp-p\n= 0 V) in relation to a recovered\ntransmitter UI. A recovered transmitter UI\nis calculated over 3500 consecutive unit\nintervals of sample data. Jitter is\nmeasured using all edges of the 250\nconsecutive UI in the center of the 3500\nUI used for calculating the transmitter UI.\nSee Notes 1, 2 and 3.\nNotes:\n1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 87  must be used\nas the receiver device when taking measurements. If the clocks to the receiver and transmitter are not derived from the same\nreference clock, the transmitter UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.\n2. A T RX-EYE  = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and\ninterconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter\ndistribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget\ncollected over any 250 consecutive transmitter UIs. It must be noted that the median is not the same as the mean. The jitter\nmedian describes the point in time where the number of jitter points on either side is approximately equal as opposed to the\naveraged time value. If the clocks to the receiver and transmitter are not derived from the same reference clock, the\ntransmitter UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.\n3. It is recommended that the recovered transmitter UI is calculated using all edges in the 3500 consecutive UI interval with a\nfit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental\nand simulated data.\n4. For recommended operating conditions, see Table 4 .\nThis table defines the AC specifications for the PCI Express 2.0 (5 GT/s) differential\ninput at all receivers. The parameters are specified at the component pins. The AC timing\nspecifications do not include RefClk jitter.\nTable 125. PCI Express 2.0 (5 GT/s) differential receiver input AC specifications1\nParameter Symbol Min Typ Max Units Notes\nUnit Interval UI 199.94 200.00 200.06 ps Each UI is 200 ps ± 300 ppm. UI does\nnot account for spread-spectrum clock\ndictated variations.\nMax receiver inherent timing\nerrorTRX-TJ-CC - - 0.4 UI The maximum inherent total timing error\nfor common RefClk receiver architecture\nMax receiver inherent\ndeterministic timing errorTRX-DJ-DD-CC - - 0.30 UI The maximum inherent deterministic\ntiming error for common RefClk receiver\narchitecture\nNote:\n1. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 173\nThis table defines the AC specifications for the PCI Express 3.0 (8 GT/s) differential\ninput at all receivers. The parameters are specified at the component pins. The AC timing\nspecifications do not include RefClk jitter.\nTable 126. PCI Express 3.0 (8 GT/s) differential receiver input AC specifications5\nParameter Symbol Min Typ Max Units Notes\nUnit Interval UI 124.9625 125.00 125.0375 ps Each UI is 125 ps ± 300 ppm. UI\ndoes not account for spread-\nspectrum clock dictated variations.\nSee Note 1.\nEye Width at TP2P TRX-SV-8G 0.3 — 0.35 UI See Note 1\nDifferential mode interference VRX-SV-DIFF-8G 14 — — mV Frequency = 2.1GHz. See Note 2.\nSinusoidal Jitter at 100 MHz TRX-SV-SJ-8G — — 0.1 UI p-p Fixed at 100 MHz. See Note 3.\nRandom Jitter TRX-SV-RJ-8G — — 2.0 ps\nRMSRandom jitter spectrally flat before\nfiltering. See Note 4.\nNote:\n1. T RX-SV-8G  is referenced to TP2P and obtained after post processing data captured at TP2. T RX-SV-8G  includes the effects of\napplying the behavioral receiver model and receiver behavioral equalization.\n2. V RX-SV-DIFF-8G  voltage may need to be adjusted over a wide range for the different loss calibration channels.\n3. The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency as shown in Figure 86 .\n4. Random jitter (Rj) is applied over the following range: The low frequency limit may be between 1.5 and 10 MHz, and the\nupper limit is 1.0 GHz. See Figure 86  for details. Rj may be adjusted to meet the 0.3 UI value for T RX-SV-8G .\n5. For recommended operating conditions, see Table 4 .\n20 dB\ndecade\n~ 3.0 ps RMS\n1000 MHz 100 MHz 10 MHz 1 .0 MHz 0.1 MHz 0.01 MHz1 .0 UI \n0.1 UI 0.03 MHz 100 MHz\nRjSjSj sweep rangeRj (ps RMS)\nSj (UI PP)\nFigure 86. Swept sinusoidal jitter maskElectrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n174 NXP Semiconductors\n3.23.4.4 Test and measurement load\nThe AC timing and voltage parameters must be verified at the measurement point. The\npackage pins of the device must be connected to the test/measurement load within 0.2\ninches of that load, as shown in the following figure.\nNOTE\nThe allowance of the measurement point to be within 0.2 inches\nof the package pins is meant to acknowledge that package/\nboard routing may benefit from D+ and D- not being exactly\nmatched in length at the package pin boundary. If the vendor\ndoes not explicitly state where the measurement point is\nlocated, the measurement point is assumed to be the D+ and D-\npackage pins.\nTransmitter\nsilicon\n+ packageD + package pin\nD - package pinC = C TX\nC = C TX\nR = 50 Ω R = 50 Ω \nFigure 87. Test and measurement load\n3.23.5 Serial ATA (SATA) interface\nThis section describes the DC and AC electrical specifications for the SATA interface.\n3.23.5.1 SATA DC electrical characteristics\nThis section describes the DC electrical characteristics for SATA.\n3.23.5.1.1 SATA DC transmitter output characteristics\nThis table provides the differential transmitter output DC characteristics for the SATA\ninterface at Gen1i/1m or 1.5 Gbit/s transmission.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 175\nTable 127. Gen1i/1m 1.5 G transmitter DC specifications (XV DD = 1.35 V)3\nParameter Symbol Min Typ Max Units Notes\nTx differential output voltage VSATA_TXDIFF 400 500 600 mV p-p 1\nTx differential pair impedance ZSATA_TXDIFFIM 85 100 115 Ω 2\nNotes:\n1. Terminated by 50 Ω load.\n2. DC impedance.\n3. For recommended operating conditions, see Table 4 .\nThis table provides the differential transmitter output DC characteristics for the SATA\ninterface at Gen2i/2m or 3.0 Gbit/s transmission.\nTable 128. Gen 2i/2m 3 G transmitter DC specifications (XV DD = 1.35 V)2\nParameter Symbol Min Typ Max Units Notes\nTransmitter differential output voltage VSATA_TXDIFF 400 — 700 mV p-p 1\nTransmitter differential pair impedance ZSATA_TXDIFFIM 85 100 115 Ω —\nNotes:\n1. Terminated by 50 Ω load.\n2. For recommended operating conditions, see Table 4 .\nThis table provides the differential transmitter output DC characteristics for the SATA\ninterface at Gen 3i transmission.\nTable 129. Gen 3i transmitter DC specifications (XV DD = 1.35 V)2\nParameter Symbol Min Typ Max Units Notes\nTransmitter differential output voltage VSATA_TXDIFF 240 — 900 mV p-p 1\nTransmitter differential pair impedance ZSATA_TXDIFFIM 85 100 115 Ω —\nNotes:\n1. Terminated by 50 Ω load.\n2. For recommended operating conditions, see Table 4 .\n3.23.5.1.2 SATA DC receiver input characteristics\nThis table provides the Gen1i/1m or 1.5 Gbit/s differential receiver input DC\ncharacteristics for the SATA interface.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n176 NXP Semiconductors\nTable 130. Gen1i/1m 1.5 G receiver input DC specifications 3\nParameter Symbol Min Typical Max Units Notes\nDifferential input voltage VSATA_RXDIFF 240 500 600 mV p-p 1\nDifferential receiver input impedance ZSATA_RXSEIM 85 100 115 Ω 2\nOOB signal detection threshold VSATA_OOB 50 120 240 mV p-p —\nNotes:\n1. Voltage relative to common of either signal comprising a differential pair.\n2. DC impedance.\n3. For recommended operating conditions, see Table 4 .\nThis table provides the Gen2i/2m or 3 Gbit/s differential receiver input DC characteristics\nfor the SATA interface.\nTable 131. Gen2i/2m 3 G receiver input DC specifications 3\nParameter Symbol Min Typical Max Units Notes\nDifferential input voltage VSATA_RXDIFF 240 — 750 mV p-p 1\nDifferential receiver input impedance ZSATA_RXSEIM 85 100 115 Ω 2\nOOB signal detection threshold VSATA_OOB 75 120 240 mV p-p 2\nNotes:\n1. Voltage relative to common of either signal comprising a differential pair.\n2. DC impedance.\n3. For recommended operating conditions, see Table 4 .\nThis table provides the Gen 3i differential receiver input DC characteristics for the SATA\ninterface.\nTable 132. Gen 3i receiver input DC specifications 3\nParameter Symbol Min Typical Max Units Notes\nDifferential input voltage VSATA_RXDIFF 240 — 1000 mV p-p 1\nDifferential receiver input impedance ZSATA_RXSEIM 85 100 115 Ω 2\nOOB signal detection threshold — 75 120 200 mV p-p —\nNotes:\n1. Voltage relative to common of either signal comprising a differential pair.\n2. DC impedance.\n3. For recommended operating conditions, see Table 4 .\n3.23.5.2 SATA AC timing specifications\nThis section describes the SATA AC timing specifications.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 177\n3.23.5.2.1 AC requirements for SATA REF_CLK\nThis table provides the AC requirements for the SATA reference clock. These\nrequirements must be guaranteed by the customer\'s application design.\nTable 133. SATA reference clock input requirements6\nParameter Symbol Min Typ Max Unit Notes\nSDn_REF_CLK1_P/SD n_REF_CLK1_N\nfrequency rangetCLK_REF — 100/125 — MHz 1\nSDn_REF_CLK1_P/SD n_REF_CLK1_N clock\nfrequency tolerancetCLK_TOL -350 — +350 ppm —\nSDn_REF_CLK1_P/SD n_REF_CLK1_N\nreference clock duty cycletCLK_DUTY 40 50 60 % 5\nSDn_REF_CLK1_P/SD n_REF_CLK1_N cycle-\nto-cycle clock jitter (period jitter)tCLK_CJ — — 100 ps 2\nSDn_REF_CLK1_P/SD n_REF_CLK1_N total\nreference clock jitter, phase jitter (peak-to-peak)tCLK_PJ -50 — +50 ps 2, 3, 4\nNotes:\n1. Caution:  Only 100 and 125 MHz have been tested. In-between values do not work correctly with the rest of the system.\n2. At RefClk input.\n3. In a frequency band from 150 kHz to 15 MHz at BER of 10-12.\n4. Total peak-to-peak deterministic jitter must be less than or equal to 50 ps.\n5. Measurement taken from differential waveform.\n6. For recommended operating conditions, see Table 4 .\n3.23.5.2.2 AC transmitter output characteristics\nThis table provides the differential transmitter output AC characteristics for the SATA\ninterface at Gen 1i/1m or 1.5 Gbit/s transmission. The AC timing specifications do not\ninclude RefClk jitter.\nTable 134. Gen 1i/1m 1.5 G transmitter AC specifications2\nParameter Symbol Min Typ Max Units Notes\nChannel speed tCH_SPEED — 1.5 — Gbit/s —\nUnit interval TUI 666.4333 666.6667 670.2333 ps —\nTotal jitter data-data 5 UI USATA_TXTJ5UI — — 0.355 UI p-p 1\nTotal jitter, data-data 250 UI USATA_TXTJ250UI — — 0.47 UI p-p 1\nDeterministic jitter, data-data 5 UI USATA_TXDJ5UI — — 0.175 UI p-p 1\nDeterministic jitter, data-data 250 UI USATA_TXDJ250UI — — 0.22 UI p-p 1\nNotes:\n1. Measured at transmitter output pins peak-to-peak phase variation; random data pattern.\n2. For recommended operating conditions, see Table 4 .Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n178 NXP Semiconductors\nThis table provides the differential transmitter output AC characteristics for the SATA\ninterface at Gen 2i/2m or 3.0 Gbit/s transmission. The AC timing specifications do not\ninclude RefClk jitter.\nTable 135. Gen 2i/2m 3 G transmitter AC specifications2\nParameter Symbol Min Typ Max Units Notes\nChannel speed tCH_SPEED — 3.0 — Gbit/s —\nUnit Interval TUI 333.2167 333.3333 335.1167 ps —\nTotal jitter f C3dB = fBAUD ÷ 500 USATA_TXTJfB/500 — — 0.37 UI p-p 1\nTotal jitter f C3dB = fBAUD ÷ 1667 USATA_TXTJfB/1667 — — 0.55 UI p-p 1\nDeterministic jitter, f C3dB = fBAUD ÷ 500 USATA_TXDJfB/500 — — 0.19 UI p-p 1\nDeterministic jitter, f C3dB = fBAUD ÷\n1667USATA_TXDJfB/1667 — — 0.35 UI p-p 1\nNotes:\n1. Measured at transmitter output pins peak-to-peak phase variation; random data pattern.\n2. For recommended operating conditions, see Table 4 .\nThis table provides the differential transmitter output AC characteristics for the SATA\ninterface at Gen 3i transmission. The AC timing specifications do not include RefClk\njitter.\nTable 136. Gen 3i transmitter AC specifications 1\nParameter Symbol Min Typ Max Units\nSpeed — — 6.0 — Gbit/s\nTotal jitter before and after compliance interconnect channel JT — — 0.52 UI p-p\nRandom jitter before compliance interconnect channel JR — — 0.18 UI p-p\nUnit interval UI 166.6083 166.6667 167.5583 ps\nNotes:\n1. For recommended operating conditions, see Table 4 .\n3.23.5.2.3 AC differential receiver input characteristics\nThis table provides the Gen1i/1m or 1.5 Gbit/s differential receiver input AC\ncharacteristics for the SATA interface. The AC timing specifications do not include\nRefClk jitter.\nTable 137. Gen 1i/1m 1.5 G receiver AC specifications2\nParameter Symbol Min Typical Max Units Notes\nUnit Interval TUI 666.4333 666.6667 670.2333 ps —\nTable continues on the next page...Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 179\nTable 137. Gen 1i/1m 1.5 G receiver AC specifications2 (continued)\nParameter Symbol Min Typical Max Units Notes\nTotal jitter data-data 5 UI USATA_RXTJ5UI — — 0.43 UI p-p 1\nTotal jitter, data-data 250 UI USATA_RXTJ250UI — — 0.60 UI p-p 1\nDeterministic jitter, data-data 5 UI USATA_RXDJ5UI — — 0.25 UI p-p 1\nDeterministic jitter, data-data 250 UI USATA_RXDJ250UI — — 0.35 UI p-p 1\nNotes:\n1. Measured at the receiver.\n2. For recommended operating conditions, see Table 4 .\nThis table provides the differential receiver input AC characteristics for the SATA\ninterface at Gen2i/2m or 3.0 Gbit/s transmission. The AC timing specifications do not\ninclude RefClk jitter.\nTable 138. Gen 2i/2m 3 G receiver AC specifications2\nParameter Symbol Min Typical Max Units Notes\nUnit Interval TUI 333.2167 333.3333 335.1167 ps —\nTotal jitter f C3dB = fBAUD ÷ 500 USATA_RXTJfB/500 — — 0.60 UI p-p 1\nTotal jitter f C3dB = fBAUD ÷ 1667 USATA_RXTJfB/1667 — — 0.65 UI p-p 1\nDeterministic jitter, f C3dB = fBAUD ÷ 500 USATA_RXDJfB/500 — — 0.42 UI p-p 1\nDeterministic jitter, f C3dB = fBAUD ÷ 1667 USATA_RXDJfB/1667 — — 0.35 UI p-p 1\nNotes:\n1. Measured at the receiver.\n2. For recommended operating conditions, see Table 4 .\nThis table provides the differential receiver input AC characteristics for the SATA\ninterface at Gen 3i transmission. The AC timing specifications do not include RefClk\njitter.\nTable 139. Gen 3i receiver AC specifications2\nParameter Symbol Min Typical Max Units Notes\nTotal jitter after compliance\ninterconnect channelJT — — 0.60 UI p-p 1\nRandom jitter before compliance\ninterconnect channelJR — — 0.18 UI p-p 1\nUnit interval: 6.0 Gb/s UI 166.6083 166.6667 167.5583 ps —\nNotes:\n1. Measured at the receiver.\n2. The AC specifications do not include RefClk jitter.Electrical characteristics\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n180 NXP Semiconductors\n4Security fuse processor\nThis chip implements the QorIQ platform\'s trust architecture, supporting capabilities such\nas secure boot. Use of the trust architecture feature is dependent on programming fuses in\nthe Security Fuse Processor (SFP). The details of the trust architecture and SFP can be\nfound in the chip reference manual.\nTo program SFP fuses, the user is required to supply 1.8 V to the TA_PROG_SFP pin per\nPower sequencing . TA_PROG_SFP should only be powered for the duration of the fuse\nprogramming cycle, with a per device limit of six fuse programming cycles. All other\ntimes, TA_PROG_SFP should be connected to GND. The sequencing requirements for\nraising and lowering TA_PROG_SFP are shown in Figure 9 . To ensure device reliability,\nfuse programming must be performed within the recommended fuse programming\ntemperature range per Table 4 .\nNOTE\nUsers not implementing the QorIQ platform\'s trust architecture\nfeatures should connect TA_PROG_SFP to GND.\n5Hardware design considerations\n5.1 Clock ranges\nThis table provides the clocking specifications for the processor core, platform, memory,\nand integrated flash controller.\nTable 140. Processor, platform, and memory clocking specifications\nCharacteristic Maximum processor core frequency Unit Notes\n1200 MHz 1400 MHz 1600 MHz 1800 MHz\nMin Max Min Max Min Max Min Max\nCore cluster group PLL frequency 1000 1200 1000 1400 1000 1600 1000 1800 MHz 1, 2\nPlatform clock frequency 400 400 400 600 400 700 400 700 MHz 1, 3\nMemory Bus Clock Frequency (DDR4) 650 800 650 1050 650 1050 650 1050 MHz 1, 4, 5\nIFC clock frequency - 100 - 100 - 100 - 100 MHz\nFMan 400 600 400 600 400 800 400 800 MHz\nTable continues on the next page...Security fuse processor\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 181\nTable 140. Processor, platform, and memory clocking specifications (continued)\nCharacteristic Maximum processor core frequency Unit Notes\n1200 MHz 1400 MHz 1600 MHz 1800 MHz\nMin Max Min Max Min Max Min Max\n1.Caution: The platform clock to SYSCLK ratio and core to SYSCLK ratio settings must be chosen such that the resulting\nSYSCLK frequency, core frequency, and platform clock frequency do not exceed their respective maximum or\nminimum operating frequencies.\n2. The memory bus clock speed is half the DDR4 data rate. The DDR4 memory bus clock frequency is limited to min =\n650 MHz.\n3. The memory bus clock speed is dictated by its own PLL.\n4. The integrated flash controller (IFC) clock speed on IFC_CLK[0:1] is determined by the IFC module input clock\n(platform clock / 2) divided by the IFC ratio programmed in CCR[CLKDIV]. See the chip reference manual for more\ninformation.\n5. The minimum platform frequency should meet the requirements in Minimum platform frequency requirements for high-\nspeed interfaces .\n6. For supported voltage/frequency options, see the orderable part list of QorIQ LS1046A and LS1026A Multicore\nCommunications Processors at www.nxp.com.\n5.1.1 DDR clock ranges\nThe DDR memory controller can run only in asynchronous mode, where the memory bus\nis clocked with the clock provided on the DDRCLK input pin, which has its own\ndedicated PLL.\nThis table provides the clocking specifications for the memory bus.\nTable 141. Memory bus clocking specifications\nCharacteristic Min Freq.(MHz) Max Freq.(MHz) Min Data Rate\n(MT/s)Max Data Rate\n(MT/s)Notes\nMemory bus clock frequency\nand data rate for DDR4650 1050 1300 2100 1, 2, 3\nNotes:\n1.Caution:  The platform clock to SYSCLK ratio, core to SYSCLK ratio and DDR to SYSCLK (or DDRCLK) ratio settings\nmust be chosen such that the resulting platform frequency, core frequency and DDRCLK frequency do not exceed their\nrespective maximum or minimum operating frequencies.\n2. The memory bus clock refers to the chip\'s memory controllers\' Dn_MCK[0:1] and Dn_MCK[0:1] output clocks, running\nat half of the DDR data rate.\n3. The memory bus clock speed is dictated by its own PLL.\n4. For supported voltage/frequency options, see the orderable part list of QorIQ LS1046A and LS1026A Multicore\nCommunications Processors at www.nxp.com.Hardware design considerations\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n182 NXP Semiconductors\n5.2 Minimum platform frequency requirements for high-speed\ninterfaces\nThe platform clock frequency must be considered for proper operation of high-speed\ninterfaces as described below. For proper PCI Express operation, the platform clock\nfrequency must be greater than or equal to:\n527 MHz x (PCI Express link width)\n16\nFigure 88. Gen 1 PEX minimum platform frequency\n527 MHz x (PCI Express link width)\n8\nFigure 89. Gen 2 PEX minimum platform frequency\n527 MHz x (PCI Express link width)\n4\nFigure 90. Gen 3 PEX minimum platform frequency\nSee section "Link Width," in the chip reference manual for PCI Express interface width\ndetails. Note that "PCI Express link width" in the above equation refers to the negotiated\nlink width as the result of PCI Express link training, which may or may not be the same\nas the link width POR selection. It refers to the widest port in use, not the combined\nwidth of the number ports in use.\n5.3 Minimum DPAA frequency requirements\nThe minimum DPAA frequency of 533 MHz is required for 10 G operations.\n6Thermal\nThis table shows the thermal characteristics for the chip. Note that these numbers are\nbased on design estimates and are preliminary.\nTable 142. Package thermal characteristics\nRating Board Symbol Value Unit Notes\nJunction-to-ambient, natural convection Single-layer board (1s) RΘJA 25.18 °C/W 1\nJunction-to-ambient, natural convection Four-layer board (2s2p) RΘJA 14.35 °C/W 1\nTable continues on the next page...Thermal\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 183\nTable 142. Package thermal characteristics (continued)\nRating Board Symbol Value Unit Notes\nJunction-to-ambient, moving air (1 m/s) Single-layer board (1s) RΘJMA 15.47 °C/W 1\nJunction-to-ambient, moving air (1 m/s) Four-layer board (2s2p) RΘJMA 9.35 °C/W 1\nJunction-to-board - RΘJB 4.66 °C/W 2\nJunction-to-case (top) - RΘJC 0.71 °C/W 3\nJunction-to-lid top - RΘJLT 0.36 °C/W 4\n1. Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-2A and JESD51-6 (moving air). Thermal test\nboard meets JEDEC specification for this package (JESD51-9).\n2. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification\nfor the specified package.\n3. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is\nused for the case temperature. Reported value includes the thermal resistance of the interface layer.\n4. Junction-to-lid-top thermal resistance is determined using the MIL-STD 883 Method 1012.1. However, instead of the cold\nplate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal\nresistance layer between the package and cold plate.\n5. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a\nspecific standardized environment. It is not meant to predict the performance of a package in an application-specific\nenvironment\nTable 143. Thermal resistance with heat sink in open flow\nHeat sink with thermal grease Air flow Thermal resistance (°C/W)\nWakefield 53 x 53 x 25 mm Pin Fin Natural Convection 6.5\nWk698 0.5 m/s 4.0\n1 m/s 2.9\n2 m/s 2.4\n4 m/s 2.1\nAavid 35x31x23 mm Pin Fin Natural Convection 8.8\nav10563 0.5 m/s 5.3\n1 m/s 4.2\n2 m/s 3.9\n4 m/s 3.3\nAavid 30x30x9.4 mm Pin Fin Natural Convection 12.5\nAv 3358 0.5 m/s 8.9\n1 m/s 6.7\n2 m/s 5.1\n4 m/s 4.1\nAavid 43x41x16.5 mm Pin Fin Natural Convection 9.0\nAv 2332 0.5 m/s 5.8\n1 m/s 4.3\n2 m/s 3.2\n4 m/s 2.7\nTable continues on the next page...Thermal\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n184 NXP Semiconductors\nTable 143. Thermal resistance with heat sink in open flow (continued)\n1. Simulations with heat sinks were done with the package mounted on the 2s2p thermal test board.\n2. The thermal interface material was a typical thermal grease such as Dow Corning 340 or Wakefield 120 grease.\n3. See Thermal management information , for additional details.\n6.1 Recommended thermal model\nInformation about Flotherm models of the package or thermal data not available in this\ndocument can be obtained from your local NXP sales office.\n6.2 Temperature diode\nThe chip has temperature diodes that can be used to monitor its temperature by using\nsome external temperature monitoring devices (such as ADT7481A™).\nThe following are the specifications of the chip temperature diodes:\n• Operating range: 10 - 230 μA\n• Ideality factor over temperature range 85°C - 105°C, n = 1.006 ± 0.003, with\napproximate error ± 1°C and error under ± 3°C for temperature range 0°C - 85°C.\n6.3 Thermal management information\nThis section provides thermal management information for the flip-chip, plastic-ball, grid\narray (FC-PBGA) package for air-cooled applications. Proper thermal control design is\nprimarily dependent on the system-level design-the heat sink, airflow, and thermal\ninterface material.\nThe recommended attachment method to the heat sink is illustrated in Figure 91 . The heat\nsink should be attached to the printed-circuit board with the spring force centered over\nthe die. This spring force should not exceed 15 pounds force (65 N).Thermal\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 185\nHeat sink\nHeat sink clip\nAdhesive or \nthermal interface material\nPrinted circuit-boardLid adhesiveDieDie lidFC-PBGA package (with lid)\nFigure 91. Package exploded, cross-sectional view-FC-PBGA\nThe system board designer can choose between several types of heat sinks to place on the\ndevice. There are several commercially available thermal interfaces to choose from in the\nindustry. Ultimately, the final selection of an appropriate heat sink depends on many\nfactors, such as thermal performance at a given air velocity, spatial volume, mass,\nattachment method, assembly, and cost.\n6.3.1 Internal package conduction resistance\nFor the package, the intrinsic internal conduction thermal resistance paths are as follows:\n• The die junction-to-case thermal resistance\n• The die junction-to-lid-top thermal resistance\n• The die junction-to-board thermal resistance\nThis figure shows the primary heat transfer path for a package with an attached heat sink\nmounted to a printed-circuit board.Thermal\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n186 NXP Semiconductors\nExternal resistance\nExternal resistanceInternal resistance\n(Note the internal versus external package resistance)Radiation ConvectionRadiation Convection\nHeat sink\nJunction to lid topJunction to case top\nThermal interface material\nDie/Package\nDie junction\nPackage/Solder balls\nPrinted-circuit board\nFigure 92. Package with heat sink mounted to a printed-circuit board\nThe heat sink removes most of the heat from the device. Heat generated on the active side\nof the chip is conducted through the silicon and through the heat sink attach material (or\nthermal interface material), and finally to the heat sink. The junction-to-case thermal\nresistance is low enough that the heat sink attach material and heat sink thermal\nresistance are the dominant terms.\n6.3.2 Thermal interface materials\nA thermal interface material is required at the package-to-heat sink interface to minimize\nthe thermal contact resistance. The performance of thermal interface materials improves\nwith increasing contact pressure; this performance characteristic chart is generally\nprovided by the thermal interface vendor. The recommended method of mounting heat\nsinks on the package is by means of a spring clip attachment to the printed-circuit board\n(see Figure 91 ).Thermal\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 187\nThe system board designer can choose among several types of commercially available\nthermal interface materials.\n7Package information\n7.1 Package parameters for the FC-PBGA\nThe package parameters are as provided in the following list. The package type is 23 mm\nx 23 mm, 780 flip-chip, plastic-ball, grid array.\n• Package outline - 23 mm x 23 mm\n• Interconnects - 780\n• Ball Pitch - 0.8 mm\n• Ball Diameter (nominal) - 0.45 mm\n• Ball Height (nominal) - 0.3 mm\n• Solder Balls Composition - 96.5% Sn, 3% Ag, and 0.5% Cu\n• Module height (typical) - 2.31 (minimum), 2.46 mm (typical), and 2.61 mm\n(maximum)\n7.2 Mechanical dimensions of the FC-PBGA\nThis figure shows the mechanical dimensions and bottom surface nomenclature of the\nchip.Package information\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n188 NXP Semiconductors\nFigure 93. Mechanical dimensions of the FC-PBGAPackage information\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 189\n1. All dimensions are in millimeters.\n2. Dimensions and tolerances per ASME Y14.5M-1994.\n3. Maximum solder ball diameter measured parallel to datum A.\n4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.\n5. Parallelism measurement shall exclude any effect of mark on top surface of package.\n6. All dimensions are symmetric across the package center lines, unless dimensioned\notherwise.\n7. Pin 1 thru hole shall be centered within foot area.\n8. 23.2 mm maximum package assembly (lid + laminate) X and Y.\n8Ordering information\nThis table provides the NXP QorIQ platform part numbering nomenclature.\n8.1 Part numbering nomenclature\nThis table provides the NXP QorIQ platform part numbering nomenclature.\nTable 144. Part numbering nomenclature\np ls n nn n x t e n c d rQual status\nGeneration\nPerformance Level\nNumber of Virtual cores\nUnique ID\nCore Type\nTemperature Range\nEncryption\nPackage Type\nCPU Speed1,2\nDDR Data Rate\nDie Revision\nP="Pre-qual"\nBlank="Qualifie\nd"LS =\nLayersc\nape104 =\nFour\nCores\n02 =\nTwo\nCores6A = Arm S = Standard\n( 0 - 1050C)\nX = Extended\n(-40 - 1050C)E =\nEncryption\nN = Non-\nEncryption8 = LCFC\n780 ballsM = 1200\nMHz\nP = 1400\nMHz\nQ = 1600\nMHz\nT = 1800\nMHzQ =\n1600\nMHz\n1 = 2100\nMHzA =\nRev\n1.0\n1. For the LS1046A family of devices, parts marked with "M" require 0.9 V operating voltage.\n2. For the LS1046A family of devices, only parts marked with "P", "Q", and "T" support extended temperature range.Ordering information\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n190 NXP Semiconductors\n8.2 Part marking\nParts are marked as in the example shown in this figure.\nLegend:\nLS10X6XXXXXXX is the orderable part number\nATWL YYWW is the test traceability code\nMMMMM is the mask number\nCCCCC is the country code\nYWWLAZ is the assembly traceability code LS10X6XXXXXXX\nATWL YYWW\nMMMMM  CCCCC\nYWWLAZ\nFigure 94. Part marking for FC-PBGA chip LS1046A\n9Revision history\nThis table summarizes revisions to this document.Revision history\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 191\nTable 145. Revision history\nRevision Date Description\n4 06/2020 • In Table 4\n• Updated recommended value of USB_SV IN from "0.3 to USB_SV DD" to "GND to\nUSB_SV DD"\n• Added note 10 for available temperature range for part numbers\n• Removed input signals from Table 5  as they are irrelevant for output drive capability\n• Removed typo "PORESET_B assertion" from step2 of secure boot fuse programming in\nPower sequencing\n• In Table 7  and Table 8\n• Added note 9 regarding power numbers applicability\n• Added power numbers for 1200MHz at 1.0V\n• Added note 10 regarding power numbers applicability for 1200MHz at 1.0V\n• In Table 9\n• Added column for Core Frequency = 1.2 GHz (VDD =1.0V)\n• For PH20 mode, corrected "run to PH20 state" as "PW15 to PH20 state"\n• For LPM20, corrected "PH20 to LPM20" as "PW15 to LPM20"\n• Added note 2 regarding extended temperature range in Table 144\n3 07/2019 • Updated Figure 80\n2 05/2019 • In Pinout list ,\n• added note 27, 28\n• changed the note reference of "D1_MALERT_B" signal from 6 to 27\n• changed the note reference of "HRESET_B" signal from 6 to 28\n• Removed switchable from I2C/DUART and EVDD\n• updated Warning\n• Removed section "General AC timing specifications"\n• Removed note 1 "Caution: The relevant clock ratio settings must be chosen such that the\nresulting SYSCLK frequencies do not exceed their respective maximum or minimum operating\nfrequencies." from Table 14\n• Removed note 1 and 2 from Table 16\n• Added Figure 11\n• Added notes 6 and 7 in Table 23\n• Added note 3 in Table 72\n• In Table 89 ,\n• added a new column Notes\n• updated "CS to SCK delay" and "After SCK delay" parameters\n• removed "SCK cycle time" parameter\n• Updated section QSPI AC timing specifications\n• In section QSPI timing SDR mode ,\n• updated "CS output hold time" and "CS output delay" parameters in Table 91\n• added a note below the table\n• Updated Figure 61\n• Updated section Temperature diode\n• Removed jitter specs of GTX_CLK125 from Table 18\n• Added note in Power sequencing\n1 03/2018 • In Features , updated two to three for SGMII interfaces supporting 2500 Mbps\n• Updated Figure 92\n• In Power sequencing , updated 10 ms to 95 ms in second bullet point\n• In Table 9 , updated PW20 to PH20 and PCL10 to PH20\n• In Table 10 , updated X1VDD to XVDD and PROG_SFP to TA_PROG_SFP\n• Updated Figure 1  and Figure 2  to show 8 MACs\n• In Table 12 , updated PROG_SFP to TA_PROG_SFP\n• Updated Real-time clock timing (RTC)\n• Updated rise/fall time spec to 0.75ns and removed 0.54ns from Table 18  and Table 52\n• Removed Clock period jitter (peak to peak) row from Table 22\n• Updated first row of Table 23\nTable continues on the next page...Revision history\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\n192 NXP Semiconductors\nTable 145. Revision history (continued)\nRevision Date Description\n• Removed table "PLL lock times"\n• Removed note reference 7 from Table 24\n• In SGMII interface , updated XGNDn to GNDn\n• Updated note for USB_SDVDD for HS and USB_SVDD for SS in Table 2\n• Updated eSDHC to SDHC and corrected signal name eSDHC_CMD/DAT0_DIR to\nSDHC_CMD_DIR/DAT0_DIR in Table 4\n• Updated TA_BB_VDD power dissipation numbers in Table 11\n• Added note 9 in Table 52\n• Added rms clock jitter for PCIe- 8GT/s in Table 113\n• Added notes to Table 38  and Table 42\n0 02/2017 initial public releaseRevision history\nQorIQ LS1046A, LS1026A Data Sheet, Rev. 4, 06/2020\nNXP Semiconductors 193\nHow to Reach Us:\nHome Page:\nnxp.com\nWeb Support:\nnxp.com/supportInformation in this document is provided solely to enable system and software implementers to use\nNXP products. There are no express or implied copyright licenses granted hereunder to design or\nfabricate any integrated circuits based on the information in this document. NXP reserves the right to\nmake changes without further notice to any products herein.\nNXP makes no warranty, representation, or guarantee regarding the suitability of its products for any\nparticular purpose, nor does NXP assume any liability arising out of the application or use of any\nproduct or circuit, and specifically disclaims any and all liability, including without limitation\nconsequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets\nand/or specifications can and do vary in different applications, and actual performance may vary over\ntime. All operating parameters, including “typicals,” must be validated for each customer application\nby customer ʼs technical experts. NXP does not convey any license under its patent rights nor the\nrights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be\nfound at the following address: nxp.com/SalesTermsandConditions .\nWhile NXP has implemented advanced security features, all products may be subject to unidentified\nvulnerabilities. Customers are responsible for the design and operation of their applications and\nproducts to reduce the effect of these vulnerabilities on customer\'s applications and products, and\nNXP accepts no liability for any vulnerability that is discovered. Customers should implement\nappropriate design and operating safeguards to minimize the risks associated with their applications\nand products.\nNXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,\nEMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE\nCLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT,\nMIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET,\nTRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior,\nColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV,\nmobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure,\nthe SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet,\nFlexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS\nare trademarks of NXP B.V. All other product or service names are the property of their respective\nowners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink,\nCoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP,\nRealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS,\nULINKpro, μVision, Versatile are trademarks or registered trademarks of Arm Limited (or its\nsubsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of\npatents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered\ntrademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the\nPower and Power.org logos and related marks are trademarks and service marks licensed by\nPower.org.\n© 2017–2020 NXP B.V.\nDocument Number LS1046A\nRevision 4, 06/2020\n'}]
!==============================================================================!
### Component Summary: LS1046AXN8T1A (NXP Semiconductors)

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core and platform supply voltage: 0.9V to 1.08V
  - PLL supply voltage: 1.8V
  - DDR4 SDRAM I/O voltage: 1.2V
  - Various I/O voltages: 1.8V, 2.5V, and 3.3V depending on the interface.

- **Current Ratings:**
  - Maximum average current for reference clock inputs: 8 mA
  - Input current for I/O pins: ±50 µA

- **Power Consumption:**
  - Typical power consumption at 1.8 GHz: 8.5W (core and platform power)
  - Power dissipation varies with frequency and operational mode.

- **Operating Temperature Range:**
  - Normal operation: 0°C to 105°C
  - Extended temperature: -40°C to 105°C

- **Package Type:**
  - 780 FC-PBGA (Flip-Chip Plastic Ball Grid Array), dimensions: 23 mm x 23 mm.

- **Special Features:**
  - Four 32-bit/64-bit Arm Cortex-A72 CPUs, up to 1.8 GHz operation.
  - Integrated Data Path Acceleration Architecture (DPAA) for packet processing.
  - Supports various high-speed interfaces including PCIe, SATA, and Ethernet.
  - Security features including secure boot and encryption capabilities.

- **Moisture Sensitive Level (MSL):**
  - MSL rating according to JEDEC J-STD-020E is typically MSL 3.

#### Description:
The **LS1046A** is a highly integrated, cost-effective system-on-chip (SoC) designed for communication applications. It features four Arm Cortex-A72 cores, which provide high performance for processing tasks in networking and embedded systems. The architecture supports advanced data processing capabilities, making it suitable for applications requiring efficient packet handling and management.

#### Typical Applications:
- **Networking Equipment:** Ideal for enterprise routers, switches, and line card controllers.
- **Storage Solutions:** Used in network-attached storage (NAS) systems.
- **Security Appliances:** Suitable for firewalls and intrusion detection systems.
- **Virtual Customer Premise Equipment (vCPE):** Supports service provider gateways and edge computing.
- **Single Board Computers:** Can be utilized in various embedded computing platforms.

This summary encapsulates the essential specifications and applications of the LS1046AXN8T1A, providing a clear understanding of its capabilities and intended use cases in the electronics and communications sectors.