<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 19524, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  1636, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  1168, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  1196, user inline pragmas are applied</column>
            <column name="">(4) simplification,    904, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    904, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    904, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    904, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    904, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    904, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    722, loop and instruction simplification</column>
            <column name="">(2) parallelization,    722, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    722, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    722, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    725, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    709, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="hart" col1="hart.cpp:10" col2="19524" col3="904" col4="904" col5="722" col6="709">
                    <row id="10" col0="OP_AL_32I" col1="OP_AL_32I.cpp:5" col2="13235" col2_disp="13,235 (5 calls)" col3="655" col3_disp="655 (5 calls)" col4="655" col4_disp="655 (5 calls)" col5="505" col5_disp="505 (5 calls)" col6="505" col6_disp="505 (5 calls)"/>
                    <row id="5" col0="next_pc_calc" col1="hart.cpp:89" col2="1337" col2_disp="1,337 (7 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="6" col0="OP_AL_32B" col1="OP_AL_32I.cpp:65" col2="430" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

