vendor_name = ModelSim
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_4_65.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/register1.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/triStateBufferDecoder32.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/overflowCalc.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/register.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/twosComplement.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/tristate_buffer.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/remainderReg.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/regfile_tb.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/productReg.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/of_calc.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/notEqual.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_tb.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_4_33.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/multdiv.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/LessThan.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/gp.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div_calc.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dflipflop.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/counter.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/boothLogic.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwiseOR.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwiseNOT.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwiseAND.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwise1inAND.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit8_SRA.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit8_SLL.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit4_SRA.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit4_SLL.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit2_SRA.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit2_SLL.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SRA65.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SRA.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SLL64.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SLL.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit16_SRA.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit16_SLL.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/decoder_32.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/regfile.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_32.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_4.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dffe_ref.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_32bit.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_8bit.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/adder_1bit.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.mif
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.qip
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.qip
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/PC_register.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/FD_latch.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/DX_latch.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/instruction_splitter.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/instruction_decoder.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/controller.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/sign_extend.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/XM_latch.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/MW_latch.v
source_file = 1, test1.vwf
source_file = 1, test2.vwf
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/testPC.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v
source_file = 1, Waveform1.vwf
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/hazardLogic.v
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/branchCalc.v
source_file = 1, testt.vwf
source_file = 1, Waveform.vwf
source_file = 1, Waveform2.vwf
source_file = 1, Waveform3.vwf
source_file = 1, 444.vwf
source_file = 1, Waveform4.vwf
source_file = 1, Waveform5.vwf
source_file = 1, Waveform6.vwf
source_file = 1, Waveform7.vwf
source_file = 1, Waveform8.vwf
source_file = 1, Waveform9.vwf
source_file = 1, Waveform10.vwf
source_file = 1, Waveform11.vwf
source_file = 1, Waveform12.vwf
source_file = 1, Waveform13.vwf
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bigTest.vwf
source_file = 1, Waveform14.vwf
source_file = 1, Waveform15.vwf
source_file = 1, Waveform16.vwf
source_file = 1, Waveform17.vwf
source_file = 1, Waveform18.vwf
source_file = 1, Waveform19.vwf
source_file = 1, Waveform20.vwf
source_file = 1, 222.vwf
source_file = 1, Waveform21.vwf
source_file = 1, Waveform22.vwf
source_file = 1, Waveform23.vwf
source_file = 1, Waveform24.vwf
source_file = 1, Waveform25.vwf
source_file = 1, Waveform26.vwf
source_file = 1, Waveform27.vwf
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/Tflipflop.v
source_file = 1, Waveform28.vwf
source_file = 1, Waveform29.vwf
source_file = 1, Waveform30.vwf
source_file = 1, Waveform31.vwf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mif_outputs/inst.mif
source_file = 1, C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf
design_name = skeleton
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
