#ifndef __MrcMcRegister6xxx_h__
#define __MrcMcRegister6xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

 @copyright
  INTEL CONFIDENTIAL
  Copyright 2010 - 2016 Intel Corporation.

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.

  This file contains an 'Intel Peripheral Driver' and is uniquely identified as
  "Intel Reference Module" and is licensed for Intel CPUs and chipsets under
  the terms of your license agreement with Intel or your vendor. This file may
  be modified by the user, subject to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define MPVTDTRK_CR_VTDLIM_IMPH_REG                                    (0x00006000)

  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_OFF                        ( 0)
  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_WID                        ( 3)
  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_MSK                        (0x00000007)
  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_MIN                        (0)
  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_MAX                        (7) // 0x00000007
  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_DEF                        (0x00000004)
  #define MPVTDTRK_CR_VTDLIM_IMPH_VCPVTDLIM_HSH                        (0x03006000)

#define MPVTDTRK_CR_HDAUDRID_IMPH_REG                                  (0x00006008)

  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_OFF                         ( 3)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_WID                         ( 5)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_MSK                         (0x000000F8)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_MIN                         (0)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_MAX                         (31) // 0x0000001F
  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_DEF                         (0x0000001B)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_DEVNUM_HSH                         (0x05036008)

  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_OFF                         ( 8)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_WID                         ( 8)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_MSK                         (0x0000FF00)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_MIN                         (0)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_MAX                         (255) // 0x000000FF
  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_DEF                         (0x00000000)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_BUSNUM_HSH                         (0x08086008)

  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_OFF                       (31)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_WID                       ( 1)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_MSK                       (0x80000000)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_MIN                       (0)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_DEF                       (0x00000001)
  #define MPVTDTRK_CR_HDAUDRID_IMPH_HDAUD_EN_HSH                       (0x011F6008)

#define MPVTDTRK_CR_UMAGFXBASE_IMPH_REG                                (0x00006010)

  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_OFF                         (20)
  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_WID                         (19)
  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_MSK                         (0x0000007FFFF00000ULL)
  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_MIN                         (0)
  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_MAX                         (524287) // 0x0007FFFF
  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_DEF                         (0x0007FFFF)
  #define MPVTDTRK_CR_UMAGFXBASE_IMPH_UMAB_HSH                         (0x53146010)

#define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_REG                               (0x00006018)

  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_OFF                        (20)
  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_WID                        (19)
  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_MSK                        (0x0000007FFFF00000ULL)
  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_MIN                        (0)
  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_MAX                        (524287) // 0x0007FFFF
  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_DEF                        (0x00000000)
  #define MPVTDTRK_CR_UMAGFXLIMIT_IMPH_UMAL_HSH                        (0x53146018)

#define MPVTDTRK_CR_UMAGFXCTL_IMPH_REG                                 (0x00006020)

  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_OFF                           ( 0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_WID                           ( 1)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_MSK                           (0x00000001)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_MIN                           (0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_MAX                           (1) // 0x00000001
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_DEF                           (0x00000000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_LCK_HSH                           (0x01006020)

  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_OFF                       (10)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_WID                       ( 1)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_MSK                       (0x00000400)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_MIN                       (0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_DEF                       (0x00000000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG10EN_HSH                       (0x010A6020)

  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_OFF                       (11)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_WID                       ( 1)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_MSK                       (0x00000800)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_MIN                       (0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_DEF                       (0x00000000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG11EN_HSH                       (0x010B6020)

  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_OFF                       (12)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_WID                       ( 1)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_MSK                       (0x00001000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_MIN                       (0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_DEF                       (0x00000000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG12EN_HSH                       (0x010C6020)

  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_OFF                         (13)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_WID                         ( 1)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_MSK                         (0x00002000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_MIN                         (0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_DEF                         (0x00000000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_DMIEN_HSH                         (0x010D6020)

  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_OFF                       (14)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_WID                       ( 1)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_MSK                       (0x00004000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_MIN                       (0)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_DEF                       (0x00000000)
  #define MPVTDTRK_CR_UMAGFXCTL_IMPH_PEG60EN_HSH                       (0x010E6020)

#define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_REG                       (0x00006028)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_OFF     ( 0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_WID     ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_MSK     (0x00000007)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_MIN     (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_MAX     (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_DEF     (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L0_HSH     (0x03006028)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_OFF ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_WID ( 7)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_MSK (0x000003F8)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_MAX (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L0_DATA_BYTE_SEL_HSH (0x07036028)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_OFF     (10)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_WID     ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_MSK     (0x00001C00)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_MIN     (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_MAX     (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_DEF     (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_WINDOW_SLIDE_L1_HSH     (0x030A6028)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_OFF (13)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_WID ( 7)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_MSK (0x000FE000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_MAX (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTTRKS_IMPH_ALT_L1_DATA_BYTE_SEL_HSH (0x070D6028)

#define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_REG                      (0x0000602C)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_OFF    ( 0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_WID    ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_MSK    (0x00000007)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_MIN    (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_MAX    (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_DEF    (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L0_HSH    (0x0300602C)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_OFF ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_WID ( 7)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_MSK (0x000003F8)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_MAX (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L0_DATA_BYTE_SEL_HSH (0x0703602C)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_OFF    (10)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_WID    ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_MSK    (0x00001C00)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_MIN    (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_MAX    (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_DEF    (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_WINDOW_SLIDE_L1_HSH    (0x030A602C)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_OFF (13)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_WID ( 7)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_MSK (0x000FE000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_MAX (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTMISCS_IMPH_ALT_L1_DATA_BYTE_SEL_HSH (0x070D602C)

#define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_REG                              (0x00006030)

  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_OFF                     ( 0)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_WID                     ( 3)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_MSK                     (0x00000007)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_MIN                     (0)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_MAX                     (7) // 0x00000007
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_DEF                     (0x00000000)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_FUNNUM_HSH                     (0x03006030)

  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_OFF                     ( 3)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_WID                     ( 5)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_MSK                     (0x000000F8)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_MIN                     (0)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_MAX                     (31) // 0x0000001F
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_DEF                     (0x00000016)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_DEVNUM_HSH                     (0x05036030)

  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_OFF                     ( 8)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_WID                     ( 8)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_MSK                     (0x0000FF00)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_MIN                     (0)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_MAX                     (255) // 0x000000FF
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_DEF                     (0x00000000)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BUSNUM_HSH                     (0x08086030)

  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_OFF                     (16)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_WID                     ( 3)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_MSK                     (0x00070000)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_MIN                     (0)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_MAX                     (7) // 0x00000007
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_DEF                     (0x00000007)
  #define MPVTDTRK_CR_VDMBDFBARKVM_IMPH_BARNUM_HSH                     (0x03106030)

#define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_REG                             (0x00006034)

  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_OFF                    ( 0)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_WID                    ( 3)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_MSK                    (0x00000007)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_MIN                    (0)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_MAX                    (7) // 0x00000007
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_DEF                    (0x00000000)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_FUNNUM_HSH                    (0x03006034)

  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_OFF                    ( 3)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_WID                    ( 5)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_MSK                    (0x000000F8)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_MIN                    (0)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_MAX                    (31) // 0x0000001F
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_DEF                    (0x00000016)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_DEVNUM_HSH                    (0x05036034)

  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_OFF                    ( 8)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_WID                    ( 8)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_MSK                    (0x0000FF00)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_MIN                    (0)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_MAX                    (255) // 0x000000FF
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_DEF                    (0x00000000)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BUSNUM_HSH                    (0x08086034)

  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_OFF                    (16)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_WID                    ( 3)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_MSK                    (0x00070000)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_MIN                    (0)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_MAX                    (7) // 0x00000007
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_DEF                    (0x00000007)
  #define MPVTDTRK_CR_VDMBDFBARPAVP_IMPH_BARNUM_HSH                    (0x03106034)

#define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_REG                      (0x00006038)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_OFF    ( 0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_WID    ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_MSK    (0x00000007)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_MIN    (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_MAX    (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_DEF    (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L0_HSH    (0x03006038)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_OFF ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_WID ( 7)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_MSK (0x000003F8)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_MAX (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L0_DATA_BYTE_SEL_HSH (0x07036038)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_OFF    (10)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_WID    ( 3)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_MSK    (0x00001C00)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_MIN    (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_MAX    (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_DEF    (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_WINDOW_SLIDE_L1_HSH    (0x030A6038)

  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_OFF (13)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_WID ( 7)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_MSK (0x000FE000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_MAX (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_SLIDE_MPVTDTLBS_IMPH_ALT_L1_DATA_BYTE_SEL_HSH (0x070D6038)

#define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_REG                        (0x00006040)

  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_OFF               ( 0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_WID               ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_MSK               (0x00000001)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_MIN               (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_MAX               (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_DEF               (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_EN_CLK_HSH               (0x01006040)

  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_OFF     ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_WID     ( 7)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_MSK     (0x000000FE)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_MIN     (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_DATA_BYTE_SEL_HSH     (0x07016040)

  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_OFF           ( 8)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_WID           ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_MSK           (0x00000100)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_MIN           (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_MAX           (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_DEF           (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L0_BYP_SEL_HSH           (0x01086040)

  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_OFF     ( 9)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_WID     ( 7)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_MSK     (0x0000FE00)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_MIN     (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_DATA_BYTE_SEL_HSH     (0x07096040)

  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_OFF           (16)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_WID           ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_MSK           (0x00010000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_MIN           (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_MAX           (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_DEF           (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_L1_BYP_SEL_HSH           (0x01106040)

  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_OFF              (31)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_WID              ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_MSK              (0x80000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_MIN              (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_MAX              (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_DEF              (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTDTLBS_IMPH_VORANGE_HSH              (0x011F6040)

#define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_REG                       (0x00006044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_OFF ( 0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_MSK (0x00000007)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BIT_SEL_HSH (0x03006044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_OFF ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_MSK (0x00000008)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT0_DATA_BYTE_SEL_HSH (0x01036044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_OFF ( 4)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_MSK (0x00000070)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_DEF (0x00000001)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BIT_SEL_HSH (0x03046044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_OFF ( 7)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_MSK (0x00000080)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT1_DATA_BYTE_SEL_HSH (0x01076044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_OFF ( 8)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_MSK (0x00000700)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_DEF (0x00000002)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BIT_SEL_HSH (0x03086044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_OFF (11)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_MSK (0x00000800)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT2_DATA_BYTE_SEL_HSH (0x010B6044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_OFF (12)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_MSK (0x00007000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_DEF (0x00000003)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BIT_SEL_HSH (0x030C6044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_OFF (15)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_MSK (0x00008000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT3_DATA_BYTE_SEL_HSH (0x010F6044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_OFF (16)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_MSK (0x00070000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_DEF (0x00000004)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BIT_SEL_HSH (0x03106044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_OFF (19)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_MSK (0x00080000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT4_DATA_BYTE_SEL_HSH (0x01136044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_OFF (20)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_MSK (0x00700000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_DEF (0x00000005)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BIT_SEL_HSH (0x03146044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_OFF (23)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_MSK (0x00800000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT5_DATA_BYTE_SEL_HSH (0x01176044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_OFF (24)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_MSK (0x07000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_DEF (0x00000006)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BIT_SEL_HSH (0x03186044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_OFF (27)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_MSK (0x08000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT6_DATA_BYTE_SEL_HSH (0x011B6044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_OFF (28)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_WID ( 3)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_MSK (0x70000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_DEF (0x00000007)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BIT_SEL_HSH (0x031C6044)

  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_OFF (31)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_WID ( 1)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_MSK (0x80000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_MIN (0)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_DEF (0x00000000)
  #define MPVTDTRK_CR_VISA_XBAR_MPVTDTLBS_IMPH_FXB_Li_BIT7_DATA_BYTE_SEL_HSH (0x011F6044)

#define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_REG                        (0x00006048)

  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_OFF               ( 0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_WID               ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_MSK               (0x00000001)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_MIN               (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_MAX               (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_DEF               (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_EN_CLK_HSH               (0x01006048)

  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_OFF     ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_WID     ( 7)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_MSK     (0x000000FE)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_MIN     (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_DATA_BYTE_SEL_HSH     (0x07016048)

  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_OFF           ( 8)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_WID           ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_MSK           (0x00000100)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_MIN           (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_MAX           (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_DEF           (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L0_BYP_SEL_HSH           (0x01086048)

  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_OFF     ( 9)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_WID     ( 7)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_MSK     (0x0000FE00)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_MIN     (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_DATA_BYTE_SEL_HSH     (0x07096048)

  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_OFF           (16)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_WID           ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_MSK           (0x00010000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_MIN           (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_MAX           (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_DEF           (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_L1_BYP_SEL_HSH           (0x01106048)

  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_OFF              (31)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_WID              ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_MSK              (0x80000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_MIN              (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_MAX              (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_DEF              (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTMISCS_IMPH_VORANGE_HSH              (0x011F6048)

#define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_REG                         (0x0000604C)

  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_OFF                ( 0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_WID                ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_MSK                (0x00000001)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_MIN                (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_MAX                (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_DEF                (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_EN_CLK_HSH                (0x0100604C)

  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_OFF      ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_WID      ( 7)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_MSK      (0x000000FE)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_MIN      (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_MAX      (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_DEF      (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_DATA_BYTE_SEL_HSH      (0x0701604C)

  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_OFF            ( 8)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_WID            ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_MSK            (0x00000100)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_MIN            (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_MAX            (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_DEF            (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L0_BYP_SEL_HSH            (0x0108604C)

  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_OFF      ( 9)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_WID      ( 7)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_MSK      (0x0000FE00)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_MIN      (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_MAX      (127) // 0x0000007F
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_DEF      (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_DATA_BYTE_SEL_HSH      (0x0709604C)

  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_OFF            (16)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_WID            ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_MSK            (0x00010000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_MIN            (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_MAX            (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_DEF            (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_L1_BYP_SEL_HSH            (0x0110604C)

  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_OFF               (31)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_WID               ( 1)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_MSK               (0x80000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_MIN               (0)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_MAX               (1) // 0x00000001
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_DEF               (0x00000000)
  #define MPVTDTRK_CR_VISA_CTL_MPVTTRKS_IMPH_VORANGE_HSH               (0x011F604C)

#define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_REG                              (0x00006050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_OFF                         ( 0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_WID                         ( 4)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_MSK                         (0x0000000F)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_MAX                         (15) // 0x0000000F
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_VC_HSH                         (0x04006050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_OFF                ( 4)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_WID                ( 6)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_MSK                (0x000003F0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_MIN                (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_MAX                (63) // 0x0000003F
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_DEF                (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_FMT_CMDTYPE_HSH                (0x06046050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_OFF                         (10)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_WID                         ( 4)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_MSK                         (0x00003C00)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_MAX                         (15) // 0x0000000F
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_TC_HSH                         (0x040A6050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_OFF                      (14)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_WID                      ( 1)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_MSK                      (0x00004000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_MIN                      (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_MAX                      (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_DEF                      (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_CHAIN_HSH                      (0x010E6050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_OFF                         (15)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_WID                         ( 1)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_MSK                         (0x00008000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_NS_HSH                         (0x010F6050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_OFF                         (16)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_WID                         ( 1)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_MSK                         (0x00010000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_RO_HSH                         (0x01106050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_OFF                     (17)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_WID                     ( 5)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_MSK                     (0x003E0000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_MIN                     (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_MAX                     (31) // 0x0000001F
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_DEF                     (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_LENGTH_HSH                     (0x05116050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_OFF                         (22)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_WID                         ( 1)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_MSK                         (0x00400000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_EP_HSH                         (0x01166050)

  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_OFF                         (23)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_WID                         ( 2)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_MSK                         (0x01800000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_MAX                         (3) // 0x00000003
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK1_IMPH_AT_HSH                         (0x02176050)

#define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_REG                              (0x00006054)

  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_OFF                       ( 0)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_WID                       (16)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_MSK                       (0x0000FFFF)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_MIN                       (0)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_MAX                       (65535) // 0x0000FFFF
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_DEF                       (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_RQID_HSH                       (0x10006054)

  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_OFF                        (16)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_WID                        ( 8)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_MSK                        (0x00FF0000)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_MIN                        (0)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_MAX                        (255) // 0x000000FF
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_DEF                        (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_TAG_HSH                        (0x08106054)

  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_OFF             (24)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_WID             ( 8)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_MSK             (0xFF000000)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_MIN             (0)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_MAX             (255) // 0x000000FF
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_DEF             (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK2_IMPH_LBEFBE_MSGTYPE_HSH             (0x08186054)

#define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_REG                              (0x00006058)

  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_OFF                  ( 0)
  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_WID                  (32)
  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_MSK                  (0xFFFFFFFF)
  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_MIN                  (0)
  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_MAX                  (4294967295) // 0xFFFFFFFF
  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_DEF                  (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK3_IMPH_ADDR_31_0_HSH                  (0x20006058)

#define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_REG                              (0x0000605C)

  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_OFF                 ( 0)
  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_WID                 (32)
  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_MSK                 (0xFFFFFFFF)
  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_MIN                 (0)
  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_MAX                 (4294967295) // 0xFFFFFFFF
  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_DEF                 (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_MASK4_IMPH_ADDR_63_32_HSH                 (0x2000605C)

#define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_REG                              (0x00006060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_OFF                         ( 0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_WID                         ( 4)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_MSK                         (0x0000000F)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_MAX                         (15) // 0x0000000F
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_VC_HSH                         (0x04006060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_OFF                ( 4)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_WID                ( 6)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_MSK                (0x000003F0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_MIN                (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_MAX                (63) // 0x0000003F
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_DEF                (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_FMT_CMDTYPE_HSH                (0x06046060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_OFF                         (10)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_WID                         ( 4)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_MSK                         (0x00003C00)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_MAX                         (15) // 0x0000000F
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_TC_HSH                         (0x040A6060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_OFF                      (14)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_WID                      ( 1)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_MSK                      (0x00004000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_MIN                      (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_MAX                      (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_DEF                      (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_CHAIN_HSH                      (0x010E6060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_OFF                         (15)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_WID                         ( 1)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_MSK                         (0x00008000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_NS_HSH                         (0x010F6060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_OFF                         (16)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_WID                         ( 1)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_MSK                         (0x00010000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_RO_HSH                         (0x01106060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_OFF                     (17)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_WID                     ( 5)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_MSK                     (0x003E0000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_MIN                     (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_MAX                     (31) // 0x0000001F
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_DEF                     (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_LENGTH_HSH                     (0x05116060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_OFF                         (22)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_WID                         ( 1)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_MSK                         (0x00400000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_EP_HSH                         (0x01166060)

  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_OFF                         (23)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_WID                         ( 2)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_MSK                         (0x01800000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_MIN                         (0)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_MAX                         (3) // 0x00000003
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_DEF                         (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP1_IMPH_AT_HSH                         (0x02176060)

#define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_REG                              (0x00006064)

  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_OFF                       ( 0)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_WID                       (16)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_MSK                       (0x0000FFFF)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_MIN                       (0)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_MAX                       (65535) // 0x0000FFFF
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_DEF                       (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_RQID_HSH                       (0x10006064)

  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_OFF                        (16)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_WID                        ( 8)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_MSK                        (0x00FF0000)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_MIN                        (0)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_MAX                        (255) // 0x000000FF
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_DEF                        (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_TAG_HSH                        (0x08106064)

  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_OFF             (24)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_WID             ( 8)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_MSK             (0xFF000000)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_MIN             (0)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_MAX             (255) // 0x000000FF
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_DEF             (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP2_IMPH_LBEFBE_MSGTYPE_HSH             (0x08186064)

#define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_REG                              (0x00006068)

  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_OFF                  ( 0)
  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_WID                  (32)
  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_MSK                  (0xFFFFFFFF)
  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_MIN                  (0)
  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_MAX                  (4294967295) // 0xFFFFFFFF
  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_DEF                  (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP3_IMPH_ADDR_31_0_HSH                  (0x20006068)

#define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_REG                              (0x0000606C)

  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_OFF                 ( 0)
  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_WID                 (32)
  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_MSK                 (0xFFFFFFFF)
  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_MIN                 (0)
  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_MAX                 (4294967295) // 0xFFFFFFFF
  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_DEF                 (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_COMP4_IMPH_ADDR_63_32_HSH                 (0x2000606C)

#define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_REG                            (0x00006070)

  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_OFF                   ( 0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_WID                   ( 1)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_MSK                   (0x00000001)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_MIN                   (0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_MAX                   (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_DEF                   (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_ENABLE_HSH                   (0x01006070)

  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_OFF                ( 1)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_WID                ( 1)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_MSK                (0x00000002)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_MIN                (0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_MAX                (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_DEF                (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_TRIGGERED_HSH                (0x01016070)

  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_OFF              ( 2)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_WID              ( 1)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_MSK              (0x00000004)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_MIN              (0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_MAX              (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_DEF              (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DNARB_HSH              (0x01026070)

  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_OFF              ( 3)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_WID              ( 1)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_MSK              (0x00000008)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_MIN              (0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_MAX              (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_DEF              (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_UPARB_HSH              (0x01036070)

  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_OFF             ( 4)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_WID             ( 1)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_MSK             (0x00000010)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_MIN             (0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_MAX             (1) // 0x00000001
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_DEF             (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_SNPARB_HSH             (0x01046070)

  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_OFF              (23)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_WID              ( 9)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_MSK              (0xFF800000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_MIN              (0)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_MAX              (511) // 0x000001FF
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_DEF              (0x00000000)
  #define MPVTDTRK_CR_PRIMUP_TRIGGER_IMPH_STALL_DELAY_HSH              (0x09176070)

#define MPVTDTRK_CR_HCTL0_IMPH_REG                                     (0x00006100)

  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_OFF                        ( 0)
  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_WID                        ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_MSK                        (0x00000001)
  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_MIN                        (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_MAX                        (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_DEF                        (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_PEG2DMIDIS_HSH                        (0x01006100)

  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_OFF                              ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_WID                              ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_MSK                              (0x00000002)
  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_MIN                              (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_MAX                              (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_DEF                              (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_EOIB_HSH                              (0x01016100)

  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_OFF                         ( 2)
  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_WID                         ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_MSK                         (0x00000004)
  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_MIN                         (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_DEF                         (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_MSIBYPDIS_HSH                         (0x01026100)

  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_OFF                           ( 4)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_WID                           ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_MSK                           (0x00000010)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_MIN                           (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_MAX                           (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_DEF                           (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDDIS_HSH                           (0x01046100)

  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_OFF                          ( 6)
  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_WID                          ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_MSK                          (0x00000040)
  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_MIN                          (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_MAX                          (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_DEF                          (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_BKSNPDIS_HSH                          (0x01066100)

  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_OFF                         ( 7)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_WID                         ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_MSK                         (0x00000080)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_MIN                         (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_DEF                         (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVC0SNP_HSH                         (0x01076100)

  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_OFF                         ( 8)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_WID                         ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_MSK                         (0x00000100)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_MIN                         (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_DEF                         (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_FRCVCPSNP_HSH                         (0x01086100)

  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_OFF                        ( 9)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_WID                        ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_MSK                        (0x00000200)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_MIN                        (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_MAX                        (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_DEF                        (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_PHLDBLKDIS_HSH                        (0x01096100)

  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_OFF                      (10)
  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_WID                      ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_MSK                      (0x00000400)
  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_MIN                      (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_MAX                      (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_DEF                      (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_BLKWRPOSTVC1_HSH                      (0x010A6100)

  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_OFF                       (11)
  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_WID                       ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_MSK                       (0x00000800)
  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_MIN                       (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_DEF                       (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_DIS_VLW_PEG_HSH                       (0x010B6100)

  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_OFF                         (12)
  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_WID                         ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_MSK                         (0x00001000)
  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_MIN                         (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_MAX                         (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_DEF                         (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_SPECRDDIS_HSH                         (0x010C6100)

  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_OFF                       (13)
  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_WID                       ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_MSK                       (0x00002000)
  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_MIN                       (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_DEF                       (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_IR_RSRV_CTL_HSH                       (0x010D6100)

  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_OFF                       (14)
  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_WID                       ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_MSK                       (0x00004000)
  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_MIN                       (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_DEF                       (0x00000001)
  #define MPVTDTRK_CR_HCTL0_IMPH_IMGU2DMIDIS_HSH                       (0x010E6100)

  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_OFF                        (15)
  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_WID                        ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_MSK                        (0x00008000)
  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_MIN                        (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_MAX                        (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_DEF                        (0x00000001)
  #define MPVTDTRK_CR_HCTL0_IMPH_GMM2DMIDIS_HSH                        (0x010F6100)

  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_OFF                       (16)
  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_WID                       ( 1)
  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_MSK                       (0x00010000)
  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_MIN                       (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_MAX                       (1) // 0x00000001
  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_DEF                       (0x00000000)
  #define MPVTDTRK_CR_HCTL0_IMPH_FORCEREDISP_HSH                       (0x01106100)

  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_OFF                              (17)
  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_WID                              (15)
  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_MSK                              (0xFFFE0000)
  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_MIN                              (0)
  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_MAX                              (32767) // 0x00007FFF
  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_DEF                              (0x0000007F)
  #define MPVTDTRK_CR_HCTL0_IMPH_RSVD_HSH                              (0x0F116100)

#define MPVTDTRK_CR_REGBAR_IMPH_REG                                    (0x00006110)

  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_OFF                           ( 4)
  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_WID                           (35)
  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_MSK                           (0x0000007FFFFFFFF0ULL)
  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_MIN                           (0)
  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_MAX                           (34359738367ULL) // 0x7FFFFFFFF
  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_DEF                           (0x00000000)
  #define MPVTDTRK_CR_REGBAR_IMPH_REGBAR_HSH                           (0x63046110)

#define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_REG                (0x00006200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_OFF ( 0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_MSK (0x00000001)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_STATUS_HSH (0x01006200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_OFF ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_MSK (0x00000002)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THERMAL_MONITOR_LOG_HSH (0x01016200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_OFF ( 2)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_MSK (0x00000004)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_STATUS_HSH (0x01026200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_OFF  ( 3)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_WID  ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_MSK  (0x00000008)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_MIN  (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_MAX  (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_DEF  (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_PROCHOT_LOG_HSH  (0x01036200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_OFF ( 4)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_MSK (0x00000010)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_STATUS_HSH (0x01046200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_OFF ( 5)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_MSK (0x00000020)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_OUT_OF_SPEC_LOG_HSH (0x01056200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_OFF ( 6)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_MSK (0x00000040)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_HSH (0x01066200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_OFF ( 7)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_MSK (0x00000080)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_HSH (0x01076200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_OFF ( 8)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_MSK (0x00000100)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_HSH (0x01086200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_OFF ( 9)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_MSK (0x00000200)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_HSH (0x01096200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_OFF (10)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_MSK (0x00000400)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_STATUS_HSH (0x010A6200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_OFF (11)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_WID ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_MSK (0x00000800)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_MIN (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_POWER_LIMITATION_LOG_HSH (0x010B6200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_OFF  (16)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_WID  ( 7)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_MSK  (0x007F0000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_MIN  (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_MAX  (127) // 0x0000007F
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_DEF  (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Temperature_HSH  (0x07106200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_OFF   (27)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_WID   ( 4)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_MSK   (0x78000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_MIN   (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_MAX   (15) // 0x0000000F
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_DEF   (0x00000001)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Resolution_HSH   (0x041B6200)

  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_OFF        (31)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_WID        ( 1)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_MSK        (0x80000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_MIN        (0)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_MAX        (1) // 0x00000001
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_DEF        (0x00000000)
  #define MPVTDTRK_CR_PKG_THERM_CAMARILLO_STATUS_IMPH_Valid_HSH        (0x011F6200)

#define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REG                (0x00006204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_OFF ( 0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_MSK (0x00000001)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_STATUS_HSH (0x01006204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_OFF ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_MSK (0x00000002)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_WARM_THRESHOLD_LOG_HSH (0x01016204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_OFF ( 2)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_MSK (0x00000004)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_STATUS_HSH (0x01026204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_OFF ( 3)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_MSK (0x00000008)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_HOT_THRESHOLD_LOG_HSH (0x01036204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_OFF ( 4)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_MSK (0x00000010)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_STATUS_HSH (0x01046204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_OFF ( 5)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_MSK (0x00000020)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_REFRESH2X_LOG_HSH (0x01056204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_OFF ( 6)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_MSK (0x00000040)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_STATUS_HSH (0x01066204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_OFF ( 7)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_MSK (0x00000080)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_OOS_TEMP_LOG_HSH (0x01076204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_OFF ( 8)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_MSK (0x00000100)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_STATUS_HSH (0x01086204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_OFF ( 9)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_MSK (0x00000200)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD1_LOG_HSH (0x01096204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_OFF (10)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_MSK (0x00000400)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_STATUS_HSH (0x010A6204)

  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_OFF (11)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_WID ( 1)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_MSK (0x00000800)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_MIN (0)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_MAX (1) // 0x00000001
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_DEF (0x00000000)
  #define MPVTDTRK_CR_DDR_THERM_CAMARILLO_STATUS_IMPH_THRESHOLD2_LOG_HSH (0x010B6204)

#define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_REG                      (0x00006300)

  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_OFF  ( 0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_WID  ( 4)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_MSK  (0x0000000F)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_MIN  (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_MAX  (15) // 0x0000000F
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_DEF  (0x00000008)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_NON_VC1_THRESHOLD_HSH  (0x04006300)

  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_OFF   ( 4)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_WID   ( 4)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_MSK   (0x000000F0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_MIN   (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_MAX   (15) // 0x0000000F
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_DEF   (0x00000008)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_VC1_RD_THRESHOLD_HSH   (0x04046300)

  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_OFF      ( 8)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_WID      ( 1)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_MSK      (0x00000100)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_MIN      (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_MAX      (1) // 0x00000001
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_DEF      (0x00000000)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_FIXED_RATE_EN_HSH      (0x01086300)

  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_OFF      ( 9)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_WID      ( 3)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_MSK      (0x00000E00)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_MIN      (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_MAX      (7) // 0x00000007
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_DEF      (0x00000004)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_HIGH_PRIO_LIM_HSH      (0x03096300)

  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_OFF       (12)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_WID       ( 3)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_MSK       (0x00007000)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_MIN       (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_MAX       (7) // 0x00000007
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_DEF       (0x00000001)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_LOW_PRIO_LIM_HSH       (0x030C6300)

  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_OFF              (15)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_WID              ( 1)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_MSK              (0x00008000)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_MIN              (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_MAX              (1) // 0x00000001
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_DEF              (0x00000000)
  #define MPVTDTRK_CR_XTM_DEF_VTD1_ARB_IPC_IMPH_SPARE_HSH              (0x010F6300)

#define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_REG                      (0x00006304)

  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_OFF  ( 0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_WID  ( 4)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_MSK  (0x0000000F)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_MIN  (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_MAX  (15) // 0x0000000F
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_DEF  (0x00000008)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_NON_VC1_THRESHOLD_HSH  (0x04006304)

  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_OFF   ( 4)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_WID   ( 4)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_MSK   (0x000000F0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_MIN   (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_MAX   (15) // 0x0000000F
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_DEF   (0x00000008)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_VC1_RD_THRESHOLD_HSH   (0x04046304)

  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_OFF      ( 8)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_WID      ( 1)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_MSK      (0x00000100)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_MIN      (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_MAX      (1) // 0x00000001
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_DEF      (0x00000000)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_FIXED_RATE_EN_HSH      (0x01086304)

  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_OFF      ( 9)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_WID      ( 3)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_MSK      (0x00000E00)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_MIN      (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_MAX      (7) // 0x00000007
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_DEF      (0x00000004)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_HIGH_PRIO_LIM_HSH      (0x03096304)

  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_OFF       (12)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_WID       ( 3)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_MSK       (0x00007000)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_MIN       (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_MAX       (7) // 0x00000007
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_DEF       (0x00000001)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_LOW_PRIO_LIM_HSH       (0x030C6304)

  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_OFF              (15)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_WID              ( 1)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_MSK              (0x00008000)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_MIN              (0)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_MAX              (1) // 0x00000001
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_DEF              (0x00000000)
  #define MPVTDTRK_CR_XTM_DEF_VTD2_ARB_IPC_IMPH_SPARE_HSH              (0x010F6304)

#define MPVTDTRK_CR_VTDTRKLCK_IMPH_REG                                 (0x000063FC)

  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_OFF                          ( 0)
  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_WID                          ( 1)
  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_MSK                          (0x00000001)
  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_MIN                          (0)
  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_MAX                          (1) // 0x00000001
  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_DEF                          (0x00000000)
  #define MPVTDTRK_CR_VTDTRKLCK_IMPH_LOCK_HSH                          (0x010063FC)

#define NOA_CR_FIN_MUX_CFG_1_LO_NOA_REG                                (0x00006400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_OFF                   ( 0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_MSK                   (0x00000007)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel0_HSH                   (0x03006400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_OFF                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_MSK                   (0x000000F8)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl0_HSH                   (0x05036400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_OFF                   ( 8)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_MSK                   (0x00000700)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel1_HSH                   (0x03086400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_OFF                   (11)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_MSK                   (0x0000F800)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl1_HSH                   (0x050B6400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_OFF                   (16)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_MSK                   (0x00070000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel2_HSH                   (0x03106400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_OFF                   (19)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_MSK                   (0x00F80000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl2_HSH                   (0x05136400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_OFF                   (24)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_MSK                   (0x07000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_NOAFinSel3_HSH                   (0x03186400)

  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_OFF                   (27)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_MSK                   (0xF8000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_LO_NOA_DelayCtrl3_HSH                   (0x051B6400)

#define NOA_CR_FIN_MUX_CFG_1_HI_NOA_REG                                (0x00006404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_OFF                   ( 0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_MSK                   (0x00000007)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel4_HSH                   (0x03006404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_OFF                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_MSK                   (0x000000F8)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl4_HSH                   (0x05036404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_OFF                   ( 8)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_MSK                   (0x00000700)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel5_HSH                   (0x03086404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_OFF                   (11)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_MSK                   (0x0000F800)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl5_HSH                   (0x050B6404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_OFF                   (16)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_MSK                   (0x00070000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel6_HSH                   (0x03106404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_OFF                   (19)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_MSK                   (0x00F80000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl6_HSH                   (0x05136404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_OFF                   (24)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_MSK                   (0x07000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_NOAFinSel7_HSH                   (0x03186404)

  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_OFF                   (27)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_MSK                   (0xF8000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_1_HI_NOA_DelayCtrl7_HSH                   (0x051B6404)

#define NOA_CR_FIN_MUX_CFG_2_LO_NOA_REG                                (0x00006408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_OFF                   ( 0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_MSK                   (0x00000007)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel8_HSH                   (0x03006408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_OFF                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_MSK                   (0x000000F8)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl8_HSH                   (0x05036408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_OFF                   ( 8)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_MSK                   (0x00000700)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel9_HSH                   (0x03086408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_OFF                   (11)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_WID                   ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_MSK                   (0x0000F800)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_MAX                   (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl9_HSH                   (0x050B6408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_OFF                  (16)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_WID                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_MSK                  (0x00070000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_MAX                  (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel10_HSH                  (0x03106408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_OFF                  (19)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_WID                  ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_MSK                  (0x00F80000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_MAX                  (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl10_HSH                  (0x05136408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_OFF                  (24)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_WID                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_MSK                  (0x07000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_MAX                  (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_NOAFinSel11_HSH                  (0x03186408)

  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_OFF                  (27)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_WID                  ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_MSK                  (0xF8000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_MAX                  (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_LO_NOA_DelayCtrl11_HSH                  (0x051B6408)

#define NOA_CR_FIN_MUX_CFG_2_HI_NOA_REG                                (0x0000640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_OFF                  ( 0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_WID                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_MSK                  (0x00000007)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_MAX                  (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel12_HSH                  (0x0300640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_OFF                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_WID                  ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_MSK                  (0x000000F8)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_MAX                  (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl12_HSH                  (0x0503640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_OFF                  ( 8)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_WID                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_MSK                  (0x00000700)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_MAX                  (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel13_HSH                  (0x0308640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_OFF                  (11)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_WID                  ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_MSK                  (0x0000F800)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_MAX                  (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl13_HSH                  (0x050B640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_OFF                  (16)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_WID                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_MSK                  (0x00070000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_MAX                  (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel14_HSH                  (0x0310640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_OFF                  (19)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_WID                  ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_MSK                  (0x00F80000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_MAX                  (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl14_HSH                  (0x0513640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_OFF                  (24)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_WID                  ( 3)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_MSK                  (0x07000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_MAX                  (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_NOAFinSel15_HSH                  (0x0318640C)

  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_OFF                  (27)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_WID                  ( 5)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_MSK                  (0xF8000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_MIN                  (0)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_MAX                  (31) // 0x0000001F
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_DEF                  (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_2_HI_NOA_DelayCtrl15_HSH                  (0x051B640C)

#define NOA_CR_FIN_MUX_CFG_3_NOA_REG                                   (0x00006410)

  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_OFF                   ( 0)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_MSK                   (0x00000007)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_1_CLK_SEL_HSH                   (0x03006410)

  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_OFF                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_WID                   ( 3)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_MSK                   (0x00000038)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_MIN                   (0)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_MAX                   (7) // 0x00000007
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_DEF                   (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_2_CLK_SEL_HSH                   (0x03036410)

  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_OFF                     ( 6)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_WID                     ( 2)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_MSK                     (0x000000C0)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_MIN                     (0)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_MAX                     (3) // 0x00000003
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_DEF                     (0x00000000)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_NOA_FIN_SEL_HSH                     (0x02066410)

  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_OFF                           ( 8)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_WID                           ( 8)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_MSK                           (0x0000FF00)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_MIN                           (0)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_MAX                           (255) // 0x000000FF
  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_DEF                           (0x0000000F)
  #define NOA_CR_FIN_MUX_CFG_3_NOA_SPARE_HSH                           (0x08086410)

#define NOA_CR_NOA_DEBUG_1_NOA_REG                                     (0x00006414)

  #define NOA_CR_NOA_DEBUG_1_NOA_Data_OFF                              ( 0)
  #define NOA_CR_NOA_DEBUG_1_NOA_Data_WID                              (16)
  #define NOA_CR_NOA_DEBUG_1_NOA_Data_MSK                              (0x0000FFFF)
  #define NOA_CR_NOA_DEBUG_1_NOA_Data_MIN                              (0)
  #define NOA_CR_NOA_DEBUG_1_NOA_Data_MAX                              (65535) // 0x0000FFFF
  #define NOA_CR_NOA_DEBUG_1_NOA_Data_DEF                              (0x00000000)
  #define NOA_CR_NOA_DEBUG_1_NOA_Data_HSH                              (0x10006414)

#define NOA_CR_NOA_DEBUG_2_NOA_REG                                     (0x00006418)

  #define NOA_CR_NOA_DEBUG_2_NOA_Data_OFF                              ( 0)
  #define NOA_CR_NOA_DEBUG_2_NOA_Data_WID                              (16)
  #define NOA_CR_NOA_DEBUG_2_NOA_Data_MSK                              (0x0000FFFF)
  #define NOA_CR_NOA_DEBUG_2_NOA_Data_MIN                              (0)
  #define NOA_CR_NOA_DEBUG_2_NOA_Data_MAX                              (65535) // 0x0000FFFF
  #define NOA_CR_NOA_DEBUG_2_NOA_Data_DEF                              (0x00000000)
  #define NOA_CR_NOA_DEBUG_2_NOA_Data_HSH                              (0x10006418)

#define NOA_CR_NOA_PAT_GEN_0_3_NOA_REG                                 (0x0000641C)

  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_OFF                      ( 0)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_MSK                      (0x000000FF)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT0_HSH                      (0x0800641C)

  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_OFF                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_MSK                      (0x0000FF00)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT1_HSH                      (0x0808641C)

  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_OFF                      (16)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_MSK                      (0x00FF0000)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT2_HSH                      (0x0810641C)

  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_OFF                      (24)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_MSK                      (0xFF000000)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_0_3_NOA_PAT_BIT3_HSH                      (0x0818641C)

#define NOA_CR_NOA_PAT_GEN_4_7_NOA_REG                                 (0x00006420)

  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_OFF                      ( 0)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_MSK                      (0x000000FF)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT4_HSH                      (0x08006420)

  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_OFF                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_MSK                      (0x0000FF00)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT5_HSH                      (0x08086420)

  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_OFF                      (16)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_MSK                      (0x00FF0000)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT6_HSH                      (0x08106420)

  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_OFF                      (24)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_WID                      ( 8)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_MSK                      (0xFF000000)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_MIN                      (0)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_MAX                      (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_DEF                      (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_4_7_NOA_PAT_BIT7_HSH                      (0x08186420)

#define NOA_CR_NOA_PAT_GEN_8_11_NOA_REG                                (0x00006424)

  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_OFF                     ( 0)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_WID                     ( 8)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_MSK                     (0x000000FF)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_MIN                     (0)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_MAX                     (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_DEF                     (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT8_HSH                     (0x08006424)

  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_OFF                     ( 8)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_WID                     ( 8)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_MSK                     (0x0000FF00)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_MIN                     (0)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_MAX                     (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_DEF                     (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT9_HSH                     (0x08086424)

  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_OFF                    (16)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_WID                    ( 8)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_MSK                    (0x00FF0000)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_MIN                    (0)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_MAX                    (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_DEF                    (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT10_HSH                    (0x08106424)

  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_OFF                    (24)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_WID                    ( 8)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_MSK                    (0xFF000000)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_MIN                    (0)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_MAX                    (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_DEF                    (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_8_11_NOA_PAT_BIT11_HSH                    (0x08186424)

#define NOA_CR_NOA_PAT_GEN_12_15_NOA_REG                               (0x00006428)

  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_OFF                   ( 0)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_WID                   ( 8)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_MSK                   (0x000000FF)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_MIN                   (0)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_MAX                   (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_DEF                   (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT12_HSH                   (0x08006428)

  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_OFF                   ( 8)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_WID                   ( 8)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_MSK                   (0x0000FF00)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_MIN                   (0)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_MAX                   (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_DEF                   (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT13_HSH                   (0x08086428)

  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_OFF                   (16)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_WID                   ( 8)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_MSK                   (0x00FF0000)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_MIN                   (0)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_MAX                   (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_DEF                   (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT14_HSH                   (0x08106428)

  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_OFF                   (24)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_WID                   ( 8)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_MSK                   (0xFF000000)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_MIN                   (0)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_MAX                   (255) // 0x000000FF
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_DEF                   (0x00000000)
  #define NOA_CR_NOA_PAT_GEN_12_15_NOA_PAT_BIT15_HSH                   (0x08186428)

#define NOA_CR_VISA_CTL_SANOAS_L_NOA_REG                               (0x00006430)

  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_OFF                      ( 0)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_WID                      ( 1)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_MSK                      (0x00000001)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_MIN                      (0)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_MAX                      (1) // 0x00000001
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_DEF                      (0x00000000)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_EN_CLK_HSH                      (0x01006430)

  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_OFF            ( 1)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_WID            ( 7)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_MSK            (0x000000FE)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_MIN            (0)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_MAX            (127) // 0x0000007F
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_DEF            (0x00000000)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_DATA_BYTE_SEL_HSH            (0x07016430)

  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_OFF                  ( 8)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_WID                  ( 1)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_MSK                  (0x00000100)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_MIN                  (0)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_MAX                  (1) // 0x00000001
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_DEF                  (0x00000000)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L0_BYP_SEL_HSH                  (0x01086430)

  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_OFF            ( 9)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_WID            ( 7)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_MSK            (0x0000FE00)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_MIN            (0)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_MAX            (127) // 0x0000007F
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_DEF            (0x00000000)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_DATA_BYTE_SEL_HSH            (0x07096430)

  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_OFF                  (16)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_WID                  ( 1)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_MSK                  (0x00010000)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_MIN                  (0)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_MAX                  (1) // 0x00000001
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_DEF                  (0x00000000)
  #define NOA_CR_VISA_CTL_SANOAS_L_NOA_L1_BYP_SEL_HSH                  (0x01106430)

#define NOA_CR_VISA_XBAR_SANOAS_L_NOA_REG                              (0x00006434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_OFF   ( 0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_MSK   (0x00000007)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_DEF   (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BIT_SEL_HSH   (0x03006434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_OFF  ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_MSK  (0x00000008)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT0_DATA_BYTE_SEL_HSH  (0x01036434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_OFF   ( 4)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_MSK   (0x00000070)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_DEF   (0x00000001)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BIT_SEL_HSH   (0x03046434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_OFF  ( 7)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_MSK  (0x00000080)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT1_DATA_BYTE_SEL_HSH  (0x01076434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_OFF   ( 8)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_MSK   (0x00000700)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_DEF   (0x00000002)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BIT_SEL_HSH   (0x03086434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_OFF  (11)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_MSK  (0x00000800)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT2_DATA_BYTE_SEL_HSH  (0x010B6434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_OFF   (12)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_MSK   (0x00007000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_DEF   (0x00000003)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BIT_SEL_HSH   (0x030C6434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_OFF  (15)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_MSK  (0x00008000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT3_DATA_BYTE_SEL_HSH  (0x010F6434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_OFF   (16)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_MSK   (0x00070000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_DEF   (0x00000004)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BIT_SEL_HSH   (0x03106434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_OFF  (19)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_MSK  (0x00080000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT4_DATA_BYTE_SEL_HSH  (0x01136434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_OFF   (20)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_MSK   (0x00700000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_DEF   (0x00000005)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BIT_SEL_HSH   (0x03146434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_OFF  (23)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_MSK  (0x00800000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT5_DATA_BYTE_SEL_HSH  (0x01176434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_OFF   (24)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_MSK   (0x07000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_DEF   (0x00000006)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BIT_SEL_HSH   (0x03186434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_OFF  (27)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_MSK  (0x08000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT6_DATA_BYTE_SEL_HSH  (0x011B6434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_OFF   (28)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_WID   ( 3)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_MSK   (0x70000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_MIN   (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_MAX   (7) // 0x00000007
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_DEF   (0x00000007)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BIT_SEL_HSH   (0x031C6434)

  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_OFF  (31)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_WID  ( 1)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_MSK  (0x80000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_MIN  (0)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_MAX  (1) // 0x00000001
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_DEF  (0x00000000)
  #define NOA_CR_VISA_XBAR_SANOAS_L_NOA_FXB_Li_BIT7_DATA_BYTE_SEL_HSH  (0x011F6434)

#define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_REG                            (0x00006438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_OFF                  ( 0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_WID                  ( 8)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_MSK                  (0x000000FF)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_MIN                  (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_MAX                  (255) // 0x000000FF
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_DEF                  (0x00000000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Mask_HSH                  (0x08006438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_OFF                  ( 8)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_WID                  ( 8)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_MSK                  (0x0000FF00)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_MIN                  (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_MAX                  (255) // 0x000000FF
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_DEF                  (0x00000000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Mask_HSH                  (0x08086438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_OFF               (16)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_WID               ( 1)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_MSK               (0x00010000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_MIN               (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_MAX               (1) // 0x00000001
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_DEF               (0x00000000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_AssertMode_HSH               (0x01106438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_OFF                   (17)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_WID                   ( 1)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_MSK                   (0x00020000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_MIN                   (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_MAX                   (1) // 0x00000001
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_DEF                   (0x00000001)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_CompEn_HSH                   (0x01116438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_OFF                   (18)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_WID                   ( 3)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_MSK                   (0x001C0000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_MIN                   (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_MAX                   (7) // 0x00000007
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_DEF                   (0x00000002)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln0Src_HSH                   (0x03126438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_OFF                   (21)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_WID                   ( 3)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_MSK                   (0x00E00000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_MIN                   (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_MAX                   (7) // 0x00000007
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_DEF                   (0x00000002)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_Ln1Src_HSH                   (0x03156438)

  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_OFF                   (24)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_WID                   ( 1)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_MSK                   (0x01000000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_MIN                   (0)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_MAX                   (1) // 0x00000001
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_DEF                   (0x00000000)
  #define NOA_CR_VISA2OCLA_CFG_FILTER_NOA_OclaEn_HSH                   (0x01186438)

#define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_REG                             (0x0000643C)

  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_OFF           ( 0)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_WID           ( 3)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_MSK           (0x00000007)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_MIN           (0)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_MAX           (7) // 0x00000007
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_DEF           (0x00000000)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L0_HSH           (0x0300643C)

  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_OFF      ( 3)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_WID      ( 7)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_MSK      (0x000003F8)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_MIN      (0)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_MAX      (127) // 0x0000007F
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_DEF      (0x00000000)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L0_DATA_BYTE_SEL_HSH      (0x0703643C)

  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_OFF           (10)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_WID           ( 3)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_MSK           (0x00001C00)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_MIN           (0)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_MAX           (7) // 0x00000007
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_DEF           (0x00000000)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_WINDOW_SLIDE_L1_HSH           (0x030A643C)

  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_OFF      (13)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_WID      ( 7)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_MSK      (0x000FE000)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_MIN      (0)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_MAX      (127) // 0x0000007F
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_DEF      (0x00000000)
  #define NOA_CR_VISA_SLIDE_SANOAS_L_NOA_ALT_L1_DATA_BYTE_SEL_HSH      (0x070D643C)

#define NOA_CR_CHAP_DELAY_CTL_NOA_REG                                  (0x00006440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_OFF                     ( 0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_MSK                     (0x00000007)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT0_DELAY_HSH                     (0x43006440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_OFF                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_MSK                     (0x00000038)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT1_DELAY_HSH                     (0x43036440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_OFF                     ( 6)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_MSK                     (0x000001C0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT2_DELAY_HSH                     (0x43066440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_OFF                     ( 9)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_MSK                     (0x00000E00)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT3_DELAY_HSH                     (0x43096440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_OFF                     (12)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_MSK                     (0x00007000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT4_DELAY_HSH                     (0x430C6440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_OFF                     (15)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_MSK                     (0x00038000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT5_DELAY_HSH                     (0x430F6440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_OFF                     (18)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_MSK                     (0x001C0000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT6_DELAY_HSH                     (0x43126440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_OFF                     (21)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_MSK                     (0x00E00000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT7_DELAY_HSH                     (0x43156440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_OFF                     (24)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_MSK                     (0x07000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT8_DELAY_HSH                     (0x43186440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_OFF                     (27)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_WID                     ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_MSK                     (0x38000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_MIN                     (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_MAX                     (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_DEF                     (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT9_DELAY_HSH                     (0x431B6440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_OFF                    (30)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_WID                    ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_MSK                    (0x00000001C0000000ULL)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_MIN                    (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_MAX                    (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_DEF                    (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT10_DELAY_HSH                    (0x431E6440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_OFF                    (33)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_WID                    ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_MSK                    (0x0000000E00000000ULL)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_MIN                    (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_MAX                    (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_DEF                    (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT11_DELAY_HSH                    (0x43216440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_OFF                    (36)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_WID                    ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_MSK                    (0x0000007000000000ULL)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_MIN                    (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_MAX                    (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_DEF                    (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT12_DELAY_HSH                    (0x43246440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_OFF                    (39)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_WID                    ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_MSK                    (0x0000038000000000ULL)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_MIN                    (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_MAX                    (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_DEF                    (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT13_DELAY_HSH                    (0x43276440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_OFF                    (42)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_WID                    ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_MSK                    (0x00001C0000000000ULL)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_MIN                    (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_MAX                    (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_DEF                    (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT14_DELAY_HSH                    (0x432A6440)

  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_OFF                    (45)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_WID                    ( 3)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_MSK                    (0x0000E00000000000ULL)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_MIN                    (0)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_MAX                    (7) // 0x00000007
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_DEF                    (0x00000000)
  #define NOA_CR_CHAP_DELAY_CTL_NOA_BIT15_DELAY_HSH                    (0x432D6440)

#define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_REG                             (0x00006680)

  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_OFF                    ( 0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_WID                    ( 1)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_MSK                    (0x00000001)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_MIN                    (0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_MAX                    (1) // 0x00000001
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_DEF                    (0x00000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_EN_CLK_HSH                    (0x01006680)

  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_OFF          ( 1)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_WID          ( 7)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_MSK          (0x000000FE)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_MIN          (0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_MAX          (127) // 0x0000007F
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_DEF          (0x00000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_DATA_BYTE_SEL_HSH          (0x07016680)

  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_OFF                ( 8)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_WID                ( 1)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_MSK                (0x00000100)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_MIN                (0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_MAX                (1) // 0x00000001
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_DEF                (0x00000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L0_BYP_SEL_HSH                (0x01086680)

  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_OFF          ( 9)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_WID          ( 7)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_MSK          (0x0000FE00)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_MIN          (0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_MAX          (127) // 0x0000007F
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_DEF          (0x00000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_DATA_BYTE_SEL_HSH          (0x07096680)

  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_OFF                (16)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_WID                ( 1)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_MSK                (0x00010000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_MIN                (0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_MAX                (1) // 0x00000001
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_DEF                (0x00000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_L1_BYP_SEL_HSH                (0x01106680)

  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_OFF                   (31)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_WID                   ( 1)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_MSK                   (0x80000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_MIN                   (0)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_MAX                   (1) // 0x00000001
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_DEF                   (0x00000000)
  #define DRNG_CR_VISA_CTL_DRNGCTLS_DRNG_VORANGE_HSH                   (0x011F6680)

#define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_REG                           (0x00006684)

  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_OFF         ( 0)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_WID         ( 3)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_MSK         (0x00000007)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_MIN         (0)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_MAX         (7) // 0x00000007
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_DEF         (0x00000000)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L0_HSH         (0x03006684)

  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_OFF    ( 3)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_WID    ( 7)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_MSK    (0x000003F8)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_MIN    (0)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_MAX    (127) // 0x0000007F
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_DEF    (0x00000000)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L0_DATA_BYTE_SEL_HSH    (0x07036684)

  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_OFF         (10)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_WID         ( 3)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_MSK         (0x00001C00)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_MIN         (0)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_MAX         (7) // 0x00000007
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_DEF         (0x00000000)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_WINDOW_SLIDE_L1_HSH         (0x030A6684)

  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_OFF    (13)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_WID    ( 7)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_MSK    (0x000FE000)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_MIN    (0)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_MAX    (127) // 0x0000007F
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_DEF    (0x00000000)
  #define DRNG_CR_VISA_SLIDE_DRNGCTLS_DRNG_ALT_L1_DATA_BYTE_SEL_HSH    (0x070D6684)

#define MPCBOTRK_CR_REQLIM_IMPH_REG                                    (0x00006800)

  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_OFF                            ( 0)
  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_WID                            ( 3)
  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_MSK                            (0x00000007)
  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_MIN                            (0)
  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_MAX                            (7) // 0x00000007
  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_DEF                            (0x00000004)
  #define MPCBOTRK_CR_REQLIM_IMPH_RDLIM_HSH                            (0x03006800)

  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_OFF                            ( 4)
  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_WID                            ( 3)
  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_MSK                            (0x00000070)
  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_MIN                            (0)
  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_MAX                            (7) // 0x00000007
  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_DEF                            (0x00000004)
  #define MPCBOTRK_CR_REQLIM_IMPH_WRLIM_HSH                            (0x03046800)

  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_OFF                             (31)
  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_WID                             ( 1)
  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_MSK                             (0x80000000)
  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_MIN                             (0)
  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_MAX                             (1) // 0x00000001
  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_DEF                             (0x00000000)
  #define MPCBOTRK_CR_REQLIM_IMPH_LOCK_HSH                             (0x011F6800)

#define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_REG                     (0x00006804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_OFF   ( 0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_MSK   (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_DEF   (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_FILL_HSH   (0x01006804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_OFF   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_MSK   (0x00000002)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_DEF   (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_FILL_HSH   (0x01016804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_OFF   ( 2)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_MSK   (0x00000004)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_DEF   (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_FILL_HSH   (0x01026804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_OFF   ( 3)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_MSK   (0x00000008)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_DEF   (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_FILL_HSH   (0x01036804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_OFF      ( 4)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_WID      ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_MSK      (0x00000010)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_MIN      (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_MAX      (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_DEF      (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_FILL_HSH      (0x01046804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_OFF     ( 5)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_WID     ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_MSK     (0x00000020)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_MIN     (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_MAX     (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_DEF     (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM1_IWB_FILL_HSH     (0x01056804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_OFF       ( 6)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_WID       ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_MSK       (0x00000040)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_MIN       (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_MAX       (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_DEF       (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCS_RD_FILL_HSH       (0x01066804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_OFF       ( 7)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_WID       ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_MSK       (0x00000080)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_MIN       (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_MAX       (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_DEF       (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_NCB_WR_FILL_HSH       (0x01076804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_OFF   (16)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_MSK   (0x00010000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_DEF   (0x00000000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_RD_OVRD_HSH   (0x01106804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_OFF   (17)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_MSK   (0x00020000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_DEF   (0x00000000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_IA_WR_OVRD_HSH   (0x01116804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_OFF   (18)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_MSK   (0x00040000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_DEF   (0x00000000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_RD_OVRD_HSH   (0x01126804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_OFF   (19)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_WID   ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_MSK   (0x00080000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_MIN   (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_MAX   (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_DEF   (0x00000000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_GT_WR_OVRD_HSH   (0x01136804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_OFF      (20)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_WID      ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_MSK      (0x00100000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_MIN      (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_MAX      (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_DEF      (0x00000000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_HOM0_EV_OVRD_HSH      (0x01146804)

  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_OFF              (31)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_WID              ( 1)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_MSK              (0x80000000)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_MIN              (0)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_MAX              (1) // 0x00000001
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_DEF              (0x00000001)
  #define MPCBOTRK_CR_NTR_EDRAM_FILL_POLICY_IMPH_LOCK_HSH              (0x011F6804)

#define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_REG                           (0x00006C00)

  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_OFF                  ( 0)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_WID                  (16)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_MSK                  (0x0000FFFF)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_MIN                  (0)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_MAX                  (65535) // 0x0000FFFF
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_DEF                  (0x00000000)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Opcode_HSH                  (0x10006C00)

  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_OFF                   (16)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_WID                   ( 8)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_MSK                   (0x00FF0000)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_MIN                   (0)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_MAX                   (255) // 0x000000FF
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_DEF                   (0x00000000)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_Index_HSH                   (0x08106C00)

  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_OFF                (31)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_WID                ( 1)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_MSK                (0x80000000)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_MIN                (0)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_MAX                (1) // 0x00000001
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_DEF                (0x00000000)
  #define VCU_CR_CSR_MAILBOX_INTERFACE_VCU_run_busy_HSH                (0x011F6C00)

#define VCU_CR_CSR_MAILBOX_DATA_VCU_REG                                (0x00006C04)

  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_OFF                         ( 0)
  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_WID                         (32)
  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_MSK                         (0xFFFFFFFF)
  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_MIN                         (0)
  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_MAX                         (4294967295) // 0xFFFFFFFF
  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_DEF                         (0x00000000)
  #define VCU_CR_CSR_MAILBOX_DATA_VCU_Data_HSH                         (0x20006C04)

#define VCU_CR_VISA_CTL_VCUIOREGS_VCU_REG                              (0x00006C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_OFF                     ( 0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_WID                     ( 1)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_MSK                     (0x00000001)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_MIN                     (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_MAX                     (1) // 0x00000001
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_DEF                     (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_EN_CLK_HSH                     (0x01006C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_OFF           ( 1)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_WID           ( 7)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_MSK           (0x000000FE)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_MIN           (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_DEF           (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_DATA_BYTE_SEL_HSH           (0x07016C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_OFF                 ( 8)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_WID                 ( 1)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_MSK                 (0x00000100)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_MIN                 (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_MAX                 (1) // 0x00000001
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_DEF                 (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L0_BYP_SEL_HSH                 (0x01086C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_OFF           ( 9)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_WID           ( 7)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_MSK           (0x0000FE00)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_MIN           (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_DEF           (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_DATA_BYTE_SEL_HSH           (0x07096C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_OFF                 (16)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_WID                 ( 1)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_MSK                 (0x00010000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_MIN                 (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_MAX                 (1) // 0x00000001
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_DEF                 (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_L1_BYP_SEL_HSH                 (0x01106C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_OFF                 (27)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_WID                 ( 3)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_MSK                 (0x38000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_MIN                 (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_MAX                 (7) // 0x00000007
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_DEF                 (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_PATGENMODE_HSH                 (0x031B6C08)

  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_OFF                    (31)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_WID                    ( 1)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_MSK                    (0x80000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_MIN                    (0)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_MAX                    (1) // 0x00000001
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_DEF                    (0x00000000)
  #define VCU_CR_VISA_CTL_VCUIOREGS_VCU_VORANGE_HSH                    (0x011F6C08)

#define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_REG                            (0x00006C0C)

  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_OFF          ( 0)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_WID          ( 3)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_MSK          (0x00000007)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_MIN          (0)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_MAX          (7) // 0x00000007
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_DEF          (0x00000000)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L0_HSH          (0x03006C0C)

  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_OFF     ( 3)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_WID     ( 7)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_MSK     (0x000003F8)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_MIN     (0)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L0_DATA_BYTE_SEL_HSH     (0x07036C0C)

  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_OFF          (10)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_WID          ( 3)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_MSK          (0x00001C00)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_MIN          (0)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_MAX          (7) // 0x00000007
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_DEF          (0x00000000)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_WINDOW_SLIDE_L1_HSH          (0x030A6C0C)

  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_OFF     (13)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_WID     ( 7)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_MSK     (0x000FE000)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_MIN     (0)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define VCU_CR_VISA_SLIDE_VCUIOREGS_VCU_ALT_L1_DATA_BYTE_SEL_HSH     (0x070D6C0C)
#pragma pack(pop)
#endif
