
Accelerometer_Inclination_Test_Platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008058  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006cc  080081f8  080081f8  000181f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088c4  080088c4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080088c4  080088c4  000188c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088cc  080088cc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088cc  080088cc  000188cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088d0  080088d0  000188d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080088d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  200001d4  08008aa8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000494  08008aa8  00020494  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e0ad  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e0f  00000000  00000000  0002e2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e78  00000000  00000000  00030108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b52  00000000  00000000  00030f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001773a  00000000  00000000  00031ad2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fbd5  00000000  00000000  0004920c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000925e9  00000000  00000000  00058de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000508c  00000000  00000000  000eb3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  000f0458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080081e0 	.word	0x080081e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080081e0 	.word	0x080081e0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <adxl_tx>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

void adxl_tx(uint8_t address, uint8_t value) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	460a      	mov	r2, r1
 8000f5e:	71fb      	strb	r3, [r7, #7]
 8000f60:	4613      	mov	r3, r2
 8000f62:	71bb      	strb	r3, [r7, #6]
  uint8_t data[2];
  data[0] = address | 0x40;  // multibyte write enabled
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	733b      	strb	r3, [r7, #12]
  data[1] = value;
 8000f6e:	79bb      	ldrb	r3, [r7, #6]
 8000f70:	737b      	strb	r3, [r7, #13]
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_RESET); // pull the cs pin low to enable the slave
 8000f72:	2200      	movs	r2, #0
 8000f74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f78:	4809      	ldr	r0, [pc, #36]	; (8000fa0 <adxl_tx+0x4c>)
 8000f7a:	f001 fc1d 	bl	80027b8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, data, 2, 100); // transmit the address and data
 8000f7e:	f107 010c 	add.w	r1, r7, #12
 8000f82:	2364      	movs	r3, #100	; 0x64
 8000f84:	2202      	movs	r2, #2
 8000f86:	4807      	ldr	r0, [pc, #28]	; (8000fa4 <adxl_tx+0x50>)
 8000f88:	f002 f951 	bl	800322e <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_SET); // pull the cs pin high to disable the slave
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f92:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <adxl_tx+0x4c>)
 8000f94:	f001 fc10 	bl	80027b8 <HAL_GPIO_WritePin>
}
 8000f98:	bf00      	nop
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40020400 	.word	0x40020400
 8000fa4:	200001f0 	.word	0x200001f0

08000fa8 <adxl_rx>:

void adxl_rx(uint8_t address) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
  address |= 0x80;  // read operation
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	71fb      	strb	r3, [r7, #7]
  address |= 0x40;  // multibyte read
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_RESET);  // pull the cs pin low to enable the slave
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fcc:	480c      	ldr	r0, [pc, #48]	; (8001000 <adxl_rx+0x58>)
 8000fce:	f001 fbf3 	bl	80027b8 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, &address, 1, 100);  // send the address from where you want to read data
 8000fd2:	1df9      	adds	r1, r7, #7
 8000fd4:	2364      	movs	r3, #100	; 0x64
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	480a      	ldr	r0, [pc, #40]	; (8001004 <adxl_rx+0x5c>)
 8000fda:	f002 f928 	bl	800322e <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, data_rec, 6, 100);  // read 6 BYTES of data
 8000fde:	2364      	movs	r3, #100	; 0x64
 8000fe0:	2206      	movs	r2, #6
 8000fe2:	4909      	ldr	r1, [pc, #36]	; (8001008 <adxl_rx+0x60>)
 8000fe4:	4807      	ldr	r0, [pc, #28]	; (8001004 <adxl_rx+0x5c>)
 8000fe6:	f002 fa65 	bl	80034b4 <HAL_SPI_Receive>
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_SET);  // pull the cs pin high to disable the slave
 8000fea:	2201      	movs	r2, #1
 8000fec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ff0:	4803      	ldr	r0, [pc, #12]	; (8001000 <adxl_rx+0x58>)
 8000ff2:	f001 fbe1 	bl	80027b8 <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40020400 	.word	0x40020400
 8001004:	200001f0 	.word	0x200001f0
 8001008:	20000320 	.word	0x20000320

0800100c <adxl_init>:

void adxl_init(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  HAL_Delay(2000);
 8001010:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001014:	f001 f92a 	bl	800226c <HAL_Delay>
  adxl_tx(0x31, 0x01);  // data_format range= +- 4g
 8001018:	2101      	movs	r1, #1
 800101a:	2031      	movs	r0, #49	; 0x31
 800101c:	f7ff ff9a 	bl	8000f54 <adxl_tx>
  adxl_tx(0x2d, 0x00);  // reset all bits
 8001020:	2100      	movs	r1, #0
 8001022:	202d      	movs	r0, #45	; 0x2d
 8001024:	f7ff ff96 	bl	8000f54 <adxl_tx>
  adxl_tx(0x2d, 0x08);  // power_cntl measure and wake up 8hz
 8001028:	2108      	movs	r1, #8
 800102a:	202d      	movs	r0, #45	; 0x2d
 800102c:	f7ff ff92 	bl	8000f54 <adxl_tx>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <adxl_id>:

void adxl_id(void) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0
  uint8_t device_id_addr = 0x00; // Address of the device ID register
 800103a:	2300      	movs	r3, #0
 800103c:	77fb      	strb	r3, [r7, #31]
  uint8_t device_id = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	77bb      	strb	r3, [r7, #30]
  adxl_rx(device_id_addr); // Assuming this will populate 'data_rec' with the ID
 8001042:	7ffb      	ldrb	r3, [r7, #31]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ffaf 	bl	8000fa8 <adxl_rx>

  device_id = data_rec[0]; // Assuming the ID is the first byte read
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <adxl_id+0x5c>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	77bb      	strb	r3, [r7, #30]
  char debug_message[30];
  sprintf(debug_message, "Device ID: 0x%X\r\n", device_id);
 8001050:	7fba      	ldrb	r2, [r7, #30]
 8001052:	463b      	mov	r3, r7
 8001054:	490f      	ldr	r1, [pc, #60]	; (8001094 <adxl_id+0x60>)
 8001056:	4618      	mov	r0, r3
 8001058:	f004 fdc6 	bl	8005be8 <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)debug_message, strlen(debug_message), 100);
 800105c:	463b      	mov	r3, r7
 800105e:	4618      	mov	r0, r3
 8001060:	f7ff f90e 	bl	8000280 <strlen>
 8001064:	4603      	mov	r3, r0
 8001066:	b29a      	uxth	r2, r3
 8001068:	4639      	mov	r1, r7
 800106a:	2364      	movs	r3, #100	; 0x64
 800106c:	480a      	ldr	r0, [pc, #40]	; (8001098 <adxl_id+0x64>)
 800106e:	f003 fca3 	bl	80049b8 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, (uint8_t*)debug_message, strlen(debug_message), 100);
 8001072:	463b      	mov	r3, r7
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff f903 	bl	8000280 <strlen>
 800107a:	4603      	mov	r3, r0
 800107c:	b29a      	uxth	r2, r3
 800107e:	4639      	mov	r1, r7
 8001080:	2364      	movs	r3, #100	; 0x64
 8001082:	4806      	ldr	r0, [pc, #24]	; (800109c <adxl_id+0x68>)
 8001084:	f003 fc98 	bl	80049b8 <HAL_UART_Transmit>
}
 8001088:	bf00      	nop
 800108a:	3720      	adds	r7, #32
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000320 	.word	0x20000320
 8001094:	080081f8 	.word	0x080081f8
 8001098:	20000290 	.word	0x20000290
 800109c:	200002d8 	.word	0x200002d8

080010a0 <adxl_read>:

void adxl_read(void) {
 80010a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010a4:	ed2d 8b02 	vpush	{d8}
 80010a8:	b09a      	sub	sp, #104	; 0x68
 80010aa:	af06      	add	r7, sp, #24
  adxl_rx(0x32); // Request data starting from the DATAX0 register
 80010ac:	2032      	movs	r0, #50	; 0x32
 80010ae:	f7ff ff7b 	bl	8000fa8 <adxl_rx>
  // Convert the accelerometer values to 16-bit signed integers
  int16_t x_raw = (int16_t)((data_rec[1] << 8) | data_rec[0]);
 80010b2:	4ba7      	ldr	r3, [pc, #668]	; (8001350 <adxl_read+0x2b0>)
 80010b4:	785b      	ldrb	r3, [r3, #1]
 80010b6:	021b      	lsls	r3, r3, #8
 80010b8:	b21a      	sxth	r2, r3
 80010ba:	4ba5      	ldr	r3, [pc, #660]	; (8001350 <adxl_read+0x2b0>)
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	b21b      	sxth	r3, r3
 80010c0:	4313      	orrs	r3, r2
 80010c2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
  int16_t y_raw = (int16_t)((data_rec[3] << 8) | data_rec[2]);
 80010c6:	4ba2      	ldr	r3, [pc, #648]	; (8001350 <adxl_read+0x2b0>)
 80010c8:	78db      	ldrb	r3, [r3, #3]
 80010ca:	021b      	lsls	r3, r3, #8
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4ba0      	ldr	r3, [pc, #640]	; (8001350 <adxl_read+0x2b0>)
 80010d0:	789b      	ldrb	r3, [r3, #2]
 80010d2:	b21b      	sxth	r3, r3
 80010d4:	4313      	orrs	r3, r2
 80010d6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  int16_t z_raw = (int16_t)((data_rec[5] << 8) | data_rec[4]);
 80010da:	4b9d      	ldr	r3, [pc, #628]	; (8001350 <adxl_read+0x2b0>)
 80010dc:	795b      	ldrb	r3, [r3, #5]
 80010de:	021b      	lsls	r3, r3, #8
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	4b9b      	ldr	r3, [pc, #620]	; (8001350 <adxl_read+0x2b0>)
 80010e4:	791b      	ldrb	r3, [r3, #4]
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

  // Convert raw values to g's
  xg = x_raw * ADXL_SCALE_FACTOR;
 80010ee:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fa1e 	bl	8000534 <__aeabi_i2d>
 80010f8:	a391      	add	r3, pc, #580	; (adr r3, 8001340 <adxl_read+0x2a0>)
 80010fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fe:	f7ff fa83 	bl	8000608 <__aeabi_dmul>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	4610      	mov	r0, r2
 8001108:	4619      	mov	r1, r3
 800110a:	f7ff fd55 	bl	8000bb8 <__aeabi_d2f>
 800110e:	4603      	mov	r3, r0
 8001110:	4a90      	ldr	r2, [pc, #576]	; (8001354 <adxl_read+0x2b4>)
 8001112:	6013      	str	r3, [r2, #0]
  yg = y_raw * ADXL_SCALE_FACTOR;
 8001114:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fa0b 	bl	8000534 <__aeabi_i2d>
 800111e:	a388      	add	r3, pc, #544	; (adr r3, 8001340 <adxl_read+0x2a0>)
 8001120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001124:	f7ff fa70 	bl	8000608 <__aeabi_dmul>
 8001128:	4602      	mov	r2, r0
 800112a:	460b      	mov	r3, r1
 800112c:	4610      	mov	r0, r2
 800112e:	4619      	mov	r1, r3
 8001130:	f7ff fd42 	bl	8000bb8 <__aeabi_d2f>
 8001134:	4603      	mov	r3, r0
 8001136:	4a88      	ldr	r2, [pc, #544]	; (8001358 <adxl_read+0x2b8>)
 8001138:	6013      	str	r3, [r2, #0]
  zg = z_raw * ADXL_SCALE_FACTOR;
 800113a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff f9f8 	bl	8000534 <__aeabi_i2d>
 8001144:	a37e      	add	r3, pc, #504	; (adr r3, 8001340 <adxl_read+0x2a0>)
 8001146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114a:	f7ff fa5d 	bl	8000608 <__aeabi_dmul>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	4610      	mov	r0, r2
 8001154:	4619      	mov	r1, r3
 8001156:	f7ff fd2f 	bl	8000bb8 <__aeabi_d2f>
 800115a:	4603      	mov	r3, r0
 800115c:	4a7f      	ldr	r2, [pc, #508]	; (800135c <adxl_read+0x2bc>)
 800115e:	6013      	str	r3, [r2, #0]

  x_ang =  atan2f(yg, sqrtf(xg * xg + zg * zg));
 8001160:	4b7d      	ldr	r3, [pc, #500]	; (8001358 <adxl_read+0x2b8>)
 8001162:	ed93 8a00 	vldr	s16, [r3]
 8001166:	4b7b      	ldr	r3, [pc, #492]	; (8001354 <adxl_read+0x2b4>)
 8001168:	ed93 7a00 	vldr	s14, [r3]
 800116c:	4b79      	ldr	r3, [pc, #484]	; (8001354 <adxl_read+0x2b4>)
 800116e:	edd3 7a00 	vldr	s15, [r3]
 8001172:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001176:	4b79      	ldr	r3, [pc, #484]	; (800135c <adxl_read+0x2bc>)
 8001178:	edd3 6a00 	vldr	s13, [r3]
 800117c:	4b77      	ldr	r3, [pc, #476]	; (800135c <adxl_read+0x2bc>)
 800117e:	edd3 7a00 	vldr	s15, [r3]
 8001182:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800118a:	eeb0 0a67 	vmov.f32	s0, s15
 800118e:	f006 fe89 	bl	8007ea4 <sqrtf>
 8001192:	eef0 7a40 	vmov.f32	s15, s0
 8001196:	eef0 0a67 	vmov.f32	s1, s15
 800119a:	eeb0 0a48 	vmov.f32	s0, s16
 800119e:	f006 fe7f 	bl	8007ea0 <atan2f>
 80011a2:	eef0 7a40 	vmov.f32	s15, s0
 80011a6:	4b6e      	ldr	r3, [pc, #440]	; (8001360 <adxl_read+0x2c0>)
 80011a8:	edc3 7a00 	vstr	s15, [r3]
  y_ang = atan2f(-xg, sqrtf(yg * yg + zg * zg));
 80011ac:	4b69      	ldr	r3, [pc, #420]	; (8001354 <adxl_read+0x2b4>)
 80011ae:	edd3 7a00 	vldr	s15, [r3]
 80011b2:	eeb1 8a67 	vneg.f32	s16, s15
 80011b6:	4b68      	ldr	r3, [pc, #416]	; (8001358 <adxl_read+0x2b8>)
 80011b8:	ed93 7a00 	vldr	s14, [r3]
 80011bc:	4b66      	ldr	r3, [pc, #408]	; (8001358 <adxl_read+0x2b8>)
 80011be:	edd3 7a00 	vldr	s15, [r3]
 80011c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c6:	4b65      	ldr	r3, [pc, #404]	; (800135c <adxl_read+0x2bc>)
 80011c8:	edd3 6a00 	vldr	s13, [r3]
 80011cc:	4b63      	ldr	r3, [pc, #396]	; (800135c <adxl_read+0x2bc>)
 80011ce:	edd3 7a00 	vldr	s15, [r3]
 80011d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011da:	eeb0 0a67 	vmov.f32	s0, s15
 80011de:	f006 fe61 	bl	8007ea4 <sqrtf>
 80011e2:	eef0 7a40 	vmov.f32	s15, s0
 80011e6:	eef0 0a67 	vmov.f32	s1, s15
 80011ea:	eeb0 0a48 	vmov.f32	s0, s16
 80011ee:	f006 fe57 	bl	8007ea0 <atan2f>
 80011f2:	eef0 7a40 	vmov.f32	s15, s0
 80011f6:	4b5b      	ldr	r3, [pc, #364]	; (8001364 <adxl_read+0x2c4>)
 80011f8:	edc3 7a00 	vstr	s15, [r3]
  z_ang = atan2f(sqrtf(xg * xg + yg * yg), zg);
 80011fc:	4b55      	ldr	r3, [pc, #340]	; (8001354 <adxl_read+0x2b4>)
 80011fe:	ed93 7a00 	vldr	s14, [r3]
 8001202:	4b54      	ldr	r3, [pc, #336]	; (8001354 <adxl_read+0x2b4>)
 8001204:	edd3 7a00 	vldr	s15, [r3]
 8001208:	ee27 7a27 	vmul.f32	s14, s14, s15
 800120c:	4b52      	ldr	r3, [pc, #328]	; (8001358 <adxl_read+0x2b8>)
 800120e:	edd3 6a00 	vldr	s13, [r3]
 8001212:	4b51      	ldr	r3, [pc, #324]	; (8001358 <adxl_read+0x2b8>)
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800121c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001220:	eeb0 0a67 	vmov.f32	s0, s15
 8001224:	f006 fe3e 	bl	8007ea4 <sqrtf>
 8001228:	eeb0 7a40 	vmov.f32	s14, s0
 800122c:	4b4b      	ldr	r3, [pc, #300]	; (800135c <adxl_read+0x2bc>)
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	eef0 0a67 	vmov.f32	s1, s15
 8001236:	eeb0 0a47 	vmov.f32	s0, s14
 800123a:	f006 fe31 	bl	8007ea0 <atan2f>
 800123e:	eef0 7a40 	vmov.f32	s15, s0
 8001242:	4b49      	ldr	r3, [pc, #292]	; (8001368 <adxl_read+0x2c8>)
 8001244:	edc3 7a00 	vstr	s15, [r3]

   x_ang = x_ang* (180.0f / M_PI);
 8001248:	4b45      	ldr	r3, [pc, #276]	; (8001360 <adxl_read+0x2c0>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f983 	bl	8000558 <__aeabi_f2d>
 8001252:	a33d      	add	r3, pc, #244	; (adr r3, 8001348 <adxl_read+0x2a8>)
 8001254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001258:	f7ff f9d6 	bl	8000608 <__aeabi_dmul>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4610      	mov	r0, r2
 8001262:	4619      	mov	r1, r3
 8001264:	f7ff fca8 	bl	8000bb8 <__aeabi_d2f>
 8001268:	4603      	mov	r3, r0
 800126a:	4a3d      	ldr	r2, [pc, #244]	; (8001360 <adxl_read+0x2c0>)
 800126c:	6013      	str	r3, [r2, #0]
   y_ang = y_ang* (180.0f / M_PI);
 800126e:	4b3d      	ldr	r3, [pc, #244]	; (8001364 <adxl_read+0x2c4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff f970 	bl	8000558 <__aeabi_f2d>
 8001278:	a333      	add	r3, pc, #204	; (adr r3, 8001348 <adxl_read+0x2a8>)
 800127a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800127e:	f7ff f9c3 	bl	8000608 <__aeabi_dmul>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	4610      	mov	r0, r2
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff fc95 	bl	8000bb8 <__aeabi_d2f>
 800128e:	4603      	mov	r3, r0
 8001290:	4a34      	ldr	r2, [pc, #208]	; (8001364 <adxl_read+0x2c4>)
 8001292:	6013      	str	r3, [r2, #0]
   z_ang = z_ang* (180.0f / M_PI);
 8001294:	4b34      	ldr	r3, [pc, #208]	; (8001368 <adxl_read+0x2c8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f95d 	bl	8000558 <__aeabi_f2d>
 800129e:	a32a      	add	r3, pc, #168	; (adr r3, 8001348 <adxl_read+0x2a8>)
 80012a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a4:	f7ff f9b0 	bl	8000608 <__aeabi_dmul>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f7ff fc82 	bl	8000bb8 <__aeabi_d2f>
 80012b4:	4603      	mov	r3, r0
 80012b6:	4a2c      	ldr	r2, [pc, #176]	; (8001368 <adxl_read+0x2c8>)
 80012b8:	6013      	str	r3, [r2, #0]



   char uart_buf[64];
   int len = snprintf(uart_buf, sizeof(uart_buf), "X_Angle=%0.2f, Y_Angle=%0.2f, Z_Angle=%0.2f\r\n", x_ang, y_ang, z_ang /*TODO Change these to angles*/);
 80012ba:	4b29      	ldr	r3, [pc, #164]	; (8001360 <adxl_read+0x2c0>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f94a 	bl	8000558 <__aeabi_f2d>
 80012c4:	4604      	mov	r4, r0
 80012c6:	460d      	mov	r5, r1
 80012c8:	4b26      	ldr	r3, [pc, #152]	; (8001364 <adxl_read+0x2c4>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff f943 	bl	8000558 <__aeabi_f2d>
 80012d2:	4680      	mov	r8, r0
 80012d4:	4689      	mov	r9, r1
 80012d6:	4b24      	ldr	r3, [pc, #144]	; (8001368 <adxl_read+0x2c8>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff f93c 	bl	8000558 <__aeabi_f2d>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	1d38      	adds	r0, r7, #4
 80012e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80012ea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80012ee:	e9cd 4500 	strd	r4, r5, [sp]
 80012f2:	4a1e      	ldr	r2, [pc, #120]	; (800136c <adxl_read+0x2cc>)
 80012f4:	2140      	movs	r1, #64	; 0x40
 80012f6:	f004 fc43 	bl	8005b80 <sniprintf>
 80012fa:	6478      	str	r0, [r7, #68]	; 0x44
   if (len > 0 && len < sizeof(uart_buf)) {
 80012fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012fe:	2b00      	cmp	r3, #0
 8001300:	dd15      	ble.n	800132e <adxl_read+0x28e>
 8001302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001304:	2b3f      	cmp	r3, #63	; 0x3f
 8001306:	d812      	bhi.n	800132e <adxl_read+0x28e>
    HAL_Delay(200); //*TODO Remove this delay when sample timer has been implemented
 8001308:	20c8      	movs	r0, #200	; 0xc8
 800130a:	f000 ffaf 	bl	800226c <HAL_Delay>
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, len, HAL_MAX_DELAY);
 800130e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001310:	b29a      	uxth	r2, r3
 8001312:	1d39      	adds	r1, r7, #4
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
 8001318:	4815      	ldr	r0, [pc, #84]	; (8001370 <adxl_read+0x2d0>)
 800131a:	f003 fb4d 	bl	80049b8 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, len, HAL_MAX_DELAY); // Send data
 800131e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001320:	b29a      	uxth	r2, r3
 8001322:	1d39      	adds	r1, r7, #4
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
 8001328:	4812      	ldr	r0, [pc, #72]	; (8001374 <adxl_read+0x2d4>)
 800132a:	f003 fb45 	bl	80049b8 <HAL_UART_Transmit>
  }
}
 800132e:	bf00      	nop
 8001330:	3750      	adds	r7, #80	; 0x50
 8001332:	46bd      	mov	sp, r7
 8001334:	ecbd 8b02 	vpop	{d8}
 8001338:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800133c:	f3af 8000 	nop.w
 8001340:	c9afe1da 	.word	0xc9afe1da
 8001344:	3f70f51a 	.word	0x3f70f51a
 8001348:	1a63c1f8 	.word	0x1a63c1f8
 800134c:	404ca5dc 	.word	0x404ca5dc
 8001350:	20000320 	.word	0x20000320
 8001354:	20000328 	.word	0x20000328
 8001358:	2000032c 	.word	0x2000032c
 800135c:	20000330 	.word	0x20000330
 8001360:	20000334 	.word	0x20000334
 8001364:	20000338 	.word	0x20000338
 8001368:	2000033c 	.word	0x2000033c
 800136c:	0800820c 	.word	0x0800820c
 8001370:	20000290 	.word	0x20000290
 8001374:	200002d8 	.word	0x200002d8

08001378 <servo_test>:
//   // CCR2 = 75 + pos_y*(1/2.7); // Move y-axis servo
//   // HAL_Delay(1000); // Wait before moving again
// }

#ifdef TEST // The following code will only be compiled if TEST is defined in the header file
  void servo_test(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b09a      	sub	sp, #104	; 0x68
 800137c:	af00      	add	r7, sp, #0
    char test_pos[100];
    int len;
    if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 800137e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001382:	48bb      	ldr	r0, [pc, #748]	; (8001670 <servo_test+0x2f8>)
 8001384:	f001 fa00 	bl	8002788 <HAL_GPIO_ReadPin>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	f040 820d 	bne.w	80017aa <servo_test+0x432>
      // Center Platform
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0
 8001390:	4bb8      	ldr	r3, [pc, #736]	; (8001674 <servo_test+0x2fc>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f240 52cd 	movw	r2, #1485	; 0x5cd
 8001398:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0
 800139a:	4bb6      	ldr	r3, [pc, #728]	; (8001674 <servo_test+0x2fc>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f240 52c3 	movw	r2, #1475	; 0x5c3
 80013a2:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 80013a4:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013a8:	f000 ff60 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 for X and Y axis");
 80013ac:	463b      	mov	r3, r7
 80013ae:	4ab2      	ldr	r2, [pc, #712]	; (8001678 <servo_test+0x300>)
 80013b0:	2164      	movs	r1, #100	; 0x64
 80013b2:	4618      	mov	r0, r3
 80013b4:	f004 fbe4 	bl	8005b80 <sniprintf>
 80013b8:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80013ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013bc:	b29a      	uxth	r2, r3
 80013be:	4639      	mov	r1, r7
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	48ad      	ldr	r0, [pc, #692]	; (800167c <servo_test+0x304>)
 80013c6:	f003 faf7 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80013ca:	f7ff fe69 	bl	80010a0 <adxl_read>

      // Move X-Axis
      CCR_X = PULSE_WIDTH_NEG_90 + PULSE_WIDTH_OFFSET_X; // -90 or 45 (From PULSE_WIDTH_MIN)
 80013ce:	4ba9      	ldr	r3, [pc, #676]	; (8001674 <servo_test+0x2fc>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f240 3233 	movw	r2, #819	; 0x333
 80013d6:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0 or 135
 80013d8:	4ba6      	ldr	r3, [pc, #664]	; (8001674 <servo_test+0x2fc>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f240 52c3 	movw	r2, #1475	; 0x5c3
 80013e0:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 80013e2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80013e6:	f000 ff41 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: -90 or 45 for X, 0 or 135 Y axis");
 80013ea:	463b      	mov	r3, r7
 80013ec:	4aa4      	ldr	r2, [pc, #656]	; (8001680 <servo_test+0x308>)
 80013ee:	2164      	movs	r1, #100	; 0x64
 80013f0:	4618      	mov	r0, r3
 80013f2:	f004 fbc5 	bl	8005b80 <sniprintf>
 80013f6:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80013f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	4639      	mov	r1, r7
 80013fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001402:	489e      	ldr	r0, [pc, #632]	; (800167c <servo_test+0x304>)
 8001404:	f003 fad8 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 8001408:	f7ff fe4a 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_NEG_45 + PULSE_WIDTH_OFFSET_X; // -45 or 90 (From PULSE_WIDTH_MIN)
 800140c:	4b99      	ldr	r3, [pc, #612]	; (8001674 <servo_test+0x2fc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001414:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0 or 135
 8001416:	4b97      	ldr	r3, [pc, #604]	; (8001674 <servo_test+0x2fc>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f240 52c3 	movw	r2, #1475	; 0x5c3
 800141e:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001420:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001424:	f000 ff22 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: -45 or 90 for X, 0 or 135 Y axis");
 8001428:	463b      	mov	r3, r7
 800142a:	4a96      	ldr	r2, [pc, #600]	; (8001684 <servo_test+0x30c>)
 800142c:	2164      	movs	r1, #100	; 0x64
 800142e:	4618      	mov	r0, r3
 8001430:	f004 fba6 	bl	8005b80 <sniprintf>
 8001434:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 8001436:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001438:	b29a      	uxth	r2, r3
 800143a:	4639      	mov	r1, r7
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	488e      	ldr	r0, [pc, #568]	; (800167c <servo_test+0x304>)
 8001442:	f003 fab9 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 8001446:	f7ff fe2b 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0 or 135
 800144a:	4b8a      	ldr	r3, [pc, #552]	; (8001674 <servo_test+0x2fc>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f240 52cd 	movw	r2, #1485	; 0x5cd
 8001452:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0 or 135
 8001454:	4b87      	ldr	r3, [pc, #540]	; (8001674 <servo_test+0x2fc>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f240 52c3 	movw	r2, #1475	; 0x5c3
 800145c:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 800145e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001462:	f000 ff03 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 or 135 for X and Y axis");
 8001466:	463b      	mov	r3, r7
 8001468:	4a87      	ldr	r2, [pc, #540]	; (8001688 <servo_test+0x310>)
 800146a:	2164      	movs	r1, #100	; 0x64
 800146c:	4618      	mov	r0, r3
 800146e:	f004 fb87 	bl	8005b80 <sniprintf>
 8001472:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 8001474:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001476:	b29a      	uxth	r2, r3
 8001478:	4639      	mov	r1, r7
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	487f      	ldr	r0, [pc, #508]	; (800167c <servo_test+0x304>)
 8001480:	f003 fa9a 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 8001484:	f7ff fe0c 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_POS_45 + PULSE_WIDTH_OFFSET_X; // +45 or 180 (From PULSE_WIDTH_MIN)
 8001488:	4b7a      	ldr	r3, [pc, #488]	; (8001674 <servo_test+0x2fc>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f240 721a 	movw	r2, #1818	; 0x71a
 8001490:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0 or 135
 8001492:	4b78      	ldr	r3, [pc, #480]	; (8001674 <servo_test+0x2fc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f240 52c3 	movw	r2, #1475	; 0x5c3
 800149a:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 800149c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80014a0:	f000 fee4 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: +45 or 180 X axis, 0 or 135 Y axis");
 80014a4:	463b      	mov	r3, r7
 80014a6:	4a79      	ldr	r2, [pc, #484]	; (800168c <servo_test+0x314>)
 80014a8:	2164      	movs	r1, #100	; 0x64
 80014aa:	4618      	mov	r0, r3
 80014ac:	f004 fb68 	bl	8005b80 <sniprintf>
 80014b0:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80014b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	4639      	mov	r1, r7
 80014b8:	f04f 33ff 	mov.w	r3, #4294967295
 80014bc:	486f      	ldr	r0, [pc, #444]	; (800167c <servo_test+0x304>)
 80014be:	f003 fa7b 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80014c2:	f7ff fded 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_POS_90 + PULSE_WIDTH_OFFSET_X; // +90 or 225 (From PULSE_WIDTH_MIN)
 80014c6:	4b6b      	ldr	r3, [pc, #428]	; (8001674 <servo_test+0x2fc>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f640 0267 	movw	r2, #2151	; 0x867
 80014ce:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0 or 135
 80014d0:	4b68      	ldr	r3, [pc, #416]	; (8001674 <servo_test+0x2fc>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f240 52c3 	movw	r2, #1475	; 0x5c3
 80014d8:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 80014da:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80014de:	f000 fec5 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: +90 or 225 for X, 0 or 135 Y axis");
 80014e2:	463b      	mov	r3, r7
 80014e4:	4a6a      	ldr	r2, [pc, #424]	; (8001690 <servo_test+0x318>)
 80014e6:	2164      	movs	r1, #100	; 0x64
 80014e8:	4618      	mov	r0, r3
 80014ea:	f004 fb49 	bl	8005b80 <sniprintf>
 80014ee:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80014f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	4639      	mov	r1, r7
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
 80014fa:	4860      	ldr	r0, [pc, #384]	; (800167c <servo_test+0x304>)
 80014fc:	f003 fa5c 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 8001500:	f7ff fdce 	bl	80010a0 <adxl_read>

      // Move Y-Axis
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0 or 135
 8001504:	4b5b      	ldr	r3, [pc, #364]	; (8001674 <servo_test+0x2fc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f240 52cd 	movw	r2, #1485	; 0x5cd
 800150c:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_NEG_90 + PULSE_WIDTH_OFFSET_Y; // -90 or 45 (From PULSE_WIDTH_MIN)
 800150e:	4b59      	ldr	r3, [pc, #356]	; (8001674 <servo_test+0x2fc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f240 3229 	movw	r2, #809	; 0x329
 8001516:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001518:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800151c:	f000 fea6 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 or 135 for X, -90 or 45");
 8001520:	463b      	mov	r3, r7
 8001522:	4a5c      	ldr	r2, [pc, #368]	; (8001694 <servo_test+0x31c>)
 8001524:	2164      	movs	r1, #100	; 0x64
 8001526:	4618      	mov	r0, r3
 8001528:	f004 fb2a 	bl	8005b80 <sniprintf>
 800152c:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 800152e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001530:	b29a      	uxth	r2, r3
 8001532:	4639      	mov	r1, r7
 8001534:	f04f 33ff 	mov.w	r3, #4294967295
 8001538:	4850      	ldr	r0, [pc, #320]	; (800167c <servo_test+0x304>)
 800153a:	f003 fa3d 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 800153e:	f7ff fdaf 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0 or 135
 8001542:	4b4c      	ldr	r3, [pc, #304]	; (8001674 <servo_test+0x2fc>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f240 52cd 	movw	r2, #1485	; 0x5cd
 800154a:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_NEG_45 + PULSE_WIDTH_OFFSET_Y; // -45 or 90 (From PULSE_WIDTH_MIN)
 800154c:	4b49      	ldr	r3, [pc, #292]	; (8001674 <servo_test+0x2fc>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f240 4276 	movw	r2, #1142	; 0x476
 8001554:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001556:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800155a:	f000 fe87 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 or 135 for X, -45 or 90 Y axis");
 800155e:	463b      	mov	r3, r7
 8001560:	4a4d      	ldr	r2, [pc, #308]	; (8001698 <servo_test+0x320>)
 8001562:	2164      	movs	r1, #100	; 0x64
 8001564:	4618      	mov	r0, r3
 8001566:	f004 fb0b 	bl	8005b80 <sniprintf>
 800156a:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 800156c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800156e:	b29a      	uxth	r2, r3
 8001570:	4639      	mov	r1, r7
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
 8001576:	4841      	ldr	r0, [pc, #260]	; (800167c <servo_test+0x304>)
 8001578:	f003 fa1e 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 800157c:	f7ff fd90 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0 or 135
 8001580:	4b3c      	ldr	r3, [pc, #240]	; (8001674 <servo_test+0x2fc>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f240 52cd 	movw	r2, #1485	; 0x5cd
 8001588:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0 or 135
 800158a:	4b3a      	ldr	r3, [pc, #232]	; (8001674 <servo_test+0x2fc>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f240 52c3 	movw	r2, #1475	; 0x5c3
 8001592:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001594:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001598:	f000 fe68 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 or 135 for X and Y axis");
 800159c:	463b      	mov	r3, r7
 800159e:	4a3a      	ldr	r2, [pc, #232]	; (8001688 <servo_test+0x310>)
 80015a0:	2164      	movs	r1, #100	; 0x64
 80015a2:	4618      	mov	r0, r3
 80015a4:	f004 faec 	bl	8005b80 <sniprintf>
 80015a8:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80015aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	4639      	mov	r1, r7
 80015b0:	f04f 33ff 	mov.w	r3, #4294967295
 80015b4:	4831      	ldr	r0, [pc, #196]	; (800167c <servo_test+0x304>)
 80015b6:	f003 f9ff 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80015ba:	f7ff fd71 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0 or 135
 80015be:	4b2d      	ldr	r3, [pc, #180]	; (8001674 <servo_test+0x2fc>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f240 52cd 	movw	r2, #1485	; 0x5cd
 80015c6:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_POS_45 + PULSE_WIDTH_OFFSET_Y; // +45 or 180 (From PULSE_WIDTH_MIN)
 80015c8:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <servo_test+0x2fc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f44f 62e2 	mov.w	r2, #1808	; 0x710
 80015d0:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 80015d2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80015d6:	f000 fe49 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 or 135 for X, +45 or 180 Y axis");
 80015da:	463b      	mov	r3, r7
 80015dc:	4a2f      	ldr	r2, [pc, #188]	; (800169c <servo_test+0x324>)
 80015de:	2164      	movs	r1, #100	; 0x64
 80015e0:	4618      	mov	r0, r3
 80015e2:	f004 facd 	bl	8005b80 <sniprintf>
 80015e6:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80015e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	4639      	mov	r1, r7
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	4822      	ldr	r0, [pc, #136]	; (800167c <servo_test+0x304>)
 80015f4:	f003 f9e0 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80015f8:	f7ff fd52 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0 or 135
 80015fc:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <servo_test+0x2fc>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f240 52cd 	movw	r2, #1485	; 0x5cd
 8001604:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_POS_90 + PULSE_WIDTH_OFFSET_Y; // +90 or 225 (From PULSE_WIDTH_MIN)
 8001606:	4b1b      	ldr	r3, [pc, #108]	; (8001674 <servo_test+0x2fc>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f640 025d 	movw	r2, #2141	; 0x85d
 800160e:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001610:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001614:	f000 fe2a 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 or 135 for X, +90 or 225 Y axis");
 8001618:	463b      	mov	r3, r7
 800161a:	4a21      	ldr	r2, [pc, #132]	; (80016a0 <servo_test+0x328>)
 800161c:	2164      	movs	r1, #100	; 0x64
 800161e:	4618      	mov	r0, r3
 8001620:	f004 faae 	bl	8005b80 <sniprintf>
 8001624:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 8001626:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001628:	b29a      	uxth	r2, r3
 800162a:	4639      	mov	r1, r7
 800162c:	f04f 33ff 	mov.w	r3, #4294967295
 8001630:	4812      	ldr	r0, [pc, #72]	; (800167c <servo_test+0x304>)
 8001632:	f003 f9c1 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 8001636:	f7ff fd33 	bl	80010a0 <adxl_read>

      // Move Both Axes
      CCR_X = PULSE_WIDTH_NEG_45 + PULSE_WIDTH_OFFSET_X; // -45
 800163a:	4b0e      	ldr	r3, [pc, #56]	; (8001674 <servo_test+0x2fc>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001642:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_NEG_45 + PULSE_WIDTH_OFFSET_Y; // -45
 8001644:	4b0b      	ldr	r3, [pc, #44]	; (8001674 <servo_test+0x2fc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f240 4276 	movw	r2, #1142	; 0x476
 800164c:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 800164e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001652:	f000 fe0b 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: -45 for X and Y axis");
 8001656:	463b      	mov	r3, r7
 8001658:	4a12      	ldr	r2, [pc, #72]	; (80016a4 <servo_test+0x32c>)
 800165a:	2164      	movs	r1, #100	; 0x64
 800165c:	4618      	mov	r0, r3
 800165e:	f004 fa8f 	bl	8005b80 <sniprintf>
 8001662:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 8001664:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001666:	b29a      	uxth	r2, r3
 8001668:	4639      	mov	r1, r7
 800166a:	f04f 33ff 	mov.w	r3, #4294967295
 800166e:	e01b      	b.n	80016a8 <servo_test+0x330>
 8001670:	40020800 	.word	0x40020800
 8001674:	20000248 	.word	0x20000248
 8001678:	0800823c 	.word	0x0800823c
 800167c:	20000290 	.word	0x20000290
 8001680:	08008260 	.word	0x08008260
 8001684:	08008298 	.word	0x08008298
 8001688:	080082d0 	.word	0x080082d0
 800168c:	08008300 	.word	0x08008300
 8001690:	0800833c 	.word	0x0800833c
 8001694:	08008378 	.word	0x08008378
 8001698:	080083ac 	.word	0x080083ac
 800169c:	080083e4 	.word	0x080083e4
 80016a0:	08008420 	.word	0x08008420
 80016a4:	0800845c 	.word	0x0800845c
 80016a8:	4842      	ldr	r0, [pc, #264]	; (80017b4 <servo_test+0x43c>)
 80016aa:	f003 f985 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80016ae:	f7ff fcf7 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_POS_45 + PULSE_WIDTH_OFFSET_X; // +45
 80016b2:	4b41      	ldr	r3, [pc, #260]	; (80017b8 <servo_test+0x440>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f240 721a 	movw	r2, #1818	; 0x71a
 80016ba:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_POS_45 + PULSE_WIDTH_OFFSET_Y; // +45
 80016bc:	4b3e      	ldr	r3, [pc, #248]	; (80017b8 <servo_test+0x440>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f44f 62e2 	mov.w	r2, #1808	; 0x710
 80016c4:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 80016c6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80016ca:	f000 fdcf 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: +45 for X and Y axis");
 80016ce:	463b      	mov	r3, r7
 80016d0:	4a3a      	ldr	r2, [pc, #232]	; (80017bc <servo_test+0x444>)
 80016d2:	2164      	movs	r1, #100	; 0x64
 80016d4:	4618      	mov	r0, r3
 80016d6:	f004 fa53 	bl	8005b80 <sniprintf>
 80016da:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 80016dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80016de:	b29a      	uxth	r2, r3
 80016e0:	4639      	mov	r1, r7
 80016e2:	f04f 33ff 	mov.w	r3, #4294967295
 80016e6:	4833      	ldr	r0, [pc, #204]	; (80017b4 <servo_test+0x43c>)
 80016e8:	f003 f966 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80016ec:	f7ff fcd8 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_POS_45 + PULSE_WIDTH_OFFSET_X; // +45
 80016f0:	4b31      	ldr	r3, [pc, #196]	; (80017b8 <servo_test+0x440>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f240 721a 	movw	r2, #1818	; 0x71a
 80016f8:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_NEG_45 + PULSE_WIDTH_OFFSET_Y; // -45
 80016fa:	4b2f      	ldr	r3, [pc, #188]	; (80017b8 <servo_test+0x440>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f240 4276 	movw	r2, #1142	; 0x476
 8001702:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001704:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001708:	f000 fdb0 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: +45 for X, -45 Y axis");
 800170c:	463b      	mov	r3, r7
 800170e:	4a2c      	ldr	r2, [pc, #176]	; (80017c0 <servo_test+0x448>)
 8001710:	2164      	movs	r1, #100	; 0x64
 8001712:	4618      	mov	r0, r3
 8001714:	f004 fa34 	bl	8005b80 <sniprintf>
 8001718:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 800171a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800171c:	b29a      	uxth	r2, r3
 800171e:	4639      	mov	r1, r7
 8001720:	f04f 33ff 	mov.w	r3, #4294967295
 8001724:	4823      	ldr	r0, [pc, #140]	; (80017b4 <servo_test+0x43c>)
 8001726:	f003 f947 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 800172a:	f7ff fcb9 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_NEG_45 + PULSE_WIDTH_OFFSET_X; // -45
 800172e:	4b22      	ldr	r3, [pc, #136]	; (80017b8 <servo_test+0x440>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8001736:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_POS_45 + PULSE_WIDTH_OFFSET_Y; // +45
 8001738:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <servo_test+0x440>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f44f 62e2 	mov.w	r2, #1808	; 0x710
 8001740:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001742:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001746:	f000 fd91 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: -45 for X, +45 Y axis");
 800174a:	463b      	mov	r3, r7
 800174c:	4a1d      	ldr	r2, [pc, #116]	; (80017c4 <servo_test+0x44c>)
 800174e:	2164      	movs	r1, #100	; 0x64
 8001750:	4618      	mov	r0, r3
 8001752:	f004 fa15 	bl	8005b80 <sniprintf>
 8001756:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 8001758:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800175a:	b29a      	uxth	r2, r3
 800175c:	4639      	mov	r1, r7
 800175e:	f04f 33ff 	mov.w	r3, #4294967295
 8001762:	4814      	ldr	r0, [pc, #80]	; (80017b4 <servo_test+0x43c>)
 8001764:	f003 f928 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 8001768:	f7ff fc9a 	bl	80010a0 <adxl_read>
      CCR_X = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_X; // 0
 800176c:	4b12      	ldr	r3, [pc, #72]	; (80017b8 <servo_test+0x440>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f240 52cd 	movw	r2, #1485	; 0x5cd
 8001774:	635a      	str	r2, [r3, #52]	; 0x34
      CCR_Y = PULSE_WIDTH_0 + PULSE_WIDTH_OFFSET_Y; // 0
 8001776:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <servo_test+0x440>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f240 52c3 	movw	r2, #1475	; 0x5c3
 800177e:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(SERVO_TEST_DELAY);
 8001780:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001784:	f000 fd72 	bl	800226c <HAL_Delay>
      //*TODO Insert Serial Print Statement to label the btwn HAL_Delay() and adxl_read()
      len = snprintf(test_pos, sizeof(test_pos), "Test Position: 0 for X and Y axis");
 8001788:	463b      	mov	r3, r7
 800178a:	4a0f      	ldr	r2, [pc, #60]	; (80017c8 <servo_test+0x450>)
 800178c:	2164      	movs	r1, #100	; 0x64
 800178e:	4618      	mov	r0, r3
 8001790:	f004 f9f6 	bl	8005b80 <sniprintf>
 8001794:	6678      	str	r0, [r7, #100]	; 0x64
      HAL_UART_Transmit(&huart1, (uint8_t*)test_pos, len, HAL_MAX_DELAY);
 8001796:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001798:	b29a      	uxth	r2, r3
 800179a:	4639      	mov	r1, r7
 800179c:	f04f 33ff 	mov.w	r3, #4294967295
 80017a0:	4804      	ldr	r0, [pc, #16]	; (80017b4 <servo_test+0x43c>)
 80017a2:	f003 f909 	bl	80049b8 <HAL_UART_Transmit>
      adxl_read();
 80017a6:	f7ff fc7b 	bl	80010a0 <adxl_read>
      // HAL_Delay(SERVO_TEST_DELAY);
      // CCR_X = SERVO_NEUTRAL; // Return X-Axis to Neutral
      // CCR_Y = SERVO_NEUTRAL; // Return Y-Axis to Neutral
      // HAL_Delay(SERVO_TEST_DELAY);
    }
  }
 80017aa:	bf00      	nop
 80017ac:	3768      	adds	r7, #104	; 0x68
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000290 	.word	0x20000290
 80017b8:	20000248 	.word	0x20000248
 80017bc:	08008484 	.word	0x08008484
 80017c0:	080084ac 	.word	0x080084ac
 80017c4:	080084d8 	.word	0x080084d8
 80017c8:	0800823c 	.word	0x0800823c

080017cc <startup_handler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Prototype Event Handlers */
eSystemState startup_handler(void) {
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  // System startup processes
  // Calibrate/center servos
  return WAITING_STATE;
 80017d0:	2301      	movs	r3, #1
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <waiting_handler>:

eSystemState waiting_handler(void) {
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  //*TODO Detect and decode all incoming serial instructions to determine the next state

  // Else
  return WAITING_STATE;
 80017e0:	2301      	movs	r3, #1
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <define_profile_handler>:

eSystemState define_profile_handler(void) {
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  // Allow user to define and store a test profile
  return WAITING_STATE;
 80017f0:	2301      	movs	r3, #1
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <run_profile_handler>:

eSystemState run_profile_handler(void) {
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  // Run test profile
  // Calls move servo function
  return WAITING_STATE;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001812:	f000 fcb9 	bl	8002188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001816:	f000 f849 	bl	80018ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181a:	f000 f9b9 	bl	8001b90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800181e:	f000 f98d 	bl	8001b3c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8001822:	f000 f8ab 	bl	800197c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001826:	f000 f95f 	bl	8001ae8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800182a:	f000 f8dd 	bl	80019e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* PWM Timers */
  // Internal Clock (HCLK) = 100 MHz. If Prescaler = (100 - 1) & Max Timer Count = (20000 - 1), then f = 100 MHz / 100 = 1 MHz, T = 1 us, and PWM f = 1/(20000 * T) = 50 Hz
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800182e:	2100      	movs	r1, #0
 8001830:	481d      	ldr	r0, [pc, #116]	; (80018a8 <main+0x9c>)
 8001832:	f002 faf1 	bl	8003e18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001836:	2104      	movs	r1, #4
 8001838:	481b      	ldr	r0, [pc, #108]	; (80018a8 <main+0x9c>)
 800183a:	f002 faed 	bl	8003e18 <HAL_TIM_PWM_Start>
  //*TODO Servo Control and Accelerometer Sample Timer (Basically the system clock)
  // HAL_TIM_Base_Start(&htim1); // Internal Clock (APB2) = 84 MHz. If Prescaler = (84 - 1) & Max Timer Count = (2^16 - 1), then f = 84 MHz / 84 = 1 MHz, T = 1 us, and Max Delay = (2^16 - 1) * T = 65.535 ms

  eSystemState eNextstate = STARTUP_STATE;
 800183e:	2300      	movs	r3, #0
 8001840:	71fb      	strb	r3, [r7, #7]
  adxl_init();
 8001842:	f7ff fbe3 	bl	800100c <adxl_init>
  adxl_id();
 8001846:	f7ff fbf5 	bl	8001034 <adxl_id>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    switch (eNextstate) {
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b04      	cmp	r3, #4
 800184e:	d825      	bhi.n	800189c <main+0x90>
 8001850:	a201      	add	r2, pc, #4	; (adr r2, 8001858 <main+0x4c>)
 8001852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001856:	bf00      	nop
 8001858:	0800186d 	.word	0x0800186d
 800185c:	08001877 	.word	0x08001877
 8001860:	08001889 	.word	0x08001889
 8001864:	0800189d 	.word	0x0800189d
 8001868:	08001893 	.word	0x08001893
      case STARTUP_STATE:
          eNextstate = startup_handler();
 800186c:	f7ff ffae 	bl	80017cc <startup_handler>
 8001870:	4603      	mov	r3, r0
 8001872:	71fb      	strb	r3, [r7, #7]
          break;
 8001874:	e017      	b.n	80018a6 <main+0x9a>
      case WAITING_STATE:
          #ifdef TEST // The following code will only be compiled if TEST is defined in the header file
            adxl_read();
 8001876:	f7ff fc13 	bl	80010a0 <adxl_read>
            servo_test();
 800187a:	f7ff fd7d 	bl	8001378 <servo_test>
          #endif
          
          eNextstate = waiting_handler();
 800187e:	f7ff ffad 	bl	80017dc <waiting_handler>
 8001882:	4603      	mov	r3, r0
 8001884:	71fb      	strb	r3, [r7, #7]
          break;
 8001886:	e00e      	b.n	80018a6 <main+0x9a>
      case DEFINE_PROFILE_STATE:
          eNextstate = define_profile_handler();
 8001888:	f7ff ffb0 	bl	80017ec <define_profile_handler>
 800188c:	4603      	mov	r3, r0
 800188e:	71fb      	strb	r3, [r7, #7]
          break;
 8001890:	e009      	b.n	80018a6 <main+0x9a>
      case RUN_PROFILE_STATE:
          eNextstate = run_profile_handler();
 8001892:	f7ff ffb3 	bl	80017fc <run_profile_handler>
 8001896:	4603      	mov	r3, r0
 8001898:	71fb      	strb	r3, [r7, #7]
          break;
 800189a:	e004      	b.n	80018a6 <main+0x9a>
      
      default:
          eNextstate = startup_handler();
 800189c:	f7ff ff96 	bl	80017cc <startup_handler>
 80018a0:	4603      	mov	r3, r0
 80018a2:	71fb      	strb	r3, [r7, #7]
          break;
 80018a4:	bf00      	nop
    switch (eNextstate) {
 80018a6:	e7d0      	b.n	800184a <main+0x3e>
 80018a8:	20000248 	.word	0x20000248

080018ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b094      	sub	sp, #80	; 0x50
 80018b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018b2:	f107 0320 	add.w	r3, r7, #32
 80018b6:	2230      	movs	r2, #48	; 0x30
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f004 f9f7 	bl	8005cae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018c0:	f107 030c 	add.w	r3, r7, #12
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	4b27      	ldr	r3, [pc, #156]	; (8001974 <SystemClock_Config+0xc8>)
 80018d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d8:	4a26      	ldr	r2, [pc, #152]	; (8001974 <SystemClock_Config+0xc8>)
 80018da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018de:	6413      	str	r3, [r2, #64]	; 0x40
 80018e0:	4b24      	ldr	r3, [pc, #144]	; (8001974 <SystemClock_Config+0xc8>)
 80018e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018ec:	2300      	movs	r3, #0
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	4b21      	ldr	r3, [pc, #132]	; (8001978 <SystemClock_Config+0xcc>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a20      	ldr	r2, [pc, #128]	; (8001978 <SystemClock_Config+0xcc>)
 80018f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018fa:	6013      	str	r3, [r2, #0]
 80018fc:	4b1e      	ldr	r3, [pc, #120]	; (8001978 <SystemClock_Config+0xcc>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001908:	2301      	movs	r3, #1
 800190a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800190c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001912:	2302      	movs	r3, #2
 8001914:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001916:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800191a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800191c:	2304      	movs	r3, #4
 800191e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001920:	2364      	movs	r3, #100	; 0x64
 8001922:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001924:	2302      	movs	r3, #2
 8001926:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001928:	2304      	movs	r3, #4
 800192a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800192c:	f107 0320 	add.w	r3, r7, #32
 8001930:	4618      	mov	r0, r3
 8001932:	f000 ff5b 	bl	80027ec <HAL_RCC_OscConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800193c:	f000 f9ae 	bl	8001c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001940:	230f      	movs	r3, #15
 8001942:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001944:	2302      	movs	r3, #2
 8001946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800194c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001950:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001956:	f107 030c 	add.w	r3, r7, #12
 800195a:	2103      	movs	r1, #3
 800195c:	4618      	mov	r0, r3
 800195e:	f001 f9bd 	bl	8002cdc <HAL_RCC_ClockConfig>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001968:	f000 f998 	bl	8001c9c <Error_Handler>
  }
}
 800196c:	bf00      	nop
 800196e:	3750      	adds	r7, #80	; 0x50
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40023800 	.word	0x40023800
 8001978:	40007000 	.word	0x40007000

0800197c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001980:	4b17      	ldr	r3, [pc, #92]	; (80019e0 <MX_SPI3_Init+0x64>)
 8001982:	4a18      	ldr	r2, [pc, #96]	; (80019e4 <MX_SPI3_Init+0x68>)
 8001984:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001986:	4b16      	ldr	r3, [pc, #88]	; (80019e0 <MX_SPI3_Init+0x64>)
 8001988:	f44f 7282 	mov.w	r2, #260	; 0x104
 800198c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800198e:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <MX_SPI3_Init+0x64>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <MX_SPI3_Init+0x64>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800199a:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <MX_SPI3_Init+0x64>)
 800199c:	2202      	movs	r2, #2
 800199e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019ac:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80019ae:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019b0:	2228      	movs	r2, #40	; 0x28
 80019b2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019b4:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019ba:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019bc:	2200      	movs	r2, #0
 80019be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019c0:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80019c6:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019c8:	220a      	movs	r2, #10
 80019ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019cc:	4804      	ldr	r0, [pc, #16]	; (80019e0 <MX_SPI3_Init+0x64>)
 80019ce:	f001 fba5 	bl	800311c <HAL_SPI_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80019d8:	f000 f960 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	200001f0 	.word	0x200001f0
 80019e4:	40003c00 	.word	0x40003c00

080019e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08e      	sub	sp, #56	; 0x38
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019fc:	f107 0320 	add.w	r3, r7, #32
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
 8001a14:	615a      	str	r2, [r3, #20]
 8001a16:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a18:	4b32      	ldr	r3, [pc, #200]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100 - 1;
 8001a20:	4b30      	ldr	r3, [pc, #192]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a22:	2263      	movs	r2, #99	; 0x63
 8001a24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a26:	4b2f      	ldr	r3, [pc, #188]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 8001a2c:	4b2d      	ldr	r3, [pc, #180]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a2e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001a32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a34:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a3a:	4b2a      	ldr	r3, [pc, #168]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a3c:	2280      	movs	r2, #128	; 0x80
 8001a3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a40:	4828      	ldr	r0, [pc, #160]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a42:	f002 f941 	bl	8003cc8 <HAL_TIM_Base_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001a4c:	f000 f926 	bl	8001c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a54:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4821      	ldr	r0, [pc, #132]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a5e:	f002 fb4d 	bl	80040fc <HAL_TIM_ConfigClockSource>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a68:	f000 f918 	bl	8001c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a6c:	481d      	ldr	r0, [pc, #116]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a6e:	f002 f97a 	bl	8003d66 <HAL_TIM_PWM_Init>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a78:	f000 f910 	bl	8001c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a80:	2300      	movs	r3, #0
 8001a82:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a84:	f107 0320 	add.w	r3, r7, #32
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4816      	ldr	r0, [pc, #88]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001a8c:	f002 fed6 	bl	800483c <HAL_TIMEx_MasterConfigSynchronization>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a96:	f000 f901 	bl	8001c9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a9a:	2360      	movs	r3, #96	; 0x60
 8001a9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001aaa:	1d3b      	adds	r3, r7, #4
 8001aac:	2200      	movs	r2, #0
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480c      	ldr	r0, [pc, #48]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001ab2:	f002 fa61 	bl	8003f78 <HAL_TIM_PWM_ConfigChannel>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001abc:	f000 f8ee 	bl	8001c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4807      	ldr	r0, [pc, #28]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001ac8:	f002 fa56 	bl	8003f78 <HAL_TIM_PWM_ConfigChannel>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001ad2:	f000 f8e3 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ad6:	4803      	ldr	r0, [pc, #12]	; (8001ae4 <MX_TIM2_Init+0xfc>)
 8001ad8:	f000 f976 	bl	8001dc8 <HAL_TIM_MspPostInit>

}
 8001adc:	bf00      	nop
 8001ade:	3738      	adds	r7, #56	; 0x38
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000248 	.word	0x20000248

08001ae8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aec:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	; (8001b38 <MX_USART1_UART_Init+0x50>)
 8001af0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = BAUD_RATE;
 8001af2:	4b10      	ldr	r3, [pc, #64]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001af4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001af8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b00:	4b0c      	ldr	r3, [pc, #48]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b06:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b0c:	4b09      	ldr	r3, [pc, #36]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b0e:	220c      	movs	r2, #12
 8001b10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b12:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b18:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b1e:	4805      	ldr	r0, [pc, #20]	; (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b20:	f002 fefa 	bl	8004918 <HAL_UART_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b2a:	f000 f8b7 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000290 	.word	0x20000290
 8001b38:	40011000 	.word	0x40011000

08001b3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b42:	4a12      	ldr	r2, [pc, #72]	; (8001b8c <MX_USART2_UART_Init+0x50>)
 8001b44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = BAUD_RATE;
 8001b46:	4b10      	ldr	r3, [pc, #64]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b60:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b62:	220c      	movs	r2, #12
 8001b64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	; (8001b88 <MX_USART2_UART_Init+0x4c>)
 8001b74:	f002 fed0 	bl	8004918 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b7e:	f000 f88d 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200002d8 	.word	0x200002d8
 8001b8c:	40004400 	.word	0x40004400

08001b90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	; 0x28
 8001b94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
 8001ba4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	4b38      	ldr	r3, [pc, #224]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a37      	ldr	r2, [pc, #220]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b35      	ldr	r3, [pc, #212]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	4b31      	ldr	r3, [pc, #196]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	4a30      	ldr	r2, [pc, #192]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd2:	4b2e      	ldr	r3, [pc, #184]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	4a29      	ldr	r2, [pc, #164]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	; 0x30
 8001bee:	4b27      	ldr	r3, [pc, #156]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	607b      	str	r3, [r7, #4]
 8001bfe:	4b23      	ldr	r3, [pc, #140]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	4a22      	ldr	r2, [pc, #136]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0a:	4b20      	ldr	r3, [pc, #128]	; (8001c8c <MX_GPIO_Init+0xfc>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2120      	movs	r1, #32
 8001c1a:	481d      	ldr	r0, [pc, #116]	; (8001c90 <MX_GPIO_Init+0x100>)
 8001c1c:	f000 fdcc 	bl	80027b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADXL_CS_GPIO_Port, ADXL_CS_Pin, GPIO_PIN_RESET);
 8001c20:	2200      	movs	r2, #0
 8001c22:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c26:	481b      	ldr	r0, [pc, #108]	; (8001c94 <MX_GPIO_Init+0x104>)
 8001c28:	f000 fdc6 	bl	80027b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c32:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001c36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4619      	mov	r1, r3
 8001c42:	4815      	ldr	r0, [pc, #84]	; (8001c98 <MX_GPIO_Init+0x108>)
 8001c44:	f000 fc1c 	bl	8002480 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c48:	2320      	movs	r3, #32
 8001c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	2300      	movs	r3, #0
 8001c56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	480c      	ldr	r0, [pc, #48]	; (8001c90 <MX_GPIO_Init+0x100>)
 8001c60:	f000 fc0e 	bl	8002480 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADXL_CS_Pin */
  GPIO_InitStruct.Pin = ADXL_CS_Pin;
 8001c64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	2300      	movs	r3, #0
 8001c74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADXL_CS_GPIO_Port, &GPIO_InitStruct);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_GPIO_Init+0x104>)
 8001c7e:	f000 fbff 	bl	8002480 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40020000 	.word	0x40020000
 8001c94:	40020400 	.word	0x40020400
 8001c98:	40020800 	.word	0x40020800

08001c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
}
 8001ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <Error_Handler+0x8>
	...

08001ca8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]
 8001cb2:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <HAL_MspInit+0x4c>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	4a0f      	ldr	r2, [pc, #60]	; (8001cf4 <HAL_MspInit+0x4c>)
 8001cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cbe:	4b0d      	ldr	r3, [pc, #52]	; (8001cf4 <HAL_MspInit+0x4c>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc6:	607b      	str	r3, [r7, #4]
 8001cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	603b      	str	r3, [r7, #0]
 8001cce:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <HAL_MspInit+0x4c>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	4a08      	ldr	r2, [pc, #32]	; (8001cf4 <HAL_MspInit+0x4c>)
 8001cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_MspInit+0x4c>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ce6:	2007      	movs	r0, #7
 8001ce8:	f000 fb96 	bl	8002418 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	; 0x28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a19      	ldr	r2, [pc, #100]	; (8001d7c <HAL_SPI_MspInit+0x84>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d12b      	bne.n	8001d72 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b18      	ldr	r3, [pc, #96]	; (8001d80 <HAL_SPI_MspInit+0x88>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	4a17      	ldr	r2, [pc, #92]	; (8001d80 <HAL_SPI_MspInit+0x88>)
 8001d24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d28:	6413      	str	r3, [r2, #64]	; 0x40
 8001d2a:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <HAL_SPI_MspInit+0x88>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_SPI_MspInit+0x88>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <HAL_SPI_MspInit+0x88>)
 8001d40:	f043 0302 	orr.w	r3, r3, #2
 8001d44:	6313      	str	r3, [r2, #48]	; 0x30
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_SPI_MspInit+0x88>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = ADXL_SCL_Pin|ADXL_SDO_Pin|ADXL_SDA_Pin;
 8001d52:	2338      	movs	r3, #56	; 0x38
 8001d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d56:	2302      	movs	r3, #2
 8001d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d62:	2306      	movs	r3, #6
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d66:	f107 0314 	add.w	r3, r7, #20
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4805      	ldr	r0, [pc, #20]	; (8001d84 <HAL_SPI_MspInit+0x8c>)
 8001d6e:	f000 fb87 	bl	8002480 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d72:	bf00      	nop
 8001d74:	3728      	adds	r7, #40	; 0x28
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40003c00 	.word	0x40003c00
 8001d80:	40023800 	.word	0x40023800
 8001d84:	40020400 	.word	0x40020400

08001d88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d98:	d10d      	bne.n	8001db6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_TIM_Base_MspInit+0x3c>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_TIM_Base_MspInit+0x3c>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <HAL_TIM_Base_MspInit+0x3c>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001db6:	bf00      	nop
 8001db8:	3714      	adds	r7, #20
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800

08001dc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b088      	sub	sp, #32
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
 8001dd8:	605a      	str	r2, [r3, #4]
 8001dda:	609a      	str	r2, [r3, #8]
 8001ddc:	60da      	str	r2, [r3, #12]
 8001dde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de8:	d11d      	bne.n	8001e26 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	4b10      	ldr	r3, [pc, #64]	; (8001e30 <HAL_TIM_MspPostInit+0x68>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <HAL_TIM_MspPostInit+0x68>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfa:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <HAL_TIM_MspPostInit+0x68>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM_X_Pin|PWM_Y_Pin;
 8001e06:	2303      	movs	r3, #3
 8001e08:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e16:	2301      	movs	r3, #1
 8001e18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4804      	ldr	r0, [pc, #16]	; (8001e34 <HAL_TIM_MspPostInit+0x6c>)
 8001e22:	f000 fb2d 	bl	8002480 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001e26:	bf00      	nop
 8001e28:	3720      	adds	r7, #32
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40020000 	.word	0x40020000

08001e38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	; 0x30
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 031c 	add.w	r3, r7, #28
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a32      	ldr	r2, [pc, #200]	; (8001f20 <HAL_UART_MspInit+0xe8>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d12d      	bne.n	8001eb6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61bb      	str	r3, [r7, #24]
 8001e5e:	4b31      	ldr	r3, [pc, #196]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	4a30      	ldr	r2, [pc, #192]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001e64:	f043 0310 	orr.w	r3, r3, #16
 8001e68:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6a:	4b2e      	ldr	r3, [pc, #184]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f003 0310 	and.w	r3, r3, #16
 8001e72:	61bb      	str	r3, [r7, #24]
 8001e74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	4b2a      	ldr	r3, [pc, #168]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	4a29      	ldr	r2, [pc, #164]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6313      	str	r3, [r2, #48]	; 0x30
 8001e86:	4b27      	ldr	r3, [pc, #156]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e92:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ea4:	2307      	movs	r3, #7
 8001ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea8:	f107 031c 	add.w	r3, r7, #28
 8001eac:	4619      	mov	r1, r3
 8001eae:	481e      	ldr	r0, [pc, #120]	; (8001f28 <HAL_UART_MspInit+0xf0>)
 8001eb0:	f000 fae6 	bl	8002480 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001eb4:	e030      	b.n	8001f18 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a1c      	ldr	r2, [pc, #112]	; (8001f2c <HAL_UART_MspInit+0xf4>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d12b      	bne.n	8001f18 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	613b      	str	r3, [r7, #16]
 8001ec4:	4b17      	ldr	r3, [pc, #92]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	4a16      	ldr	r2, [pc, #88]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001eca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ece:	6413      	str	r3, [r2, #64]	; 0x40
 8001ed0:	4b14      	ldr	r3, [pc, #80]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ed8:	613b      	str	r3, [r7, #16]
 8001eda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	4b10      	ldr	r3, [pc, #64]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee4:	4a0f      	ldr	r2, [pc, #60]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	6313      	str	r3, [r2, #48]	; 0x30
 8001eec:	4b0d      	ldr	r3, [pc, #52]	; (8001f24 <HAL_UART_MspInit+0xec>)
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	60fb      	str	r3, [r7, #12]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ef8:	230c      	movs	r3, #12
 8001efa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efc:	2302      	movs	r3, #2
 8001efe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f00:	2300      	movs	r3, #0
 8001f02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f04:	2303      	movs	r3, #3
 8001f06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f08:	2307      	movs	r3, #7
 8001f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0c:	f107 031c 	add.w	r3, r7, #28
 8001f10:	4619      	mov	r1, r3
 8001f12:	4805      	ldr	r0, [pc, #20]	; (8001f28 <HAL_UART_MspInit+0xf0>)
 8001f14:	f000 fab4 	bl	8002480 <HAL_GPIO_Init>
}
 8001f18:	bf00      	nop
 8001f1a:	3730      	adds	r7, #48	; 0x30
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40011000 	.word	0x40011000
 8001f24:	40023800 	.word	0x40023800
 8001f28:	40020000 	.word	0x40020000
 8001f2c:	40004400 	.word	0x40004400

08001f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f34:	e7fe      	b.n	8001f34 <NMI_Handler+0x4>

08001f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <HardFault_Handler+0x4>

08001f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f40:	e7fe      	b.n	8001f40 <MemManage_Handler+0x4>

08001f42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f42:	b480      	push	{r7}
 8001f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f46:	e7fe      	b.n	8001f46 <BusFault_Handler+0x4>

08001f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <UsageFault_Handler+0x4>

08001f4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f7c:	f000 f956 	bl	800222c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  return 1;
 8001f88:	2301      	movs	r3, #1
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <_kill>:

int _kill(int pid, int sig)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f9e:	f003 fed9 	bl	8005d54 <__errno>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2216      	movs	r2, #22
 8001fa6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <_exit>:

void _exit (int status)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ffe7 	bl	8001f94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fc6:	e7fe      	b.n	8001fc6 <_exit+0x12>

08001fc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]
 8001fd8:	e00a      	b.n	8001ff0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fda:	f3af 8000 	nop.w
 8001fde:	4601      	mov	r1, r0
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	1c5a      	adds	r2, r3, #1
 8001fe4:	60ba      	str	r2, [r7, #8]
 8001fe6:	b2ca      	uxtb	r2, r1
 8001fe8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	3301      	adds	r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	697a      	ldr	r2, [r7, #20]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	dbf0      	blt.n	8001fda <_read+0x12>
  }

  return len;
 8001ff8:	687b      	ldr	r3, [r7, #4]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]
 8002012:	e009      	b.n	8002028 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	1c5a      	adds	r2, r3, #1
 8002018:	60ba      	str	r2, [r7, #8]
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	3301      	adds	r3, #1
 8002026:	617b      	str	r3, [r7, #20]
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	429a      	cmp	r2, r3
 800202e:	dbf1      	blt.n	8002014 <_write+0x12>
  }
  return len;
 8002030:	687b      	ldr	r3, [r7, #4]
}
 8002032:	4618      	mov	r0, r3
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <_close>:

int _close(int file)
{
 800203a:	b480      	push	{r7}
 800203c:	b083      	sub	sp, #12
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002042:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002052:	b480      	push	{r7}
 8002054:	b083      	sub	sp, #12
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002062:	605a      	str	r2, [r3, #4]
  return 0;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <_isatty>:

int _isatty(int file)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800207a:	2301      	movs	r3, #1
}
 800207c:	4618      	mov	r0, r3
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
	...

080020a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ac:	4a14      	ldr	r2, [pc, #80]	; (8002100 <_sbrk+0x5c>)
 80020ae:	4b15      	ldr	r3, [pc, #84]	; (8002104 <_sbrk+0x60>)
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020b8:	4b13      	ldr	r3, [pc, #76]	; (8002108 <_sbrk+0x64>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d102      	bne.n	80020c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020c0:	4b11      	ldr	r3, [pc, #68]	; (8002108 <_sbrk+0x64>)
 80020c2:	4a12      	ldr	r2, [pc, #72]	; (800210c <_sbrk+0x68>)
 80020c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020c6:	4b10      	ldr	r3, [pc, #64]	; (8002108 <_sbrk+0x64>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d207      	bcs.n	80020e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020d4:	f003 fe3e 	bl	8005d54 <__errno>
 80020d8:	4603      	mov	r3, r0
 80020da:	220c      	movs	r2, #12
 80020dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020de:	f04f 33ff 	mov.w	r3, #4294967295
 80020e2:	e009      	b.n	80020f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020e4:	4b08      	ldr	r3, [pc, #32]	; (8002108 <_sbrk+0x64>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ea:	4b07      	ldr	r3, [pc, #28]	; (8002108 <_sbrk+0x64>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4413      	add	r3, r2
 80020f2:	4a05      	ldr	r2, [pc, #20]	; (8002108 <_sbrk+0x64>)
 80020f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020f6:	68fb      	ldr	r3, [r7, #12]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	20020000 	.word	0x20020000
 8002104:	00000400 	.word	0x00000400
 8002108:	20000340 	.word	0x20000340
 800210c:	20000498 	.word	0x20000498

08002110 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002114:	4b06      	ldr	r3, [pc, #24]	; (8002130 <SystemInit+0x20>)
 8002116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800211a:	4a05      	ldr	r2, [pc, #20]	; (8002130 <SystemInit+0x20>)
 800211c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002120:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002134:	f8df d034 	ldr.w	sp, [pc, #52]	; 800216c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002138:	480d      	ldr	r0, [pc, #52]	; (8002170 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800213a:	490e      	ldr	r1, [pc, #56]	; (8002174 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800213c:	4a0e      	ldr	r2, [pc, #56]	; (8002178 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800213e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002140:	e002      	b.n	8002148 <LoopCopyDataInit>

08002142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002146:	3304      	adds	r3, #4

08002148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800214a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800214c:	d3f9      	bcc.n	8002142 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214e:	4a0b      	ldr	r2, [pc, #44]	; (800217c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002150:	4c0b      	ldr	r4, [pc, #44]	; (8002180 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002154:	e001      	b.n	800215a <LoopFillZerobss>

08002156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002158:	3204      	adds	r2, #4

0800215a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800215a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800215c:	d3fb      	bcc.n	8002156 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800215e:	f7ff ffd7 	bl	8002110 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002162:	f003 fdfd 	bl	8005d60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002166:	f7ff fb51 	bl	800180c <main>
  bx  lr    
 800216a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800216c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002174:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002178:	080088d4 	.word	0x080088d4
  ldr r2, =_sbss
 800217c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002180:	20000494 	.word	0x20000494

08002184 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002184:	e7fe      	b.n	8002184 <ADC_IRQHandler>
	...

08002188 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800218c:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <HAL_Init+0x40>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a0d      	ldr	r2, [pc, #52]	; (80021c8 <HAL_Init+0x40>)
 8002192:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002196:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002198:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <HAL_Init+0x40>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a0a      	ldr	r2, [pc, #40]	; (80021c8 <HAL_Init+0x40>)
 800219e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021a4:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <HAL_Init+0x40>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a07      	ldr	r2, [pc, #28]	; (80021c8 <HAL_Init+0x40>)
 80021aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021b0:	2003      	movs	r0, #3
 80021b2:	f000 f931 	bl	8002418 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f000 f808 	bl	80021cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021bc:	f7ff fd74 	bl	8001ca8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40023c00 	.word	0x40023c00

080021cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021d4:	4b12      	ldr	r3, [pc, #72]	; (8002220 <HAL_InitTick+0x54>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b12      	ldr	r3, [pc, #72]	; (8002224 <HAL_InitTick+0x58>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 f93b 	bl	8002466 <HAL_SYSTICK_Config>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00e      	b.n	8002218 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b0f      	cmp	r3, #15
 80021fe:	d80a      	bhi.n	8002216 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002200:	2200      	movs	r2, #0
 8002202:	6879      	ldr	r1, [r7, #4]
 8002204:	f04f 30ff 	mov.w	r0, #4294967295
 8002208:	f000 f911 	bl	800242e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800220c:	4a06      	ldr	r2, [pc, #24]	; (8002228 <HAL_InitTick+0x5c>)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	e000      	b.n	8002218 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
}
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000000 	.word	0x20000000
 8002224:	20000008 	.word	0x20000008
 8002228:	20000004 	.word	0x20000004

0800222c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002230:	4b06      	ldr	r3, [pc, #24]	; (800224c <HAL_IncTick+0x20>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	461a      	mov	r2, r3
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <HAL_IncTick+0x24>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4413      	add	r3, r2
 800223c:	4a04      	ldr	r2, [pc, #16]	; (8002250 <HAL_IncTick+0x24>)
 800223e:	6013      	str	r3, [r2, #0]
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20000008 	.word	0x20000008
 8002250:	20000344 	.word	0x20000344

08002254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  return uwTick;
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <HAL_GetTick+0x14>)
 800225a:	681b      	ldr	r3, [r3, #0]
}
 800225c:	4618      	mov	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	20000344 	.word	0x20000344

0800226c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002274:	f7ff ffee 	bl	8002254 <HAL_GetTick>
 8002278:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002284:	d005      	beq.n	8002292 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002286:	4b0a      	ldr	r3, [pc, #40]	; (80022b0 <HAL_Delay+0x44>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4413      	add	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002292:	bf00      	nop
 8002294:	f7ff ffde 	bl	8002254 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d8f7      	bhi.n	8002294 <HAL_Delay+0x28>
  {
  }
}
 80022a4:	bf00      	nop
 80022a6:	bf00      	nop
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000008 	.word	0x20000008

080022b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022c4:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <__NVIC_SetPriorityGrouping+0x44>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022d0:	4013      	ands	r3, r2
 80022d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022e6:	4a04      	ldr	r2, [pc, #16]	; (80022f8 <__NVIC_SetPriorityGrouping+0x44>)
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	60d3      	str	r3, [r2, #12]
}
 80022ec:	bf00      	nop
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000ed00 	.word	0xe000ed00

080022fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <__NVIC_GetPriorityGrouping+0x18>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	0a1b      	lsrs	r3, r3, #8
 8002306:	f003 0307 	and.w	r3, r3, #7
}
 800230a:	4618      	mov	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	4603      	mov	r3, r0
 8002320:	6039      	str	r1, [r7, #0]
 8002322:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002328:	2b00      	cmp	r3, #0
 800232a:	db0a      	blt.n	8002342 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	b2da      	uxtb	r2, r3
 8002330:	490c      	ldr	r1, [pc, #48]	; (8002364 <__NVIC_SetPriority+0x4c>)
 8002332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002336:	0112      	lsls	r2, r2, #4
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	440b      	add	r3, r1
 800233c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002340:	e00a      	b.n	8002358 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4908      	ldr	r1, [pc, #32]	; (8002368 <__NVIC_SetPriority+0x50>)
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	3b04      	subs	r3, #4
 8002350:	0112      	lsls	r2, r2, #4
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	440b      	add	r3, r1
 8002356:	761a      	strb	r2, [r3, #24]
}
 8002358:	bf00      	nop
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	e000e100 	.word	0xe000e100
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800236c:	b480      	push	{r7}
 800236e:	b089      	sub	sp, #36	; 0x24
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f1c3 0307 	rsb	r3, r3, #7
 8002386:	2b04      	cmp	r3, #4
 8002388:	bf28      	it	cs
 800238a:	2304      	movcs	r3, #4
 800238c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	3304      	adds	r3, #4
 8002392:	2b06      	cmp	r3, #6
 8002394:	d902      	bls.n	800239c <NVIC_EncodePriority+0x30>
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3b03      	subs	r3, #3
 800239a:	e000      	b.n	800239e <NVIC_EncodePriority+0x32>
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	f04f 32ff 	mov.w	r2, #4294967295
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43da      	mvns	r2, r3
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	401a      	ands	r2, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023b4:	f04f 31ff 	mov.w	r1, #4294967295
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	43d9      	mvns	r1, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	4313      	orrs	r3, r2
         );
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3724      	adds	r7, #36	; 0x24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3b01      	subs	r3, #1
 80023e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023e4:	d301      	bcc.n	80023ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023e6:	2301      	movs	r3, #1
 80023e8:	e00f      	b.n	800240a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ea:	4a0a      	ldr	r2, [pc, #40]	; (8002414 <SysTick_Config+0x40>)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023f2:	210f      	movs	r1, #15
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	f7ff ff8e 	bl	8002318 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <SysTick_Config+0x40>)
 80023fe:	2200      	movs	r2, #0
 8002400:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002402:	4b04      	ldr	r3, [pc, #16]	; (8002414 <SysTick_Config+0x40>)
 8002404:	2207      	movs	r2, #7
 8002406:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	e000e010 	.word	0xe000e010

08002418 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f7ff ff47 	bl	80022b4 <__NVIC_SetPriorityGrouping>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af00      	add	r7, sp, #0
 8002434:	4603      	mov	r3, r0
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
 800243a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002440:	f7ff ff5c 	bl	80022fc <__NVIC_GetPriorityGrouping>
 8002444:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002446:	687a      	ldr	r2, [r7, #4]
 8002448:	68b9      	ldr	r1, [r7, #8]
 800244a:	6978      	ldr	r0, [r7, #20]
 800244c:	f7ff ff8e 	bl	800236c <NVIC_EncodePriority>
 8002450:	4602      	mov	r2, r0
 8002452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002456:	4611      	mov	r1, r2
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff ff5d 	bl	8002318 <__NVIC_SetPriority>
}
 800245e:	bf00      	nop
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f7ff ffb0 	bl	80023d4 <SysTick_Config>
 8002474:	4603      	mov	r3, r0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002480:	b480      	push	{r7}
 8002482:	b089      	sub	sp, #36	; 0x24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800248e:	2300      	movs	r3, #0
 8002490:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002492:	2300      	movs	r3, #0
 8002494:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002496:	2300      	movs	r3, #0
 8002498:	61fb      	str	r3, [r7, #28]
 800249a:	e159      	b.n	8002750 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800249c:	2201      	movs	r2, #1
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	4013      	ands	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	f040 8148 	bne.w	800274a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d005      	beq.n	80024d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d130      	bne.n	8002534 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	2203      	movs	r2, #3
 80024de:	fa02 f303 	lsl.w	r3, r2, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	4013      	ands	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	68da      	ldr	r2, [r3, #12]
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002508:	2201      	movs	r2, #1
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	091b      	lsrs	r3, r3, #4
 800251e:	f003 0201 	and.w	r2, r3, #1
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	4313      	orrs	r3, r2
 800252c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 0303 	and.w	r3, r3, #3
 800253c:	2b03      	cmp	r3, #3
 800253e:	d017      	beq.n	8002570 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	2203      	movs	r2, #3
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	4013      	ands	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	4313      	orrs	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f003 0303 	and.w	r3, r3, #3
 8002578:	2b02      	cmp	r3, #2
 800257a:	d123      	bne.n	80025c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	08da      	lsrs	r2, r3, #3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3208      	adds	r2, #8
 8002584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002588:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	f003 0307 	and.w	r3, r3, #7
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	220f      	movs	r2, #15
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	4013      	ands	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	08da      	lsrs	r2, r3, #3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3208      	adds	r2, #8
 80025be:	69b9      	ldr	r1, [r7, #24]
 80025c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	2203      	movs	r2, #3
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f003 0203 	and.w	r2, r3, #3
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002600:	2b00      	cmp	r3, #0
 8002602:	f000 80a2 	beq.w	800274a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	4b57      	ldr	r3, [pc, #348]	; (8002768 <HAL_GPIO_Init+0x2e8>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260e:	4a56      	ldr	r2, [pc, #344]	; (8002768 <HAL_GPIO_Init+0x2e8>)
 8002610:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002614:	6453      	str	r3, [r2, #68]	; 0x44
 8002616:	4b54      	ldr	r3, [pc, #336]	; (8002768 <HAL_GPIO_Init+0x2e8>)
 8002618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002622:	4a52      	ldr	r2, [pc, #328]	; (800276c <HAL_GPIO_Init+0x2ec>)
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	089b      	lsrs	r3, r3, #2
 8002628:	3302      	adds	r3, #2
 800262a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800262e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	220f      	movs	r2, #15
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4013      	ands	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a49      	ldr	r2, [pc, #292]	; (8002770 <HAL_GPIO_Init+0x2f0>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d019      	beq.n	8002682 <HAL_GPIO_Init+0x202>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a48      	ldr	r2, [pc, #288]	; (8002774 <HAL_GPIO_Init+0x2f4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <HAL_GPIO_Init+0x1fe>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a47      	ldr	r2, [pc, #284]	; (8002778 <HAL_GPIO_Init+0x2f8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d00d      	beq.n	800267a <HAL_GPIO_Init+0x1fa>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a46      	ldr	r2, [pc, #280]	; (800277c <HAL_GPIO_Init+0x2fc>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d007      	beq.n	8002676 <HAL_GPIO_Init+0x1f6>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a45      	ldr	r2, [pc, #276]	; (8002780 <HAL_GPIO_Init+0x300>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d101      	bne.n	8002672 <HAL_GPIO_Init+0x1f2>
 800266e:	2304      	movs	r3, #4
 8002670:	e008      	b.n	8002684 <HAL_GPIO_Init+0x204>
 8002672:	2307      	movs	r3, #7
 8002674:	e006      	b.n	8002684 <HAL_GPIO_Init+0x204>
 8002676:	2303      	movs	r3, #3
 8002678:	e004      	b.n	8002684 <HAL_GPIO_Init+0x204>
 800267a:	2302      	movs	r3, #2
 800267c:	e002      	b.n	8002684 <HAL_GPIO_Init+0x204>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <HAL_GPIO_Init+0x204>
 8002682:	2300      	movs	r3, #0
 8002684:	69fa      	ldr	r2, [r7, #28]
 8002686:	f002 0203 	and.w	r2, r2, #3
 800268a:	0092      	lsls	r2, r2, #2
 800268c:	4093      	lsls	r3, r2
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4313      	orrs	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002694:	4935      	ldr	r1, [pc, #212]	; (800276c <HAL_GPIO_Init+0x2ec>)
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	089b      	lsrs	r3, r3, #2
 800269a:	3302      	adds	r3, #2
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026a2:	4b38      	ldr	r3, [pc, #224]	; (8002784 <HAL_GPIO_Init+0x304>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026c6:	4a2f      	ldr	r2, [pc, #188]	; (8002784 <HAL_GPIO_Init+0x304>)
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026cc:	4b2d      	ldr	r3, [pc, #180]	; (8002784 <HAL_GPIO_Init+0x304>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d003      	beq.n	80026f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026f0:	4a24      	ldr	r2, [pc, #144]	; (8002784 <HAL_GPIO_Init+0x304>)
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026f6:	4b23      	ldr	r3, [pc, #140]	; (8002784 <HAL_GPIO_Init+0x304>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	43db      	mvns	r3, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4013      	ands	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800271a:	4a1a      	ldr	r2, [pc, #104]	; (8002784 <HAL_GPIO_Init+0x304>)
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002720:	4b18      	ldr	r3, [pc, #96]	; (8002784 <HAL_GPIO_Init+0x304>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	43db      	mvns	r3, r3
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	4013      	ands	r3, r2
 800272e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002744:	4a0f      	ldr	r2, [pc, #60]	; (8002784 <HAL_GPIO_Init+0x304>)
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	3301      	adds	r3, #1
 800274e:	61fb      	str	r3, [r7, #28]
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	2b0f      	cmp	r3, #15
 8002754:	f67f aea2 	bls.w	800249c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002758:	bf00      	nop
 800275a:	bf00      	nop
 800275c:	3724      	adds	r7, #36	; 0x24
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40023800 	.word	0x40023800
 800276c:	40013800 	.word	0x40013800
 8002770:	40020000 	.word	0x40020000
 8002774:	40020400 	.word	0x40020400
 8002778:	40020800 	.word	0x40020800
 800277c:	40020c00 	.word	0x40020c00
 8002780:	40021000 	.word	0x40021000
 8002784:	40013c00 	.word	0x40013c00

08002788 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	460b      	mov	r3, r1
 8002792:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691a      	ldr	r2, [r3, #16]
 8002798:	887b      	ldrh	r3, [r7, #2]
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d002      	beq.n	80027a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027a0:	2301      	movs	r3, #1
 80027a2:	73fb      	strb	r3, [r7, #15]
 80027a4:	e001      	b.n	80027aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027a6:	2300      	movs	r3, #0
 80027a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	807b      	strh	r3, [r7, #2]
 80027c4:	4613      	mov	r3, r2
 80027c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027c8:	787b      	ldrb	r3, [r7, #1]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027ce:	887a      	ldrh	r2, [r7, #2]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027d4:	e003      	b.n	80027de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027d6:	887b      	ldrh	r3, [r7, #2]
 80027d8:	041a      	lsls	r2, r3, #16
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	619a      	str	r2, [r3, #24]
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e267      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d075      	beq.n	80028f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800280a:	4b88      	ldr	r3, [pc, #544]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	2b04      	cmp	r3, #4
 8002814:	d00c      	beq.n	8002830 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002816:	4b85      	ldr	r3, [pc, #532]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800281e:	2b08      	cmp	r3, #8
 8002820:	d112      	bne.n	8002848 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002822:	4b82      	ldr	r3, [pc, #520]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800282a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800282e:	d10b      	bne.n	8002848 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002830:	4b7e      	ldr	r3, [pc, #504]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d05b      	beq.n	80028f4 <HAL_RCC_OscConfig+0x108>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d157      	bne.n	80028f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e242      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002850:	d106      	bne.n	8002860 <HAL_RCC_OscConfig+0x74>
 8002852:	4b76      	ldr	r3, [pc, #472]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a75      	ldr	r2, [pc, #468]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e01d      	b.n	800289c <HAL_RCC_OscConfig+0xb0>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0x98>
 800286a:	4b70      	ldr	r3, [pc, #448]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6f      	ldr	r2, [pc, #444]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	4b6d      	ldr	r3, [pc, #436]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a6c      	ldr	r2, [pc, #432]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e00b      	b.n	800289c <HAL_RCC_OscConfig+0xb0>
 8002884:	4b69      	ldr	r3, [pc, #420]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a68      	ldr	r2, [pc, #416]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800288a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b66      	ldr	r3, [pc, #408]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a65      	ldr	r2, [pc, #404]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800289a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d013      	beq.n	80028cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a4:	f7ff fcd6 	bl	8002254 <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028ac:	f7ff fcd2 	bl	8002254 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b64      	cmp	r3, #100	; 0x64
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e207      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028be:	4b5b      	ldr	r3, [pc, #364]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d0f0      	beq.n	80028ac <HAL_RCC_OscConfig+0xc0>
 80028ca:	e014      	b.n	80028f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7ff fcc2 	bl	8002254 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028d4:	f7ff fcbe 	bl	8002254 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	; 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e1f3      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e6:	4b51      	ldr	r3, [pc, #324]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0xe8>
 80028f2:	e000      	b.n	80028f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d063      	beq.n	80029ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002902:	4b4a      	ldr	r3, [pc, #296]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00b      	beq.n	8002926 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800290e:	4b47      	ldr	r3, [pc, #284]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002916:	2b08      	cmp	r3, #8
 8002918:	d11c      	bne.n	8002954 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800291a:	4b44      	ldr	r3, [pc, #272]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d116      	bne.n	8002954 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002926:	4b41      	ldr	r3, [pc, #260]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d005      	beq.n	800293e <HAL_RCC_OscConfig+0x152>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d001      	beq.n	800293e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e1c7      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293e:	4b3b      	ldr	r3, [pc, #236]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	4937      	ldr	r1, [pc, #220]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800294e:	4313      	orrs	r3, r2
 8002950:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002952:	e03a      	b.n	80029ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d020      	beq.n	800299e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800295c:	4b34      	ldr	r3, [pc, #208]	; (8002a30 <HAL_RCC_OscConfig+0x244>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002962:	f7ff fc77 	bl	8002254 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800296a:	f7ff fc73 	bl	8002254 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e1a8      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800297c:	4b2b      	ldr	r3, [pc, #172]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d0f0      	beq.n	800296a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002988:	4b28      	ldr	r3, [pc, #160]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691b      	ldr	r3, [r3, #16]
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	4925      	ldr	r1, [pc, #148]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002998:	4313      	orrs	r3, r2
 800299a:	600b      	str	r3, [r1, #0]
 800299c:	e015      	b.n	80029ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800299e:	4b24      	ldr	r3, [pc, #144]	; (8002a30 <HAL_RCC_OscConfig+0x244>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029a4:	f7ff fc56 	bl	8002254 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029ac:	f7ff fc52 	bl	8002254 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e187      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029be:	4b1b      	ldr	r3, [pc, #108]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d036      	beq.n	8002a44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d016      	beq.n	8002a0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029de:	4b15      	ldr	r3, [pc, #84]	; (8002a34 <HAL_RCC_OscConfig+0x248>)
 80029e0:	2201      	movs	r2, #1
 80029e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e4:	f7ff fc36 	bl	8002254 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029ec:	f7ff fc32 	bl	8002254 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e167      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fe:	4b0b      	ldr	r3, [pc, #44]	; (8002a2c <HAL_RCC_OscConfig+0x240>)
 8002a00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x200>
 8002a0a:	e01b      	b.n	8002a44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a0c:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_RCC_OscConfig+0x248>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a12:	f7ff fc1f 	bl	8002254 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a18:	e00e      	b.n	8002a38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a1a:	f7ff fc1b 	bl	8002254 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d907      	bls.n	8002a38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e150      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
 8002a2c:	40023800 	.word	0x40023800
 8002a30:	42470000 	.word	0x42470000
 8002a34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a38:	4b88      	ldr	r3, [pc, #544]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1ea      	bne.n	8002a1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f000 8097 	beq.w	8002b80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a52:	2300      	movs	r3, #0
 8002a54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a56:	4b81      	ldr	r3, [pc, #516]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10f      	bne.n	8002a82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	4b7d      	ldr	r3, [pc, #500]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	4a7c      	ldr	r2, [pc, #496]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a70:	6413      	str	r3, [r2, #64]	; 0x40
 8002a72:	4b7a      	ldr	r3, [pc, #488]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a82:	4b77      	ldr	r3, [pc, #476]	; (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d118      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a8e:	4b74      	ldr	r3, [pc, #464]	; (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a73      	ldr	r2, [pc, #460]	; (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a9a:	f7ff fbdb 	bl	8002254 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa2:	f7ff fbd7 	bl	8002254 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e10c      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab4:	4b6a      	ldr	r3, [pc, #424]	; (8002c60 <HAL_RCC_OscConfig+0x474>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0f0      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d106      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x2ea>
 8002ac8:	4b64      	ldr	r3, [pc, #400]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002acc:	4a63      	ldr	r2, [pc, #396]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ad4:	e01c      	b.n	8002b10 <HAL_RCC_OscConfig+0x324>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b05      	cmp	r3, #5
 8002adc:	d10c      	bne.n	8002af8 <HAL_RCC_OscConfig+0x30c>
 8002ade:	4b5f      	ldr	r3, [pc, #380]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae2:	4a5e      	ldr	r2, [pc, #376]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002ae4:	f043 0304 	orr.w	r3, r3, #4
 8002ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8002aea:	4b5c      	ldr	r3, [pc, #368]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aee:	4a5b      	ldr	r2, [pc, #364]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	6713      	str	r3, [r2, #112]	; 0x70
 8002af6:	e00b      	b.n	8002b10 <HAL_RCC_OscConfig+0x324>
 8002af8:	4b58      	ldr	r3, [pc, #352]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002afc:	4a57      	ldr	r2, [pc, #348]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002afe:	f023 0301 	bic.w	r3, r3, #1
 8002b02:	6713      	str	r3, [r2, #112]	; 0x70
 8002b04:	4b55      	ldr	r3, [pc, #340]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b08:	4a54      	ldr	r2, [pc, #336]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b0a:	f023 0304 	bic.w	r3, r3, #4
 8002b0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d015      	beq.n	8002b44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b18:	f7ff fb9c 	bl	8002254 <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1e:	e00a      	b.n	8002b36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b20:	f7ff fb98 	bl	8002254 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e0cb      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b36:	4b49      	ldr	r3, [pc, #292]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d0ee      	beq.n	8002b20 <HAL_RCC_OscConfig+0x334>
 8002b42:	e014      	b.n	8002b6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b44:	f7ff fb86 	bl	8002254 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4a:	e00a      	b.n	8002b62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b4c:	f7ff fb82 	bl	8002254 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e0b5      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b62:	4b3e      	ldr	r3, [pc, #248]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1ee      	bne.n	8002b4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b6e:	7dfb      	ldrb	r3, [r7, #23]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d105      	bne.n	8002b80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b74:	4b39      	ldr	r3, [pc, #228]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b78:	4a38      	ldr	r2, [pc, #224]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 80a1 	beq.w	8002ccc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b8a:	4b34      	ldr	r3, [pc, #208]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d05c      	beq.n	8002c50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d141      	bne.n	8002c22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9e:	4b31      	ldr	r3, [pc, #196]	; (8002c64 <HAL_RCC_OscConfig+0x478>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba4:	f7ff fb56 	bl	8002254 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bac:	f7ff fb52 	bl	8002254 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e087      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bbe:	4b27      	ldr	r3, [pc, #156]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69da      	ldr	r2, [r3, #28]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	431a      	orrs	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be0:	085b      	lsrs	r3, r3, #1
 8002be2:	3b01      	subs	r3, #1
 8002be4:	041b      	lsls	r3, r3, #16
 8002be6:	431a      	orrs	r2, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bec:	061b      	lsls	r3, r3, #24
 8002bee:	491b      	ldr	r1, [pc, #108]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bf4:	4b1b      	ldr	r3, [pc, #108]	; (8002c64 <HAL_RCC_OscConfig+0x478>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfa:	f7ff fb2b 	bl	8002254 <HAL_GetTick>
 8002bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c02:	f7ff fb27 	bl	8002254 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e05c      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c14:	4b11      	ldr	r3, [pc, #68]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d0f0      	beq.n	8002c02 <HAL_RCC_OscConfig+0x416>
 8002c20:	e054      	b.n	8002ccc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c22:	4b10      	ldr	r3, [pc, #64]	; (8002c64 <HAL_RCC_OscConfig+0x478>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c28:	f7ff fb14 	bl	8002254 <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c30:	f7ff fb10 	bl	8002254 <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e045      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c42:	4b06      	ldr	r3, [pc, #24]	; (8002c5c <HAL_RCC_OscConfig+0x470>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1f0      	bne.n	8002c30 <HAL_RCC_OscConfig+0x444>
 8002c4e:	e03d      	b.n	8002ccc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d107      	bne.n	8002c68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e038      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	40007000 	.word	0x40007000
 8002c64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c68:	4b1b      	ldr	r3, [pc, #108]	; (8002cd8 <HAL_RCC_OscConfig+0x4ec>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d028      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d121      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d11a      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c98:	4013      	ands	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d111      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cae:	085b      	lsrs	r3, r3, #1
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d107      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e000      	b.n	8002cce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800

08002cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e0cc      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cf0:	4b68      	ldr	r3, [pc, #416]	; (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d90c      	bls.n	8002d18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfe:	4b65      	ldr	r3, [pc, #404]	; (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d06:	4b63      	ldr	r3, [pc, #396]	; (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d001      	beq.n	8002d18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e0b8      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d020      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d30:	4b59      	ldr	r3, [pc, #356]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	4a58      	ldr	r2, [pc, #352]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d48:	4b53      	ldr	r3, [pc, #332]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	4a52      	ldr	r2, [pc, #328]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d54:	4b50      	ldr	r3, [pc, #320]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	494d      	ldr	r1, [pc, #308]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d044      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d107      	bne.n	8002d8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7a:	4b47      	ldr	r3, [pc, #284]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d119      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e07f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d003      	beq.n	8002d9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d107      	bne.n	8002daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d9a:	4b3f      	ldr	r3, [pc, #252]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d109      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e06f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002daa:	4b3b      	ldr	r3, [pc, #236]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e067      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dba:	4b37      	ldr	r3, [pc, #220]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f023 0203 	bic.w	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	4934      	ldr	r1, [pc, #208]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002dcc:	f7ff fa42 	bl	8002254 <HAL_GetTick>
 8002dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd2:	e00a      	b.n	8002dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd4:	f7ff fa3e 	bl	8002254 <HAL_GetTick>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	1ad3      	subs	r3, r2, r3
 8002dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e04f      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dea:	4b2b      	ldr	r3, [pc, #172]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	f003 020c 	and.w	r2, r3, #12
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d1eb      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dfc:	4b25      	ldr	r3, [pc, #148]	; (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0307 	and.w	r3, r3, #7
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d20c      	bcs.n	8002e24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e0a:	4b22      	ldr	r3, [pc, #136]	; (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	b2d2      	uxtb	r2, r2
 8002e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e12:	4b20      	ldr	r3, [pc, #128]	; (8002e94 <HAL_RCC_ClockConfig+0x1b8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0307 	and.w	r3, r3, #7
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d001      	beq.n	8002e24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e032      	b.n	8002e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d008      	beq.n	8002e42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e30:	4b19      	ldr	r3, [pc, #100]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	4916      	ldr	r1, [pc, #88]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0308 	and.w	r3, r3, #8
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d009      	beq.n	8002e62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e4e:	4b12      	ldr	r3, [pc, #72]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	490e      	ldr	r1, [pc, #56]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e62:	f000 f821 	bl	8002ea8 <HAL_RCC_GetSysClockFreq>
 8002e66:	4602      	mov	r2, r0
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	091b      	lsrs	r3, r3, #4
 8002e6e:	f003 030f 	and.w	r3, r3, #15
 8002e72:	490a      	ldr	r1, [pc, #40]	; (8002e9c <HAL_RCC_ClockConfig+0x1c0>)
 8002e74:	5ccb      	ldrb	r3, [r1, r3]
 8002e76:	fa22 f303 	lsr.w	r3, r2, r3
 8002e7a:	4a09      	ldr	r2, [pc, #36]	; (8002ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e7e:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff f9a2 	bl	80021cc <HAL_InitTick>

  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40023c00 	.word	0x40023c00
 8002e98:	40023800 	.word	0x40023800
 8002e9c:	08008504 	.word	0x08008504
 8002ea0:	20000000 	.word	0x20000000
 8002ea4:	20000004 	.word	0x20000004

08002ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002eac:	b094      	sub	sp, #80	; 0x50
 8002eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	647b      	str	r3, [r7, #68]	; 0x44
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002eb8:	2300      	movs	r3, #0
 8002eba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ec0:	4b79      	ldr	r3, [pc, #484]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f003 030c 	and.w	r3, r3, #12
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d00d      	beq.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	f200 80e1 	bhi.w	8003094 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <HAL_RCC_GetSysClockFreq+0x34>
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d003      	beq.n	8002ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002eda:	e0db      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002edc:	4b73      	ldr	r3, [pc, #460]	; (80030ac <HAL_RCC_GetSysClockFreq+0x204>)
 8002ede:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002ee0:	e0db      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ee2:	4b73      	ldr	r3, [pc, #460]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ee4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ee6:	e0d8      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ee8:	4b6f      	ldr	r3, [pc, #444]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ef0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ef2:	4b6d      	ldr	r3, [pc, #436]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d063      	beq.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002efe:	4b6a      	ldr	r3, [pc, #424]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	099b      	lsrs	r3, r3, #6
 8002f04:	2200      	movs	r2, #0
 8002f06:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f08:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f10:	633b      	str	r3, [r7, #48]	; 0x30
 8002f12:	2300      	movs	r3, #0
 8002f14:	637b      	str	r3, [r7, #52]	; 0x34
 8002f16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	462b      	mov	r3, r5
 8002f1e:	f04f 0000 	mov.w	r0, #0
 8002f22:	f04f 0100 	mov.w	r1, #0
 8002f26:	0159      	lsls	r1, r3, #5
 8002f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f2c:	0150      	lsls	r0, r2, #5
 8002f2e:	4602      	mov	r2, r0
 8002f30:	460b      	mov	r3, r1
 8002f32:	4621      	mov	r1, r4
 8002f34:	1a51      	subs	r1, r2, r1
 8002f36:	6139      	str	r1, [r7, #16]
 8002f38:	4629      	mov	r1, r5
 8002f3a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f3e:	617b      	str	r3, [r7, #20]
 8002f40:	f04f 0200 	mov.w	r2, #0
 8002f44:	f04f 0300 	mov.w	r3, #0
 8002f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f4c:	4659      	mov	r1, fp
 8002f4e:	018b      	lsls	r3, r1, #6
 8002f50:	4651      	mov	r1, sl
 8002f52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f56:	4651      	mov	r1, sl
 8002f58:	018a      	lsls	r2, r1, #6
 8002f5a:	4651      	mov	r1, sl
 8002f5c:	ebb2 0801 	subs.w	r8, r2, r1
 8002f60:	4659      	mov	r1, fp
 8002f62:	eb63 0901 	sbc.w	r9, r3, r1
 8002f66:	f04f 0200 	mov.w	r2, #0
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f7a:	4690      	mov	r8, r2
 8002f7c:	4699      	mov	r9, r3
 8002f7e:	4623      	mov	r3, r4
 8002f80:	eb18 0303 	adds.w	r3, r8, r3
 8002f84:	60bb      	str	r3, [r7, #8]
 8002f86:	462b      	mov	r3, r5
 8002f88:	eb49 0303 	adc.w	r3, r9, r3
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	f04f 0300 	mov.w	r3, #0
 8002f96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f9a:	4629      	mov	r1, r5
 8002f9c:	024b      	lsls	r3, r1, #9
 8002f9e:	4621      	mov	r1, r4
 8002fa0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fa4:	4621      	mov	r1, r4
 8002fa6:	024a      	lsls	r2, r1, #9
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fae:	2200      	movs	r2, #0
 8002fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fb2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002fb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fb8:	f7fd fe4e 	bl	8000c58 <__aeabi_uldivmod>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fc4:	e058      	b.n	8003078 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc6:	4b38      	ldr	r3, [pc, #224]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	099b      	lsrs	r3, r3, #6
 8002fcc:	2200      	movs	r2, #0
 8002fce:	4618      	mov	r0, r3
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fd6:	623b      	str	r3, [r7, #32]
 8002fd8:	2300      	movs	r3, #0
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24
 8002fdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fe0:	4642      	mov	r2, r8
 8002fe2:	464b      	mov	r3, r9
 8002fe4:	f04f 0000 	mov.w	r0, #0
 8002fe8:	f04f 0100 	mov.w	r1, #0
 8002fec:	0159      	lsls	r1, r3, #5
 8002fee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff2:	0150      	lsls	r0, r2, #5
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4641      	mov	r1, r8
 8002ffa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ffe:	4649      	mov	r1, r9
 8003000:	eb63 0b01 	sbc.w	fp, r3, r1
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003010:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003014:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003018:	ebb2 040a 	subs.w	r4, r2, sl
 800301c:	eb63 050b 	sbc.w	r5, r3, fp
 8003020:	f04f 0200 	mov.w	r2, #0
 8003024:	f04f 0300 	mov.w	r3, #0
 8003028:	00eb      	lsls	r3, r5, #3
 800302a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800302e:	00e2      	lsls	r2, r4, #3
 8003030:	4614      	mov	r4, r2
 8003032:	461d      	mov	r5, r3
 8003034:	4643      	mov	r3, r8
 8003036:	18e3      	adds	r3, r4, r3
 8003038:	603b      	str	r3, [r7, #0]
 800303a:	464b      	mov	r3, r9
 800303c:	eb45 0303 	adc.w	r3, r5, r3
 8003040:	607b      	str	r3, [r7, #4]
 8003042:	f04f 0200 	mov.w	r2, #0
 8003046:	f04f 0300 	mov.w	r3, #0
 800304a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800304e:	4629      	mov	r1, r5
 8003050:	028b      	lsls	r3, r1, #10
 8003052:	4621      	mov	r1, r4
 8003054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003058:	4621      	mov	r1, r4
 800305a:	028a      	lsls	r2, r1, #10
 800305c:	4610      	mov	r0, r2
 800305e:	4619      	mov	r1, r3
 8003060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003062:	2200      	movs	r2, #0
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	61fa      	str	r2, [r7, #28]
 8003068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800306c:	f7fd fdf4 	bl	8000c58 <__aeabi_uldivmod>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	4613      	mov	r3, r2
 8003076:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003078:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	0c1b      	lsrs	r3, r3, #16
 800307e:	f003 0303 	and.w	r3, r3, #3
 8003082:	3301      	adds	r3, #1
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003088:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800308a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800308c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003090:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003092:	e002      	b.n	800309a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003094:	4b05      	ldr	r3, [pc, #20]	; (80030ac <HAL_RCC_GetSysClockFreq+0x204>)
 8003096:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800309a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800309c:	4618      	mov	r0, r3
 800309e:	3750      	adds	r7, #80	; 0x50
 80030a0:	46bd      	mov	sp, r7
 80030a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030a6:	bf00      	nop
 80030a8:	40023800 	.word	0x40023800
 80030ac:	00f42400 	.word	0x00f42400
 80030b0:	007a1200 	.word	0x007a1200

080030b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030b8:	4b03      	ldr	r3, [pc, #12]	; (80030c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030ba:	681b      	ldr	r3, [r3, #0]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	20000000 	.word	0x20000000

080030cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030d0:	f7ff fff0 	bl	80030b4 <HAL_RCC_GetHCLKFreq>
 80030d4:	4602      	mov	r2, r0
 80030d6:	4b05      	ldr	r3, [pc, #20]	; (80030ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	0a9b      	lsrs	r3, r3, #10
 80030dc:	f003 0307 	and.w	r3, r3, #7
 80030e0:	4903      	ldr	r1, [pc, #12]	; (80030f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e2:	5ccb      	ldrb	r3, [r1, r3]
 80030e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40023800 	.word	0x40023800
 80030f0:	08008514 	.word	0x08008514

080030f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030f8:	f7ff ffdc 	bl	80030b4 <HAL_RCC_GetHCLKFreq>
 80030fc:	4602      	mov	r2, r0
 80030fe:	4b05      	ldr	r3, [pc, #20]	; (8003114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	0b5b      	lsrs	r3, r3, #13
 8003104:	f003 0307 	and.w	r3, r3, #7
 8003108:	4903      	ldr	r1, [pc, #12]	; (8003118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800310a:	5ccb      	ldrb	r3, [r1, r3]
 800310c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003110:	4618      	mov	r0, r3
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40023800 	.word	0x40023800
 8003118:	08008514 	.word	0x08008514

0800311c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e07b      	b.n	8003226 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003132:	2b00      	cmp	r3, #0
 8003134:	d108      	bne.n	8003148 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800313e:	d009      	beq.n	8003154 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	61da      	str	r2, [r3, #28]
 8003146:	e005      	b.n	8003154 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe fdc2 	bl	8001cf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2202      	movs	r2, #2
 8003178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800318a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800319c:	431a      	orrs	r2, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031a6:	431a      	orrs	r2, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	691b      	ldr	r3, [r3, #16]
 80031ac:	f003 0302 	and.w	r3, r3, #2
 80031b0:	431a      	orrs	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	431a      	orrs	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	699b      	ldr	r3, [r3, #24]
 80031c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031c4:	431a      	orrs	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031ce:	431a      	orrs	r2, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031d8:	ea42 0103 	orr.w	r1, r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	f003 0104 	and.w	r1, r3, #4
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	f003 0210 	and.w	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	430a      	orrs	r2, r1
 8003204:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69da      	ldr	r2, [r3, #28]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003214:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b088      	sub	sp, #32
 8003232:	af00      	add	r7, sp, #0
 8003234:	60f8      	str	r0, [r7, #12]
 8003236:	60b9      	str	r1, [r7, #8]
 8003238:	603b      	str	r3, [r7, #0]
 800323a:	4613      	mov	r3, r2
 800323c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_SPI_Transmit+0x22>
 800324c:	2302      	movs	r3, #2
 800324e:	e12d      	b.n	80034ac <HAL_SPI_Transmit+0x27e>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003258:	f7fe fffc 	bl	8002254 <HAL_GetTick>
 800325c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800325e:	88fb      	ldrh	r3, [r7, #6]
 8003260:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b01      	cmp	r3, #1
 800326c:	d002      	beq.n	8003274 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800326e:	2302      	movs	r3, #2
 8003270:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003272:	e116      	b.n	80034a2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d002      	beq.n	8003280 <HAL_SPI_Transmit+0x52>
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003284:	e10d      	b.n	80034a2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2203      	movs	r2, #3
 800328a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	88fa      	ldrh	r2, [r7, #6]
 800329e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	88fa      	ldrh	r2, [r7, #6]
 80032a4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032cc:	d10f      	bne.n	80032ee <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80032ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f8:	2b40      	cmp	r3, #64	; 0x40
 80032fa:	d007      	beq.n	800330c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800330a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003314:	d14f      	bne.n	80033b6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <HAL_SPI_Transmit+0xf6>
 800331e:	8afb      	ldrh	r3, [r7, #22]
 8003320:	2b01      	cmp	r3, #1
 8003322:	d142      	bne.n	80033aa <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003328:	881a      	ldrh	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003334:	1c9a      	adds	r2, r3, #2
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800333e:	b29b      	uxth	r3, r3
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003348:	e02f      	b.n	80033aa <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f003 0302 	and.w	r3, r3, #2
 8003354:	2b02      	cmp	r3, #2
 8003356:	d112      	bne.n	800337e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335c:	881a      	ldrh	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003368:	1c9a      	adds	r2, r3, #2
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003372:	b29b      	uxth	r3, r3
 8003374:	3b01      	subs	r3, #1
 8003376:	b29a      	uxth	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	86da      	strh	r2, [r3, #54]	; 0x36
 800337c:	e015      	b.n	80033aa <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800337e:	f7fe ff69 	bl	8002254 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d803      	bhi.n	8003396 <HAL_SPI_Transmit+0x168>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003394:	d102      	bne.n	800339c <HAL_SPI_Transmit+0x16e>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d106      	bne.n	80033aa <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80033a8:	e07b      	b.n	80034a2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1ca      	bne.n	800334a <HAL_SPI_Transmit+0x11c>
 80033b4:	e050      	b.n	8003458 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <HAL_SPI_Transmit+0x196>
 80033be:	8afb      	ldrh	r3, [r7, #22]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d144      	bne.n	800344e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	330c      	adds	r3, #12
 80033ce:	7812      	ldrb	r2, [r2, #0]
 80033d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	3b01      	subs	r3, #1
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80033ea:	e030      	b.n	800344e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d113      	bne.n	8003422 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	330c      	adds	r3, #12
 8003404:	7812      	ldrb	r2, [r2, #0]
 8003406:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003420:	e015      	b.n	800344e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003422:	f7fe ff17 	bl	8002254 <HAL_GetTick>
 8003426:	4602      	mov	r2, r0
 8003428:	69bb      	ldr	r3, [r7, #24]
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	429a      	cmp	r2, r3
 8003430:	d803      	bhi.n	800343a <HAL_SPI_Transmit+0x20c>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003438:	d102      	bne.n	8003440 <HAL_SPI_Transmit+0x212>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d106      	bne.n	800344e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800344c:	e029      	b.n	80034a2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003452:	b29b      	uxth	r3, r3
 8003454:	2b00      	cmp	r3, #0
 8003456:	d1c9      	bne.n	80033ec <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	6839      	ldr	r1, [r7, #0]
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	f000 fbdf 	bl	8003c20 <SPI_EndRxTxTransaction>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d002      	beq.n	800346e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2220      	movs	r2, #32
 800346c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d10a      	bne.n	800348c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003490:	2b00      	cmp	r3, #0
 8003492:	d002      	beq.n	800349a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	77fb      	strb	r3, [r7, #31]
 8003498:	e003      	b.n	80034a2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80034aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3720      	adds	r7, #32
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af02      	add	r7, sp, #8
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	603b      	str	r3, [r7, #0]
 80034c0:	4613      	mov	r3, r2
 80034c2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80034c4:	2300      	movs	r3, #0
 80034c6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d002      	beq.n	80034da <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80034d4:	2302      	movs	r3, #2
 80034d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80034d8:	e0fb      	b.n	80036d2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034e2:	d112      	bne.n	800350a <HAL_SPI_Receive+0x56>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10e      	bne.n	800350a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2204      	movs	r2, #4
 80034f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80034f4:	88fa      	ldrh	r2, [r7, #6]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	4613      	mov	r3, r2
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	68b9      	ldr	r1, [r7, #8]
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 f8ef 	bl	80036e4 <HAL_SPI_TransmitReceive>
 8003506:	4603      	mov	r3, r0
 8003508:	e0e8      	b.n	80036dc <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003510:	2b01      	cmp	r3, #1
 8003512:	d101      	bne.n	8003518 <HAL_SPI_Receive+0x64>
 8003514:	2302      	movs	r3, #2
 8003516:	e0e1      	b.n	80036dc <HAL_SPI_Receive+0x228>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003520:	f7fe fe98 	bl	8002254 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_SPI_Receive+0x7e>
 800352c:	88fb      	ldrh	r3, [r7, #6]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d102      	bne.n	8003538 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003536:	e0cc      	b.n	80036d2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2204      	movs	r2, #4
 800353c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	68ba      	ldr	r2, [r7, #8]
 800354a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	88fa      	ldrh	r2, [r7, #6]
 8003550:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	88fa      	ldrh	r2, [r7, #6]
 8003556:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2200      	movs	r2, #0
 8003574:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800357e:	d10f      	bne.n	80035a0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800358e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800359e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035aa:	2b40      	cmp	r3, #64	; 0x40
 80035ac:	d007      	beq.n	80035be <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d16a      	bne.n	800369c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80035c6:	e032      	b.n	800362e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d115      	bne.n	8003602 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f103 020c 	add.w	r2, r3, #12
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	7812      	ldrb	r2, [r2, #0]
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035f6:	b29b      	uxth	r3, r3
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29a      	uxth	r2, r3
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003600:	e015      	b.n	800362e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003602:	f7fe fe27 	bl	8002254 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	429a      	cmp	r2, r3
 8003610:	d803      	bhi.n	800361a <HAL_SPI_Receive+0x166>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003618:	d102      	bne.n	8003620 <HAL_SPI_Receive+0x16c>
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d106      	bne.n	800362e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800362c:	e051      	b.n	80036d2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1c7      	bne.n	80035c8 <HAL_SPI_Receive+0x114>
 8003638:	e035      	b.n	80036a6 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b01      	cmp	r3, #1
 8003646:	d113      	bne.n	8003670 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003652:	b292      	uxth	r2, r2
 8003654:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800365a:	1c9a      	adds	r2, r3, #2
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003664:	b29b      	uxth	r3, r3
 8003666:	3b01      	subs	r3, #1
 8003668:	b29a      	uxth	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800366e:	e015      	b.n	800369c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003670:	f7fe fdf0 	bl	8002254 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d803      	bhi.n	8003688 <HAL_SPI_Receive+0x1d4>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003686:	d102      	bne.n	800368e <HAL_SPI_Receive+0x1da>
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d106      	bne.n	800369c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800369a:	e01a      	b.n	80036d2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1c9      	bne.n	800363a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	6839      	ldr	r1, [r7, #0]
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 fa52 	bl	8003b54 <SPI_EndRxTransaction>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2220      	movs	r2, #32
 80036ba:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d002      	beq.n	80036ca <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	75fb      	strb	r3, [r7, #23]
 80036c8:	e003      	b.n	80036d2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80036da:	7dfb      	ldrb	r3, [r7, #23]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3718      	adds	r7, #24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08c      	sub	sp, #48	; 0x30
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80036f2:	2301      	movs	r3, #1
 80036f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003702:	2b01      	cmp	r3, #1
 8003704:	d101      	bne.n	800370a <HAL_SPI_TransmitReceive+0x26>
 8003706:	2302      	movs	r3, #2
 8003708:	e198      	b.n	8003a3c <HAL_SPI_TransmitReceive+0x358>
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003712:	f7fe fd9f 	bl	8002254 <HAL_GetTick>
 8003716:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800371e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003728:	887b      	ldrh	r3, [r7, #2]
 800372a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800372c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003730:	2b01      	cmp	r3, #1
 8003732:	d00f      	beq.n	8003754 <HAL_SPI_TransmitReceive+0x70>
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800373a:	d107      	bne.n	800374c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d103      	bne.n	800374c <HAL_SPI_TransmitReceive+0x68>
 8003744:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003748:	2b04      	cmp	r3, #4
 800374a:	d003      	beq.n	8003754 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800374c:	2302      	movs	r3, #2
 800374e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003752:	e16d      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d005      	beq.n	8003766 <HAL_SPI_TransmitReceive+0x82>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <HAL_SPI_TransmitReceive+0x82>
 8003760:	887b      	ldrh	r3, [r7, #2]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d103      	bne.n	800376e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800376c:	e160      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b04      	cmp	r3, #4
 8003778:	d003      	beq.n	8003782 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2205      	movs	r2, #5
 800377e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	887a      	ldrh	r2, [r7, #2]
 8003792:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	887a      	ldrh	r2, [r7, #2]
 8003798:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	887a      	ldrh	r2, [r7, #2]
 80037a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	887a      	ldrh	r2, [r7, #2]
 80037aa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c2:	2b40      	cmp	r3, #64	; 0x40
 80037c4:	d007      	beq.n	80037d6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037de:	d17c      	bne.n	80038da <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_SPI_TransmitReceive+0x10a>
 80037e8:	8b7b      	ldrh	r3, [r7, #26]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d16a      	bne.n	80038c4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f2:	881a      	ldrh	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037fe:	1c9a      	adds	r2, r3, #2
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b01      	subs	r3, #1
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003812:	e057      	b.n	80038c4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b02      	cmp	r3, #2
 8003820:	d11b      	bne.n	800385a <HAL_SPI_TransmitReceive+0x176>
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	d016      	beq.n	800385a <HAL_SPI_TransmitReceive+0x176>
 800382c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382e:	2b01      	cmp	r3, #1
 8003830:	d113      	bne.n	800385a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003836:	881a      	ldrh	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003842:	1c9a      	adds	r2, r3, #2
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800384c:	b29b      	uxth	r3, r3
 800384e:	3b01      	subs	r3, #1
 8003850:	b29a      	uxth	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003856:	2300      	movs	r3, #0
 8003858:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b01      	cmp	r3, #1
 8003866:	d119      	bne.n	800389c <HAL_SPI_TransmitReceive+0x1b8>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800386c:	b29b      	uxth	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d014      	beq.n	800389c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387c:	b292      	uxth	r2, r2
 800387e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003884:	1c9a      	adds	r2, r3, #2
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003898:	2301      	movs	r3, #1
 800389a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800389c:	f7fe fcda 	bl	8002254 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d80b      	bhi.n	80038c4 <HAL_SPI_TransmitReceive+0x1e0>
 80038ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b2:	d007      	beq.n	80038c4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80038c2:	e0b5      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1a2      	bne.n	8003814 <HAL_SPI_TransmitReceive+0x130>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d19d      	bne.n	8003814 <HAL_SPI_TransmitReceive+0x130>
 80038d8:	e080      	b.n	80039dc <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d002      	beq.n	80038e8 <HAL_SPI_TransmitReceive+0x204>
 80038e2:	8b7b      	ldrh	r3, [r7, #26]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d16f      	bne.n	80039c8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	330c      	adds	r3, #12
 80038f2:	7812      	ldrb	r2, [r2, #0]
 80038f4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fa:	1c5a      	adds	r2, r3, #1
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003904:	b29b      	uxth	r3, r3
 8003906:	3b01      	subs	r3, #1
 8003908:	b29a      	uxth	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800390e:	e05b      	b.n	80039c8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b02      	cmp	r3, #2
 800391c:	d11c      	bne.n	8003958 <HAL_SPI_TransmitReceive+0x274>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003922:	b29b      	uxth	r3, r3
 8003924:	2b00      	cmp	r3, #0
 8003926:	d017      	beq.n	8003958 <HAL_SPI_TransmitReceive+0x274>
 8003928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800392a:	2b01      	cmp	r3, #1
 800392c:	d114      	bne.n	8003958 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	330c      	adds	r3, #12
 8003938:	7812      	ldrb	r2, [r2, #0]
 800393a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b01      	cmp	r3, #1
 8003964:	d119      	bne.n	800399a <HAL_SPI_TransmitReceive+0x2b6>
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d014      	beq.n	800399a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800397a:	b2d2      	uxtb	r2, r2
 800397c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003982:	1c5a      	adds	r2, r3, #1
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003996:	2301      	movs	r3, #1
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800399a:	f7fe fc5b 	bl	8002254 <HAL_GetTick>
 800399e:	4602      	mov	r2, r0
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	1ad3      	subs	r3, r2, r3
 80039a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d803      	bhi.n	80039b2 <HAL_SPI_TransmitReceive+0x2ce>
 80039aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d102      	bne.n	80039b8 <HAL_SPI_TransmitReceive+0x2d4>
 80039b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d107      	bne.n	80039c8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80039c6:	e033      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d19e      	bne.n	8003910 <HAL_SPI_TransmitReceive+0x22c>
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d199      	bne.n	8003910 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f91d 	bl	8003c20 <SPI_EndRxTxTransaction>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d006      	beq.n	80039fa <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80039f8:	e01a      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d10a      	bne.n	8003a18 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	617b      	str	r3, [r7, #20]
 8003a16:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a26:	e003      	b.n	8003a30 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003a38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3730      	adds	r7, #48	; 0x30
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a54:	f7fe fbfe 	bl	8002254 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a5c:	1a9b      	subs	r3, r3, r2
 8003a5e:	683a      	ldr	r2, [r7, #0]
 8003a60:	4413      	add	r3, r2
 8003a62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a64:	f7fe fbf6 	bl	8002254 <HAL_GetTick>
 8003a68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a6a:	4b39      	ldr	r3, [pc, #228]	; (8003b50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	015b      	lsls	r3, r3, #5
 8003a70:	0d1b      	lsrs	r3, r3, #20
 8003a72:	69fa      	ldr	r2, [r7, #28]
 8003a74:	fb02 f303 	mul.w	r3, r2, r3
 8003a78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a7a:	e054      	b.n	8003b26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a82:	d050      	beq.n	8003b26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a84:	f7fe fbe6 	bl	8002254 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	69fa      	ldr	r2, [r7, #28]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d902      	bls.n	8003a9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d13d      	bne.n	8003b16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685a      	ldr	r2, [r3, #4]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003aa8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ab2:	d111      	bne.n	8003ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003abc:	d004      	beq.n	8003ac8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ac6:	d107      	bne.n	8003ad8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ad6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003adc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ae0:	d10f      	bne.n	8003b02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e017      	b.n	8003b46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	bf0c      	ite	eq
 8003b36:	2301      	moveq	r3, #1
 8003b38:	2300      	movne	r3, #0
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d19b      	bne.n	8003a7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000000 	.word	0x20000000

08003b54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af02      	add	r7, sp, #8
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b68:	d111      	bne.n	8003b8e <SPI_EndRxTransaction+0x3a>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b72:	d004      	beq.n	8003b7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b7c:	d107      	bne.n	8003b8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b8c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b96:	d12a      	bne.n	8003bee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ba0:	d012      	beq.n	8003bc8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	9300      	str	r3, [sp, #0]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	2180      	movs	r1, #128	; 0x80
 8003bac:	68f8      	ldr	r0, [r7, #12]
 8003bae:	f7ff ff49 	bl	8003a44 <SPI_WaitFlagStateUntilTimeout>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d02d      	beq.n	8003c14 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bbc:	f043 0220 	orr.w	r2, r3, #32
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e026      	b.n	8003c16 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	9300      	str	r3, [sp, #0]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	2101      	movs	r1, #1
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f7ff ff36 	bl	8003a44 <SPI_WaitFlagStateUntilTimeout>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d01a      	beq.n	8003c14 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be2:	f043 0220 	orr.w	r2, r3, #32
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e013      	b.n	8003c16 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f7ff ff23 	bl	8003a44 <SPI_WaitFlagStateUntilTimeout>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d007      	beq.n	8003c14 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c08:	f043 0220 	orr.w	r2, r3, #32
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e000      	b.n	8003c16 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003c14:	2300      	movs	r3, #0
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
	...

08003c20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af02      	add	r7, sp, #8
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2201      	movs	r2, #1
 8003c34:	2102      	movs	r1, #2
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f7ff ff04 	bl	8003a44 <SPI_WaitFlagStateUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c46:	f043 0220 	orr.w	r2, r3, #32
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e032      	b.n	8003cb8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003c52:	4b1b      	ldr	r3, [pc, #108]	; (8003cc0 <SPI_EndRxTxTransaction+0xa0>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1b      	ldr	r2, [pc, #108]	; (8003cc4 <SPI_EndRxTxTransaction+0xa4>)
 8003c58:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5c:	0d5b      	lsrs	r3, r3, #21
 8003c5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c62:	fb02 f303 	mul.w	r3, r2, r3
 8003c66:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c70:	d112      	bne.n	8003c98 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	2180      	movs	r1, #128	; 0x80
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f7ff fee1 	bl	8003a44 <SPI_WaitFlagStateUntilTimeout>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d016      	beq.n	8003cb6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8c:	f043 0220 	orr.w	r2, r3, #32
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e00f      	b.n	8003cb8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	3b01      	subs	r3, #1
 8003ca2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cae:	2b80      	cmp	r3, #128	; 0x80
 8003cb0:	d0f2      	beq.n	8003c98 <SPI_EndRxTxTransaction+0x78>
 8003cb2:	e000      	b.n	8003cb6 <SPI_EndRxTxTransaction+0x96>
        break;
 8003cb4:	bf00      	nop
  }

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3718      	adds	r7, #24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	20000000 	.word	0x20000000
 8003cc4:	165e9f81 	.word	0x165e9f81

08003cc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e041      	b.n	8003d5e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fe f84a 	bl	8001d88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3304      	adds	r3, #4
 8003d04:	4619      	mov	r1, r3
 8003d06:	4610      	mov	r0, r2
 8003d08:	f000 fac0 	bl	800428c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2201      	movs	r2, #1
 8003d38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3708      	adds	r7, #8
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bd80      	pop	{r7, pc}

08003d66 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d66:	b580      	push	{r7, lr}
 8003d68:	b082      	sub	sp, #8
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e041      	b.n	8003dfc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d106      	bne.n	8003d92 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f839 	bl	8003e04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2202      	movs	r2, #2
 8003d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	3304      	adds	r3, #4
 8003da2:	4619      	mov	r1, r3
 8003da4:	4610      	mov	r0, r2
 8003da6:	f000 fa71 	bl	800428c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2201      	movs	r2, #1
 8003dee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d109      	bne.n	8003e3c <HAL_TIM_PWM_Start+0x24>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	bf14      	ite	ne
 8003e34:	2301      	movne	r3, #1
 8003e36:	2300      	moveq	r3, #0
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	e022      	b.n	8003e82 <HAL_TIM_PWM_Start+0x6a>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d109      	bne.n	8003e56 <HAL_TIM_PWM_Start+0x3e>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	bf14      	ite	ne
 8003e4e:	2301      	movne	r3, #1
 8003e50:	2300      	moveq	r3, #0
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	e015      	b.n	8003e82 <HAL_TIM_PWM_Start+0x6a>
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	2b08      	cmp	r3, #8
 8003e5a:	d109      	bne.n	8003e70 <HAL_TIM_PWM_Start+0x58>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	bf14      	ite	ne
 8003e68:	2301      	movne	r3, #1
 8003e6a:	2300      	moveq	r3, #0
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	e008      	b.n	8003e82 <HAL_TIM_PWM_Start+0x6a>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e76:	b2db      	uxtb	r3, r3
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	bf14      	ite	ne
 8003e7c:	2301      	movne	r3, #1
 8003e7e:	2300      	moveq	r3, #0
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e068      	b.n	8003f5c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d104      	bne.n	8003e9a <HAL_TIM_PWM_Start+0x82>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2202      	movs	r2, #2
 8003e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e98:	e013      	b.n	8003ec2 <HAL_TIM_PWM_Start+0xaa>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d104      	bne.n	8003eaa <HAL_TIM_PWM_Start+0x92>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ea8:	e00b      	b.n	8003ec2 <HAL_TIM_PWM_Start+0xaa>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d104      	bne.n	8003eba <HAL_TIM_PWM_Start+0xa2>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eb8:	e003      	b.n	8003ec2 <HAL_TIM_PWM_Start+0xaa>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2202      	movs	r2, #2
 8003ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	6839      	ldr	r1, [r7, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 fc90 	bl	80047f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a23      	ldr	r2, [pc, #140]	; (8003f64 <HAL_TIM_PWM_Start+0x14c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d107      	bne.n	8003eea <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ee8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1d      	ldr	r2, [pc, #116]	; (8003f64 <HAL_TIM_PWM_Start+0x14c>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d018      	beq.n	8003f26 <HAL_TIM_PWM_Start+0x10e>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003efc:	d013      	beq.n	8003f26 <HAL_TIM_PWM_Start+0x10e>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a19      	ldr	r2, [pc, #100]	; (8003f68 <HAL_TIM_PWM_Start+0x150>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d00e      	beq.n	8003f26 <HAL_TIM_PWM_Start+0x10e>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a17      	ldr	r2, [pc, #92]	; (8003f6c <HAL_TIM_PWM_Start+0x154>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d009      	beq.n	8003f26 <HAL_TIM_PWM_Start+0x10e>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a16      	ldr	r2, [pc, #88]	; (8003f70 <HAL_TIM_PWM_Start+0x158>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d004      	beq.n	8003f26 <HAL_TIM_PWM_Start+0x10e>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a14      	ldr	r2, [pc, #80]	; (8003f74 <HAL_TIM_PWM_Start+0x15c>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d111      	bne.n	8003f4a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2b06      	cmp	r3, #6
 8003f36:	d010      	beq.n	8003f5a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0201 	orr.w	r2, r2, #1
 8003f46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f48:	e007      	b.n	8003f5a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f042 0201 	orr.w	r2, r2, #1
 8003f58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	40010000 	.word	0x40010000
 8003f68:	40000400 	.word	0x40000400
 8003f6c:	40000800 	.word	0x40000800
 8003f70:	40000c00 	.word	0x40000c00
 8003f74:	40014000 	.word	0x40014000

08003f78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e0ae      	b.n	80040f4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2b0c      	cmp	r3, #12
 8003fa2:	f200 809f 	bhi.w	80040e4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003fa6:	a201      	add	r2, pc, #4	; (adr r2, 8003fac <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fac:	08003fe1 	.word	0x08003fe1
 8003fb0:	080040e5 	.word	0x080040e5
 8003fb4:	080040e5 	.word	0x080040e5
 8003fb8:	080040e5 	.word	0x080040e5
 8003fbc:	08004021 	.word	0x08004021
 8003fc0:	080040e5 	.word	0x080040e5
 8003fc4:	080040e5 	.word	0x080040e5
 8003fc8:	080040e5 	.word	0x080040e5
 8003fcc:	08004063 	.word	0x08004063
 8003fd0:	080040e5 	.word	0x080040e5
 8003fd4:	080040e5 	.word	0x080040e5
 8003fd8:	080040e5 	.word	0x080040e5
 8003fdc:	080040a3 	.word	0x080040a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68b9      	ldr	r1, [r7, #8]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f000 f9dc 	bl	80043a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	699a      	ldr	r2, [r3, #24]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0208 	orr.w	r2, r2, #8
 8003ffa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699a      	ldr	r2, [r3, #24]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f022 0204 	bic.w	r2, r2, #4
 800400a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6999      	ldr	r1, [r3, #24]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	691a      	ldr	r2, [r3, #16]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	619a      	str	r2, [r3, #24]
      break;
 800401e:	e064      	b.n	80040ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68b9      	ldr	r1, [r7, #8]
 8004026:	4618      	mov	r0, r3
 8004028:	f000 fa22 	bl	8004470 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800403a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	699a      	ldr	r2, [r3, #24]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800404a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6999      	ldr	r1, [r3, #24]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	021a      	lsls	r2, r3, #8
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	430a      	orrs	r2, r1
 800405e:	619a      	str	r2, [r3, #24]
      break;
 8004060:	e043      	b.n	80040ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68b9      	ldr	r1, [r7, #8]
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fa6d 	bl	8004548 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	69da      	ldr	r2, [r3, #28]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0208 	orr.w	r2, r2, #8
 800407c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	69da      	ldr	r2, [r3, #28]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 0204 	bic.w	r2, r2, #4
 800408c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	69d9      	ldr	r1, [r3, #28]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	61da      	str	r2, [r3, #28]
      break;
 80040a0:	e023      	b.n	80040ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68b9      	ldr	r1, [r7, #8]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f000 fab7 	bl	800461c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	69da      	ldr	r2, [r3, #28]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	69da      	ldr	r2, [r3, #28]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	69d9      	ldr	r1, [r3, #28]
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	021a      	lsls	r2, r3, #8
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	61da      	str	r2, [r3, #28]
      break;
 80040e2:	e002      	b.n	80040ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	75fb      	strb	r3, [r7, #23]
      break;
 80040e8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3718      	adds	r7, #24
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
 8004104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004106:	2300      	movs	r3, #0
 8004108:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_TIM_ConfigClockSource+0x1c>
 8004114:	2302      	movs	r3, #2
 8004116:	e0b4      	b.n	8004282 <HAL_TIM_ConfigClockSource+0x186>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800413e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004150:	d03e      	beq.n	80041d0 <HAL_TIM_ConfigClockSource+0xd4>
 8004152:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004156:	f200 8087 	bhi.w	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 800415a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800415e:	f000 8086 	beq.w	800426e <HAL_TIM_ConfigClockSource+0x172>
 8004162:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004166:	d87f      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004168:	2b70      	cmp	r3, #112	; 0x70
 800416a:	d01a      	beq.n	80041a2 <HAL_TIM_ConfigClockSource+0xa6>
 800416c:	2b70      	cmp	r3, #112	; 0x70
 800416e:	d87b      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004170:	2b60      	cmp	r3, #96	; 0x60
 8004172:	d050      	beq.n	8004216 <HAL_TIM_ConfigClockSource+0x11a>
 8004174:	2b60      	cmp	r3, #96	; 0x60
 8004176:	d877      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004178:	2b50      	cmp	r3, #80	; 0x50
 800417a:	d03c      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0xfa>
 800417c:	2b50      	cmp	r3, #80	; 0x50
 800417e:	d873      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004180:	2b40      	cmp	r3, #64	; 0x40
 8004182:	d058      	beq.n	8004236 <HAL_TIM_ConfigClockSource+0x13a>
 8004184:	2b40      	cmp	r3, #64	; 0x40
 8004186:	d86f      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004188:	2b30      	cmp	r3, #48	; 0x30
 800418a:	d064      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0x15a>
 800418c:	2b30      	cmp	r3, #48	; 0x30
 800418e:	d86b      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004190:	2b20      	cmp	r3, #32
 8004192:	d060      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0x15a>
 8004194:	2b20      	cmp	r3, #32
 8004196:	d867      	bhi.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
 8004198:	2b00      	cmp	r3, #0
 800419a:	d05c      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0x15a>
 800419c:	2b10      	cmp	r3, #16
 800419e:	d05a      	beq.n	8004256 <HAL_TIM_ConfigClockSource+0x15a>
 80041a0:	e062      	b.n	8004268 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041b2:	f000 fafd 	bl	80047b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80041c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68ba      	ldr	r2, [r7, #8]
 80041cc:	609a      	str	r2, [r3, #8]
      break;
 80041ce:	e04f      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041e0:	f000 fae6 	bl	80047b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689a      	ldr	r2, [r3, #8]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041f2:	609a      	str	r2, [r3, #8]
      break;
 80041f4:	e03c      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004202:	461a      	mov	r2, r3
 8004204:	f000 fa5a 	bl	80046bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2150      	movs	r1, #80	; 0x50
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fab3 	bl	800477a <TIM_ITRx_SetConfig>
      break;
 8004214:	e02c      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004222:	461a      	mov	r2, r3
 8004224:	f000 fa79 	bl	800471a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2160      	movs	r1, #96	; 0x60
 800422e:	4618      	mov	r0, r3
 8004230:	f000 faa3 	bl	800477a <TIM_ITRx_SetConfig>
      break;
 8004234:	e01c      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004242:	461a      	mov	r2, r3
 8004244:	f000 fa3a 	bl	80046bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2140      	movs	r1, #64	; 0x40
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fa93 	bl	800477a <TIM_ITRx_SetConfig>
      break;
 8004254:	e00c      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4619      	mov	r1, r3
 8004260:	4610      	mov	r0, r2
 8004262:	f000 fa8a 	bl	800477a <TIM_ITRx_SetConfig>
      break;
 8004266:	e003      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	73fb      	strb	r3, [r7, #15]
      break;
 800426c:	e000      	b.n	8004270 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800426e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004280:	7bfb      	ldrb	r3, [r7, #15]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a3a      	ldr	r2, [pc, #232]	; (8004388 <TIM_Base_SetConfig+0xfc>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00f      	beq.n	80042c4 <TIM_Base_SetConfig+0x38>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042aa:	d00b      	beq.n	80042c4 <TIM_Base_SetConfig+0x38>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a37      	ldr	r2, [pc, #220]	; (800438c <TIM_Base_SetConfig+0x100>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d007      	beq.n	80042c4 <TIM_Base_SetConfig+0x38>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a36      	ldr	r2, [pc, #216]	; (8004390 <TIM_Base_SetConfig+0x104>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d003      	beq.n	80042c4 <TIM_Base_SetConfig+0x38>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a35      	ldr	r2, [pc, #212]	; (8004394 <TIM_Base_SetConfig+0x108>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d108      	bne.n	80042d6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	68fa      	ldr	r2, [r7, #12]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a2b      	ldr	r2, [pc, #172]	; (8004388 <TIM_Base_SetConfig+0xfc>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d01b      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e4:	d017      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a28      	ldr	r2, [pc, #160]	; (800438c <TIM_Base_SetConfig+0x100>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d013      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a27      	ldr	r2, [pc, #156]	; (8004390 <TIM_Base_SetConfig+0x104>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d00f      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a26      	ldr	r2, [pc, #152]	; (8004394 <TIM_Base_SetConfig+0x108>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00b      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a25      	ldr	r2, [pc, #148]	; (8004398 <TIM_Base_SetConfig+0x10c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d007      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a24      	ldr	r2, [pc, #144]	; (800439c <TIM_Base_SetConfig+0x110>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d003      	beq.n	8004316 <TIM_Base_SetConfig+0x8a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a23      	ldr	r2, [pc, #140]	; (80043a0 <TIM_Base_SetConfig+0x114>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d108      	bne.n	8004328 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800431c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4313      	orrs	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	4313      	orrs	r3, r2
 8004334:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	689a      	ldr	r2, [r3, #8]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a0e      	ldr	r2, [pc, #56]	; (8004388 <TIM_Base_SetConfig+0xfc>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d103      	bne.n	800435c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	691a      	ldr	r2, [r3, #16]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b01      	cmp	r3, #1
 800436c:	d105      	bne.n	800437a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	f023 0201 	bic.w	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	611a      	str	r2, [r3, #16]
  }
}
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40010000 	.word	0x40010000
 800438c:	40000400 	.word	0x40000400
 8004390:	40000800 	.word	0x40000800
 8004394:	40000c00 	.word	0x40000c00
 8004398:	40014000 	.word	0x40014000
 800439c:	40014400 	.word	0x40014400
 80043a0:	40014800 	.word	0x40014800

080043a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	f023 0201 	bic.w	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f023 0303 	bic.w	r3, r3, #3
 80043da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f023 0302 	bic.w	r3, r3, #2
 80043ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a1c      	ldr	r2, [pc, #112]	; (800446c <TIM_OC1_SetConfig+0xc8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d10c      	bne.n	800441a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f023 0308 	bic.w	r3, r3, #8
 8004406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	4313      	orrs	r3, r2
 8004410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f023 0304 	bic.w	r3, r3, #4
 8004418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a13      	ldr	r2, [pc, #76]	; (800446c <TIM_OC1_SetConfig+0xc8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d111      	bne.n	8004446 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	693a      	ldr	r2, [r7, #16]
 8004438:	4313      	orrs	r3, r2
 800443a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	4313      	orrs	r3, r2
 8004444:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	621a      	str	r2, [r3, #32]
}
 8004460:	bf00      	nop
 8004462:	371c      	adds	r7, #28
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	40010000 	.word	0x40010000

08004470 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	f023 0210 	bic.w	r2, r3, #16
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800449e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	021b      	lsls	r3, r3, #8
 80044ae:	68fa      	ldr	r2, [r7, #12]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f023 0320 	bic.w	r3, r3, #32
 80044ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a1e      	ldr	r2, [pc, #120]	; (8004544 <TIM_OC2_SetConfig+0xd4>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d10d      	bne.n	80044ec <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a15      	ldr	r2, [pc, #84]	; (8004544 <TIM_OC2_SetConfig+0xd4>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d113      	bne.n	800451c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80044fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004502:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	693a      	ldr	r2, [r7, #16]
 8004520:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	621a      	str	r2, [r3, #32]
}
 8004536:	bf00      	nop
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40010000 	.word	0x40010000

08004548 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a1b      	ldr	r3, [r3, #32]
 800455c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f023 0303 	bic.w	r3, r3, #3
 800457e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	4313      	orrs	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004590:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	021b      	lsls	r3, r3, #8
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	4313      	orrs	r3, r2
 800459c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a1d      	ldr	r2, [pc, #116]	; (8004618 <TIM_OC3_SetConfig+0xd0>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d10d      	bne.n	80045c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	021b      	lsls	r3, r3, #8
 80045b4:	697a      	ldr	r2, [r7, #20]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a14      	ldr	r2, [pc, #80]	; (8004618 <TIM_OC3_SetConfig+0xd0>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d113      	bne.n	80045f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80045d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	011b      	lsls	r3, r3, #4
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	621a      	str	r2, [r3, #32]
}
 800460c:	bf00      	nop
 800460e:	371c      	adds	r7, #28
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	40010000 	.word	0x40010000

0800461c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800461c:	b480      	push	{r7}
 800461e:	b087      	sub	sp, #28
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1b      	ldr	r3, [r3, #32]
 8004630:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800464a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004652:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	021b      	lsls	r3, r3, #8
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	4313      	orrs	r3, r2
 800465e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004666:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	031b      	lsls	r3, r3, #12
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4313      	orrs	r3, r2
 8004672:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a10      	ldr	r2, [pc, #64]	; (80046b8 <TIM_OC4_SetConfig+0x9c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d109      	bne.n	8004690 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004682:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	019b      	lsls	r3, r3, #6
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	68fa      	ldr	r2, [r7, #12]
 800469a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	621a      	str	r2, [r3, #32]
}
 80046aa:	bf00      	nop
 80046ac:	371c      	adds	r7, #28
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	40010000 	.word	0x40010000

080046bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046bc:	b480      	push	{r7}
 80046be:	b087      	sub	sp, #28
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	f023 0201 	bic.w	r2, r3, #1
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	699b      	ldr	r3, [r3, #24]
 80046de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	011b      	lsls	r3, r3, #4
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	f023 030a 	bic.w	r3, r3, #10
 80046f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	4313      	orrs	r3, r2
 8004700:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	621a      	str	r2, [r3, #32]
}
 800470e:	bf00      	nop
 8004710:	371c      	adds	r7, #28
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800471a:	b480      	push	{r7}
 800471c:	b087      	sub	sp, #28
 800471e:	af00      	add	r7, sp, #0
 8004720:	60f8      	str	r0, [r7, #12]
 8004722:	60b9      	str	r1, [r7, #8]
 8004724:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6a1b      	ldr	r3, [r3, #32]
 800472a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6a1b      	ldr	r3, [r3, #32]
 8004730:	f023 0210 	bic.w	r2, r3, #16
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004744:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	031b      	lsls	r3, r3, #12
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	4313      	orrs	r3, r2
 800474e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004756:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	4313      	orrs	r3, r2
 8004760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	621a      	str	r2, [r3, #32]
}
 800476e:	bf00      	nop
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr

0800477a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800477a:	b480      	push	{r7}
 800477c:	b085      	sub	sp, #20
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
 8004782:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004790:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4313      	orrs	r3, r2
 8004798:	f043 0307 	orr.w	r3, r3, #7
 800479c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	609a      	str	r2, [r3, #8]
}
 80047a4:	bf00      	nop
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b087      	sub	sp, #28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80047ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	021a      	lsls	r2, r3, #8
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	4313      	orrs	r3, r2
 80047dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	609a      	str	r2, [r3, #8]
}
 80047e4:	bf00      	nop
 80047e6:	371c      	adds	r7, #28
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b087      	sub	sp, #28
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 031f 	and.w	r3, r3, #31
 8004802:	2201      	movs	r2, #1
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a1a      	ldr	r2, [r3, #32]
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	43db      	mvns	r3, r3
 8004812:	401a      	ands	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6a1a      	ldr	r2, [r3, #32]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f003 031f 	and.w	r3, r3, #31
 8004822:	6879      	ldr	r1, [r7, #4]
 8004824:	fa01 f303 	lsl.w	r3, r1, r3
 8004828:	431a      	orrs	r2, r3
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	621a      	str	r2, [r3, #32]
}
 800482e:	bf00      	nop
 8004830:	371c      	adds	r7, #28
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
	...

0800483c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004850:	2302      	movs	r3, #2
 8004852:	e050      	b.n	80048f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800487a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a1c      	ldr	r2, [pc, #112]	; (8004904 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d018      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048a0:	d013      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a18      	ldr	r2, [pc, #96]	; (8004908 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00e      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a16      	ldr	r2, [pc, #88]	; (800490c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d009      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a15      	ldr	r2, [pc, #84]	; (8004910 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d004      	beq.n	80048ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a13      	ldr	r2, [pc, #76]	; (8004914 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d10c      	bne.n	80048e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	68ba      	ldr	r2, [r7, #8]
 80048d8:	4313      	orrs	r3, r2
 80048da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40010000 	.word	0x40010000
 8004908:	40000400 	.word	0x40000400
 800490c:	40000800 	.word	0x40000800
 8004910:	40000c00 	.word	0x40000c00
 8004914:	40014000 	.word	0x40014000

08004918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e042      	b.n	80049b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d106      	bne.n	8004944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7fd fa7a 	bl	8001e38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2224      	movs	r2, #36	; 0x24
 8004948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800495a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f973 	bl	8004c48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	691a      	ldr	r2, [r3, #16]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695a      	ldr	r2, [r3, #20]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68da      	ldr	r2, [r3, #12]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2220      	movs	r2, #32
 800499c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b08a      	sub	sp, #40	; 0x28
 80049bc:	af02      	add	r7, sp, #8
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	603b      	str	r3, [r7, #0]
 80049c4:	4613      	mov	r3, r2
 80049c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b20      	cmp	r3, #32
 80049d6:	d175      	bne.n	8004ac4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_UART_Transmit+0x2c>
 80049de:	88fb      	ldrh	r3, [r7, #6]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e06e      	b.n	8004ac6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2221      	movs	r2, #33	; 0x21
 80049f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049f6:	f7fd fc2d 	bl	8002254 <HAL_GetTick>
 80049fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	88fa      	ldrh	r2, [r7, #6]
 8004a00:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	88fa      	ldrh	r2, [r7, #6]
 8004a06:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a10:	d108      	bne.n	8004a24 <HAL_UART_Transmit+0x6c>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d104      	bne.n	8004a24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	61bb      	str	r3, [r7, #24]
 8004a22:	e003      	b.n	8004a2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a2c:	e02e      	b.n	8004a8c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	697b      	ldr	r3, [r7, #20]
 8004a34:	2200      	movs	r2, #0
 8004a36:	2180      	movs	r1, #128	; 0x80
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 f848 	bl	8004ace <UART_WaitOnFlagUntilTimeout>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2220      	movs	r2, #32
 8004a48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e03a      	b.n	8004ac6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a50:	69fb      	ldr	r3, [r7, #28]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d10b      	bne.n	8004a6e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	881b      	ldrh	r3, [r3, #0]
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	3302      	adds	r3, #2
 8004a6a:	61bb      	str	r3, [r7, #24]
 8004a6c:	e007      	b.n	8004a7e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	781a      	ldrb	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1cb      	bne.n	8004a2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2140      	movs	r1, #64	; 0x40
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f000 f814 	bl	8004ace <UART_WaitOnFlagUntilTimeout>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d005      	beq.n	8004ab8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e006      	b.n	8004ac6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2220      	movs	r2, #32
 8004abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	e000      	b.n	8004ac6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004ac4:	2302      	movs	r3, #2
  }
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3720      	adds	r7, #32
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b086      	sub	sp, #24
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	60f8      	str	r0, [r7, #12]
 8004ad6:	60b9      	str	r1, [r7, #8]
 8004ad8:	603b      	str	r3, [r7, #0]
 8004ada:	4613      	mov	r3, r2
 8004adc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ade:	e03b      	b.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae6:	d037      	beq.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ae8:	f7fd fbb4 	bl	8002254 <HAL_GetTick>
 8004aec:	4602      	mov	r2, r0
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	6a3a      	ldr	r2, [r7, #32]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d302      	bcc.n	8004afe <UART_WaitOnFlagUntilTimeout+0x30>
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e03a      	b.n	8004b78 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f003 0304 	and.w	r3, r3, #4
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d023      	beq.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b80      	cmp	r3, #128	; 0x80
 8004b14:	d020      	beq.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b40      	cmp	r3, #64	; 0x40
 8004b1a:	d01d      	beq.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0308 	and.w	r3, r3, #8
 8004b26:	2b08      	cmp	r3, #8
 8004b28:	d116      	bne.n	8004b58 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	617b      	str	r3, [r7, #20]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	617b      	str	r3, [r7, #20]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	617b      	str	r3, [r7, #20]
 8004b3e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 f81d 	bl	8004b80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2208      	movs	r2, #8
 8004b4a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e00f      	b.n	8004b78 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4013      	ands	r3, r2
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	bf0c      	ite	eq
 8004b68:	2301      	moveq	r3, #1
 8004b6a:	2300      	movne	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	461a      	mov	r2, r3
 8004b70:	79fb      	ldrb	r3, [r7, #7]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d0b4      	beq.n	8004ae0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3718      	adds	r7, #24
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b095      	sub	sp, #84	; 0x54
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	330c      	adds	r3, #12
 8004b8e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b92:	e853 3f00 	ldrex	r3, [r3]
 8004b96:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b9a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	330c      	adds	r3, #12
 8004ba6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ba8:	643a      	str	r2, [r7, #64]	; 0x40
 8004baa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004bae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004bb0:	e841 2300 	strex	r3, r2, [r1]
 8004bb4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004bb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1e5      	bne.n	8004b88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	3314      	adds	r3, #20
 8004bc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc4:	6a3b      	ldr	r3, [r7, #32]
 8004bc6:	e853 3f00 	ldrex	r3, [r3]
 8004bca:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3314      	adds	r3, #20
 8004bda:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bdc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004be2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004be4:	e841 2300 	strex	r3, r2, [r1]
 8004be8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1e5      	bne.n	8004bbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d119      	bne.n	8004c2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	330c      	adds	r3, #12
 8004bfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	e853 3f00 	ldrex	r3, [r3]
 8004c06:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f023 0310 	bic.w	r3, r3, #16
 8004c0e:	647b      	str	r3, [r7, #68]	; 0x44
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	330c      	adds	r3, #12
 8004c16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c18:	61ba      	str	r2, [r7, #24]
 8004c1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1c:	6979      	ldr	r1, [r7, #20]
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	e841 2300 	strex	r3, r2, [r1]
 8004c24:	613b      	str	r3, [r7, #16]
   return(result);
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1e5      	bne.n	8004bf8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c3a:	bf00      	nop
 8004c3c:	3754      	adds	r7, #84	; 0x54
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
	...

08004c48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c4c:	b0c0      	sub	sp, #256	; 0x100
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c64:	68d9      	ldr	r1, [r3, #12]
 8004c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	ea40 0301 	orr.w	r3, r0, r1
 8004c70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	431a      	orrs	r2, r3
 8004c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ca0:	f021 010c 	bic.w	r1, r1, #12
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004cae:	430b      	orrs	r3, r1
 8004cb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc2:	6999      	ldr	r1, [r3, #24]
 8004cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	ea40 0301 	orr.w	r3, r0, r1
 8004cce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	4b8f      	ldr	r3, [pc, #572]	; (8004f14 <UART_SetConfig+0x2cc>)
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d005      	beq.n	8004ce8 <UART_SetConfig+0xa0>
 8004cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	4b8d      	ldr	r3, [pc, #564]	; (8004f18 <UART_SetConfig+0x2d0>)
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d104      	bne.n	8004cf2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ce8:	f7fe fa04 	bl	80030f4 <HAL_RCC_GetPCLK2Freq>
 8004cec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004cf0:	e003      	b.n	8004cfa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cf2:	f7fe f9eb 	bl	80030cc <HAL_RCC_GetPCLK1Freq>
 8004cf6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d04:	f040 810c 	bne.w	8004f20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d12:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d1a:	4622      	mov	r2, r4
 8004d1c:	462b      	mov	r3, r5
 8004d1e:	1891      	adds	r1, r2, r2
 8004d20:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d22:	415b      	adcs	r3, r3
 8004d24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	eb12 0801 	adds.w	r8, r2, r1
 8004d30:	4629      	mov	r1, r5
 8004d32:	eb43 0901 	adc.w	r9, r3, r1
 8004d36:	f04f 0200 	mov.w	r2, #0
 8004d3a:	f04f 0300 	mov.w	r3, #0
 8004d3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d4a:	4690      	mov	r8, r2
 8004d4c:	4699      	mov	r9, r3
 8004d4e:	4623      	mov	r3, r4
 8004d50:	eb18 0303 	adds.w	r3, r8, r3
 8004d54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d58:	462b      	mov	r3, r5
 8004d5a:	eb49 0303 	adc.w	r3, r9, r3
 8004d5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d6e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d76:	460b      	mov	r3, r1
 8004d78:	18db      	adds	r3, r3, r3
 8004d7a:	653b      	str	r3, [r7, #80]	; 0x50
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	eb42 0303 	adc.w	r3, r2, r3
 8004d82:	657b      	str	r3, [r7, #84]	; 0x54
 8004d84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004d8c:	f7fb ff64 	bl	8000c58 <__aeabi_uldivmod>
 8004d90:	4602      	mov	r2, r0
 8004d92:	460b      	mov	r3, r1
 8004d94:	4b61      	ldr	r3, [pc, #388]	; (8004f1c <UART_SetConfig+0x2d4>)
 8004d96:	fba3 2302 	umull	r2, r3, r3, r2
 8004d9a:	095b      	lsrs	r3, r3, #5
 8004d9c:	011c      	lsls	r4, r3, #4
 8004d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004da2:	2200      	movs	r2, #0
 8004da4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004da8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004dac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004db0:	4642      	mov	r2, r8
 8004db2:	464b      	mov	r3, r9
 8004db4:	1891      	adds	r1, r2, r2
 8004db6:	64b9      	str	r1, [r7, #72]	; 0x48
 8004db8:	415b      	adcs	r3, r3
 8004dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004dc0:	4641      	mov	r1, r8
 8004dc2:	eb12 0a01 	adds.w	sl, r2, r1
 8004dc6:	4649      	mov	r1, r9
 8004dc8:	eb43 0b01 	adc.w	fp, r3, r1
 8004dcc:	f04f 0200 	mov.w	r2, #0
 8004dd0:	f04f 0300 	mov.w	r3, #0
 8004dd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004dd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ddc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004de0:	4692      	mov	sl, r2
 8004de2:	469b      	mov	fp, r3
 8004de4:	4643      	mov	r3, r8
 8004de6:	eb1a 0303 	adds.w	r3, sl, r3
 8004dea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004dee:	464b      	mov	r3, r9
 8004df0:	eb4b 0303 	adc.w	r3, fp, r3
 8004df4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e04:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	18db      	adds	r3, r3, r3
 8004e10:	643b      	str	r3, [r7, #64]	; 0x40
 8004e12:	4613      	mov	r3, r2
 8004e14:	eb42 0303 	adc.w	r3, r2, r3
 8004e18:	647b      	str	r3, [r7, #68]	; 0x44
 8004e1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e22:	f7fb ff19 	bl	8000c58 <__aeabi_uldivmod>
 8004e26:	4602      	mov	r2, r0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	4611      	mov	r1, r2
 8004e2c:	4b3b      	ldr	r3, [pc, #236]	; (8004f1c <UART_SetConfig+0x2d4>)
 8004e2e:	fba3 2301 	umull	r2, r3, r3, r1
 8004e32:	095b      	lsrs	r3, r3, #5
 8004e34:	2264      	movs	r2, #100	; 0x64
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	1acb      	subs	r3, r1, r3
 8004e3c:	00db      	lsls	r3, r3, #3
 8004e3e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e42:	4b36      	ldr	r3, [pc, #216]	; (8004f1c <UART_SetConfig+0x2d4>)
 8004e44:	fba3 2302 	umull	r2, r3, r3, r2
 8004e48:	095b      	lsrs	r3, r3, #5
 8004e4a:	005b      	lsls	r3, r3, #1
 8004e4c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e50:	441c      	add	r4, r3
 8004e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e56:	2200      	movs	r2, #0
 8004e58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e5c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004e64:	4642      	mov	r2, r8
 8004e66:	464b      	mov	r3, r9
 8004e68:	1891      	adds	r1, r2, r2
 8004e6a:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e6c:	415b      	adcs	r3, r3
 8004e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e74:	4641      	mov	r1, r8
 8004e76:	1851      	adds	r1, r2, r1
 8004e78:	6339      	str	r1, [r7, #48]	; 0x30
 8004e7a:	4649      	mov	r1, r9
 8004e7c:	414b      	adcs	r3, r1
 8004e7e:	637b      	str	r3, [r7, #52]	; 0x34
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	f04f 0300 	mov.w	r3, #0
 8004e88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e8c:	4659      	mov	r1, fp
 8004e8e:	00cb      	lsls	r3, r1, #3
 8004e90:	4651      	mov	r1, sl
 8004e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e96:	4651      	mov	r1, sl
 8004e98:	00ca      	lsls	r2, r1, #3
 8004e9a:	4610      	mov	r0, r2
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	4642      	mov	r2, r8
 8004ea2:	189b      	adds	r3, r3, r2
 8004ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ea8:	464b      	mov	r3, r9
 8004eaa:	460a      	mov	r2, r1
 8004eac:	eb42 0303 	adc.w	r3, r2, r3
 8004eb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004ec0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004ec4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ec8:	460b      	mov	r3, r1
 8004eca:	18db      	adds	r3, r3, r3
 8004ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ece:	4613      	mov	r3, r2
 8004ed0:	eb42 0303 	adc.w	r3, r2, r3
 8004ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ed6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004eda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004ede:	f7fb febb 	bl	8000c58 <__aeabi_uldivmod>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	4b0d      	ldr	r3, [pc, #52]	; (8004f1c <UART_SetConfig+0x2d4>)
 8004ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8004eec:	095b      	lsrs	r3, r3, #5
 8004eee:	2164      	movs	r1, #100	; 0x64
 8004ef0:	fb01 f303 	mul.w	r3, r1, r3
 8004ef4:	1ad3      	subs	r3, r2, r3
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	3332      	adds	r3, #50	; 0x32
 8004efa:	4a08      	ldr	r2, [pc, #32]	; (8004f1c <UART_SetConfig+0x2d4>)
 8004efc:	fba2 2303 	umull	r2, r3, r2, r3
 8004f00:	095b      	lsrs	r3, r3, #5
 8004f02:	f003 0207 	and.w	r2, r3, #7
 8004f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4422      	add	r2, r4
 8004f0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f10:	e106      	b.n	8005120 <UART_SetConfig+0x4d8>
 8004f12:	bf00      	nop
 8004f14:	40011000 	.word	0x40011000
 8004f18:	40011400 	.word	0x40011400
 8004f1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f24:	2200      	movs	r2, #0
 8004f26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f32:	4642      	mov	r2, r8
 8004f34:	464b      	mov	r3, r9
 8004f36:	1891      	adds	r1, r2, r2
 8004f38:	6239      	str	r1, [r7, #32]
 8004f3a:	415b      	adcs	r3, r3
 8004f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f42:	4641      	mov	r1, r8
 8004f44:	1854      	adds	r4, r2, r1
 8004f46:	4649      	mov	r1, r9
 8004f48:	eb43 0501 	adc.w	r5, r3, r1
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	f04f 0300 	mov.w	r3, #0
 8004f54:	00eb      	lsls	r3, r5, #3
 8004f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f5a:	00e2      	lsls	r2, r4, #3
 8004f5c:	4614      	mov	r4, r2
 8004f5e:	461d      	mov	r5, r3
 8004f60:	4643      	mov	r3, r8
 8004f62:	18e3      	adds	r3, r4, r3
 8004f64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f68:	464b      	mov	r3, r9
 8004f6a:	eb45 0303 	adc.w	r3, r5, r3
 8004f6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f82:	f04f 0200 	mov.w	r2, #0
 8004f86:	f04f 0300 	mov.w	r3, #0
 8004f8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004f8e:	4629      	mov	r1, r5
 8004f90:	008b      	lsls	r3, r1, #2
 8004f92:	4621      	mov	r1, r4
 8004f94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f98:	4621      	mov	r1, r4
 8004f9a:	008a      	lsls	r2, r1, #2
 8004f9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004fa0:	f7fb fe5a 	bl	8000c58 <__aeabi_uldivmod>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4b60      	ldr	r3, [pc, #384]	; (800512c <UART_SetConfig+0x4e4>)
 8004faa:	fba3 2302 	umull	r2, r3, r3, r2
 8004fae:	095b      	lsrs	r3, r3, #5
 8004fb0:	011c      	lsls	r4, r3, #4
 8004fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004fbc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004fc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004fc4:	4642      	mov	r2, r8
 8004fc6:	464b      	mov	r3, r9
 8004fc8:	1891      	adds	r1, r2, r2
 8004fca:	61b9      	str	r1, [r7, #24]
 8004fcc:	415b      	adcs	r3, r3
 8004fce:	61fb      	str	r3, [r7, #28]
 8004fd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fd4:	4641      	mov	r1, r8
 8004fd6:	1851      	adds	r1, r2, r1
 8004fd8:	6139      	str	r1, [r7, #16]
 8004fda:	4649      	mov	r1, r9
 8004fdc:	414b      	adcs	r3, r1
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	f04f 0200 	mov.w	r2, #0
 8004fe4:	f04f 0300 	mov.w	r3, #0
 8004fe8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fec:	4659      	mov	r1, fp
 8004fee:	00cb      	lsls	r3, r1, #3
 8004ff0:	4651      	mov	r1, sl
 8004ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ff6:	4651      	mov	r1, sl
 8004ff8:	00ca      	lsls	r2, r1, #3
 8004ffa:	4610      	mov	r0, r2
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	4603      	mov	r3, r0
 8005000:	4642      	mov	r2, r8
 8005002:	189b      	adds	r3, r3, r2
 8005004:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005008:	464b      	mov	r3, r9
 800500a:	460a      	mov	r2, r1
 800500c:	eb42 0303 	adc.w	r3, r2, r3
 8005010:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	67bb      	str	r3, [r7, #120]	; 0x78
 800501e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005020:	f04f 0200 	mov.w	r2, #0
 8005024:	f04f 0300 	mov.w	r3, #0
 8005028:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800502c:	4649      	mov	r1, r9
 800502e:	008b      	lsls	r3, r1, #2
 8005030:	4641      	mov	r1, r8
 8005032:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005036:	4641      	mov	r1, r8
 8005038:	008a      	lsls	r2, r1, #2
 800503a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800503e:	f7fb fe0b 	bl	8000c58 <__aeabi_uldivmod>
 8005042:	4602      	mov	r2, r0
 8005044:	460b      	mov	r3, r1
 8005046:	4611      	mov	r1, r2
 8005048:	4b38      	ldr	r3, [pc, #224]	; (800512c <UART_SetConfig+0x4e4>)
 800504a:	fba3 2301 	umull	r2, r3, r3, r1
 800504e:	095b      	lsrs	r3, r3, #5
 8005050:	2264      	movs	r2, #100	; 0x64
 8005052:	fb02 f303 	mul.w	r3, r2, r3
 8005056:	1acb      	subs	r3, r1, r3
 8005058:	011b      	lsls	r3, r3, #4
 800505a:	3332      	adds	r3, #50	; 0x32
 800505c:	4a33      	ldr	r2, [pc, #204]	; (800512c <UART_SetConfig+0x4e4>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	095b      	lsrs	r3, r3, #5
 8005064:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005068:	441c      	add	r4, r3
 800506a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800506e:	2200      	movs	r2, #0
 8005070:	673b      	str	r3, [r7, #112]	; 0x70
 8005072:	677a      	str	r2, [r7, #116]	; 0x74
 8005074:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005078:	4642      	mov	r2, r8
 800507a:	464b      	mov	r3, r9
 800507c:	1891      	adds	r1, r2, r2
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	415b      	adcs	r3, r3
 8005082:	60fb      	str	r3, [r7, #12]
 8005084:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005088:	4641      	mov	r1, r8
 800508a:	1851      	adds	r1, r2, r1
 800508c:	6039      	str	r1, [r7, #0]
 800508e:	4649      	mov	r1, r9
 8005090:	414b      	adcs	r3, r1
 8005092:	607b      	str	r3, [r7, #4]
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050a0:	4659      	mov	r1, fp
 80050a2:	00cb      	lsls	r3, r1, #3
 80050a4:	4651      	mov	r1, sl
 80050a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050aa:	4651      	mov	r1, sl
 80050ac:	00ca      	lsls	r2, r1, #3
 80050ae:	4610      	mov	r0, r2
 80050b0:	4619      	mov	r1, r3
 80050b2:	4603      	mov	r3, r0
 80050b4:	4642      	mov	r2, r8
 80050b6:	189b      	adds	r3, r3, r2
 80050b8:	66bb      	str	r3, [r7, #104]	; 0x68
 80050ba:	464b      	mov	r3, r9
 80050bc:	460a      	mov	r2, r1
 80050be:	eb42 0303 	adc.w	r3, r2, r3
 80050c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80050c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	663b      	str	r3, [r7, #96]	; 0x60
 80050ce:	667a      	str	r2, [r7, #100]	; 0x64
 80050d0:	f04f 0200 	mov.w	r2, #0
 80050d4:	f04f 0300 	mov.w	r3, #0
 80050d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80050dc:	4649      	mov	r1, r9
 80050de:	008b      	lsls	r3, r1, #2
 80050e0:	4641      	mov	r1, r8
 80050e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050e6:	4641      	mov	r1, r8
 80050e8:	008a      	lsls	r2, r1, #2
 80050ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80050ee:	f7fb fdb3 	bl	8000c58 <__aeabi_uldivmod>
 80050f2:	4602      	mov	r2, r0
 80050f4:	460b      	mov	r3, r1
 80050f6:	4b0d      	ldr	r3, [pc, #52]	; (800512c <UART_SetConfig+0x4e4>)
 80050f8:	fba3 1302 	umull	r1, r3, r3, r2
 80050fc:	095b      	lsrs	r3, r3, #5
 80050fe:	2164      	movs	r1, #100	; 0x64
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	3332      	adds	r3, #50	; 0x32
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <UART_SetConfig+0x4e4>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	095b      	lsrs	r3, r3, #5
 8005112:	f003 020f 	and.w	r2, r3, #15
 8005116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4422      	add	r2, r4
 800511e:	609a      	str	r2, [r3, #8]
}
 8005120:	bf00      	nop
 8005122:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005126:	46bd      	mov	sp, r7
 8005128:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800512c:	51eb851f 	.word	0x51eb851f

08005130 <__cvt>:
 8005130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005134:	ec55 4b10 	vmov	r4, r5, d0
 8005138:	2d00      	cmp	r5, #0
 800513a:	460e      	mov	r6, r1
 800513c:	4619      	mov	r1, r3
 800513e:	462b      	mov	r3, r5
 8005140:	bfbb      	ittet	lt
 8005142:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005146:	461d      	movlt	r5, r3
 8005148:	2300      	movge	r3, #0
 800514a:	232d      	movlt	r3, #45	; 0x2d
 800514c:	700b      	strb	r3, [r1, #0]
 800514e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005150:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005154:	4691      	mov	r9, r2
 8005156:	f023 0820 	bic.w	r8, r3, #32
 800515a:	bfbc      	itt	lt
 800515c:	4622      	movlt	r2, r4
 800515e:	4614      	movlt	r4, r2
 8005160:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005164:	d005      	beq.n	8005172 <__cvt+0x42>
 8005166:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800516a:	d100      	bne.n	800516e <__cvt+0x3e>
 800516c:	3601      	adds	r6, #1
 800516e:	2102      	movs	r1, #2
 8005170:	e000      	b.n	8005174 <__cvt+0x44>
 8005172:	2103      	movs	r1, #3
 8005174:	ab03      	add	r3, sp, #12
 8005176:	9301      	str	r3, [sp, #4]
 8005178:	ab02      	add	r3, sp, #8
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	ec45 4b10 	vmov	d0, r4, r5
 8005180:	4653      	mov	r3, sl
 8005182:	4632      	mov	r2, r6
 8005184:	f000 fe9c 	bl	8005ec0 <_dtoa_r>
 8005188:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800518c:	4607      	mov	r7, r0
 800518e:	d102      	bne.n	8005196 <__cvt+0x66>
 8005190:	f019 0f01 	tst.w	r9, #1
 8005194:	d022      	beq.n	80051dc <__cvt+0xac>
 8005196:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800519a:	eb07 0906 	add.w	r9, r7, r6
 800519e:	d110      	bne.n	80051c2 <__cvt+0x92>
 80051a0:	783b      	ldrb	r3, [r7, #0]
 80051a2:	2b30      	cmp	r3, #48	; 0x30
 80051a4:	d10a      	bne.n	80051bc <__cvt+0x8c>
 80051a6:	2200      	movs	r2, #0
 80051a8:	2300      	movs	r3, #0
 80051aa:	4620      	mov	r0, r4
 80051ac:	4629      	mov	r1, r5
 80051ae:	f7fb fc93 	bl	8000ad8 <__aeabi_dcmpeq>
 80051b2:	b918      	cbnz	r0, 80051bc <__cvt+0x8c>
 80051b4:	f1c6 0601 	rsb	r6, r6, #1
 80051b8:	f8ca 6000 	str.w	r6, [sl]
 80051bc:	f8da 3000 	ldr.w	r3, [sl]
 80051c0:	4499      	add	r9, r3
 80051c2:	2200      	movs	r2, #0
 80051c4:	2300      	movs	r3, #0
 80051c6:	4620      	mov	r0, r4
 80051c8:	4629      	mov	r1, r5
 80051ca:	f7fb fc85 	bl	8000ad8 <__aeabi_dcmpeq>
 80051ce:	b108      	cbz	r0, 80051d4 <__cvt+0xa4>
 80051d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80051d4:	2230      	movs	r2, #48	; 0x30
 80051d6:	9b03      	ldr	r3, [sp, #12]
 80051d8:	454b      	cmp	r3, r9
 80051da:	d307      	bcc.n	80051ec <__cvt+0xbc>
 80051dc:	9b03      	ldr	r3, [sp, #12]
 80051de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051e0:	1bdb      	subs	r3, r3, r7
 80051e2:	4638      	mov	r0, r7
 80051e4:	6013      	str	r3, [r2, #0]
 80051e6:	b004      	add	sp, #16
 80051e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ec:	1c59      	adds	r1, r3, #1
 80051ee:	9103      	str	r1, [sp, #12]
 80051f0:	701a      	strb	r2, [r3, #0]
 80051f2:	e7f0      	b.n	80051d6 <__cvt+0xa6>

080051f4 <__exponent>:
 80051f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051f6:	4603      	mov	r3, r0
 80051f8:	2900      	cmp	r1, #0
 80051fa:	bfb8      	it	lt
 80051fc:	4249      	neglt	r1, r1
 80051fe:	f803 2b02 	strb.w	r2, [r3], #2
 8005202:	bfb4      	ite	lt
 8005204:	222d      	movlt	r2, #45	; 0x2d
 8005206:	222b      	movge	r2, #43	; 0x2b
 8005208:	2909      	cmp	r1, #9
 800520a:	7042      	strb	r2, [r0, #1]
 800520c:	dd2a      	ble.n	8005264 <__exponent+0x70>
 800520e:	f10d 0207 	add.w	r2, sp, #7
 8005212:	4617      	mov	r7, r2
 8005214:	260a      	movs	r6, #10
 8005216:	4694      	mov	ip, r2
 8005218:	fb91 f5f6 	sdiv	r5, r1, r6
 800521c:	fb06 1415 	mls	r4, r6, r5, r1
 8005220:	3430      	adds	r4, #48	; 0x30
 8005222:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005226:	460c      	mov	r4, r1
 8005228:	2c63      	cmp	r4, #99	; 0x63
 800522a:	f102 32ff 	add.w	r2, r2, #4294967295
 800522e:	4629      	mov	r1, r5
 8005230:	dcf1      	bgt.n	8005216 <__exponent+0x22>
 8005232:	3130      	adds	r1, #48	; 0x30
 8005234:	f1ac 0402 	sub.w	r4, ip, #2
 8005238:	f802 1c01 	strb.w	r1, [r2, #-1]
 800523c:	1c41      	adds	r1, r0, #1
 800523e:	4622      	mov	r2, r4
 8005240:	42ba      	cmp	r2, r7
 8005242:	d30a      	bcc.n	800525a <__exponent+0x66>
 8005244:	f10d 0209 	add.w	r2, sp, #9
 8005248:	eba2 020c 	sub.w	r2, r2, ip
 800524c:	42bc      	cmp	r4, r7
 800524e:	bf88      	it	hi
 8005250:	2200      	movhi	r2, #0
 8005252:	4413      	add	r3, r2
 8005254:	1a18      	subs	r0, r3, r0
 8005256:	b003      	add	sp, #12
 8005258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800525a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800525e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005262:	e7ed      	b.n	8005240 <__exponent+0x4c>
 8005264:	2330      	movs	r3, #48	; 0x30
 8005266:	3130      	adds	r1, #48	; 0x30
 8005268:	7083      	strb	r3, [r0, #2]
 800526a:	70c1      	strb	r1, [r0, #3]
 800526c:	1d03      	adds	r3, r0, #4
 800526e:	e7f1      	b.n	8005254 <__exponent+0x60>

08005270 <_printf_float>:
 8005270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005274:	ed2d 8b02 	vpush	{d8}
 8005278:	b08d      	sub	sp, #52	; 0x34
 800527a:	460c      	mov	r4, r1
 800527c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005280:	4616      	mov	r6, r2
 8005282:	461f      	mov	r7, r3
 8005284:	4605      	mov	r5, r0
 8005286:	f000 fd1b 	bl	8005cc0 <_localeconv_r>
 800528a:	f8d0 a000 	ldr.w	sl, [r0]
 800528e:	4650      	mov	r0, sl
 8005290:	f7fa fff6 	bl	8000280 <strlen>
 8005294:	2300      	movs	r3, #0
 8005296:	930a      	str	r3, [sp, #40]	; 0x28
 8005298:	6823      	ldr	r3, [r4, #0]
 800529a:	9305      	str	r3, [sp, #20]
 800529c:	f8d8 3000 	ldr.w	r3, [r8]
 80052a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80052a4:	3307      	adds	r3, #7
 80052a6:	f023 0307 	bic.w	r3, r3, #7
 80052aa:	f103 0208 	add.w	r2, r3, #8
 80052ae:	f8c8 2000 	str.w	r2, [r8]
 80052b2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80052ba:	9307      	str	r3, [sp, #28]
 80052bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80052c0:	ee08 0a10 	vmov	s16, r0
 80052c4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80052c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052cc:	4b9e      	ldr	r3, [pc, #632]	; (8005548 <_printf_float+0x2d8>)
 80052ce:	f04f 32ff 	mov.w	r2, #4294967295
 80052d2:	f7fb fc33 	bl	8000b3c <__aeabi_dcmpun>
 80052d6:	bb88      	cbnz	r0, 800533c <_printf_float+0xcc>
 80052d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052dc:	4b9a      	ldr	r3, [pc, #616]	; (8005548 <_printf_float+0x2d8>)
 80052de:	f04f 32ff 	mov.w	r2, #4294967295
 80052e2:	f7fb fc0d 	bl	8000b00 <__aeabi_dcmple>
 80052e6:	bb48      	cbnz	r0, 800533c <_printf_float+0xcc>
 80052e8:	2200      	movs	r2, #0
 80052ea:	2300      	movs	r3, #0
 80052ec:	4640      	mov	r0, r8
 80052ee:	4649      	mov	r1, r9
 80052f0:	f7fb fbfc 	bl	8000aec <__aeabi_dcmplt>
 80052f4:	b110      	cbz	r0, 80052fc <_printf_float+0x8c>
 80052f6:	232d      	movs	r3, #45	; 0x2d
 80052f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052fc:	4a93      	ldr	r2, [pc, #588]	; (800554c <_printf_float+0x2dc>)
 80052fe:	4b94      	ldr	r3, [pc, #592]	; (8005550 <_printf_float+0x2e0>)
 8005300:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005304:	bf94      	ite	ls
 8005306:	4690      	movls	r8, r2
 8005308:	4698      	movhi	r8, r3
 800530a:	2303      	movs	r3, #3
 800530c:	6123      	str	r3, [r4, #16]
 800530e:	9b05      	ldr	r3, [sp, #20]
 8005310:	f023 0304 	bic.w	r3, r3, #4
 8005314:	6023      	str	r3, [r4, #0]
 8005316:	f04f 0900 	mov.w	r9, #0
 800531a:	9700      	str	r7, [sp, #0]
 800531c:	4633      	mov	r3, r6
 800531e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005320:	4621      	mov	r1, r4
 8005322:	4628      	mov	r0, r5
 8005324:	f000 f9da 	bl	80056dc <_printf_common>
 8005328:	3001      	adds	r0, #1
 800532a:	f040 8090 	bne.w	800544e <_printf_float+0x1de>
 800532e:	f04f 30ff 	mov.w	r0, #4294967295
 8005332:	b00d      	add	sp, #52	; 0x34
 8005334:	ecbd 8b02 	vpop	{d8}
 8005338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800533c:	4642      	mov	r2, r8
 800533e:	464b      	mov	r3, r9
 8005340:	4640      	mov	r0, r8
 8005342:	4649      	mov	r1, r9
 8005344:	f7fb fbfa 	bl	8000b3c <__aeabi_dcmpun>
 8005348:	b140      	cbz	r0, 800535c <_printf_float+0xec>
 800534a:	464b      	mov	r3, r9
 800534c:	2b00      	cmp	r3, #0
 800534e:	bfbc      	itt	lt
 8005350:	232d      	movlt	r3, #45	; 0x2d
 8005352:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005356:	4a7f      	ldr	r2, [pc, #508]	; (8005554 <_printf_float+0x2e4>)
 8005358:	4b7f      	ldr	r3, [pc, #508]	; (8005558 <_printf_float+0x2e8>)
 800535a:	e7d1      	b.n	8005300 <_printf_float+0x90>
 800535c:	6863      	ldr	r3, [r4, #4]
 800535e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005362:	9206      	str	r2, [sp, #24]
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	d13f      	bne.n	80053e8 <_printf_float+0x178>
 8005368:	2306      	movs	r3, #6
 800536a:	6063      	str	r3, [r4, #4]
 800536c:	9b05      	ldr	r3, [sp, #20]
 800536e:	6861      	ldr	r1, [r4, #4]
 8005370:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005374:	2300      	movs	r3, #0
 8005376:	9303      	str	r3, [sp, #12]
 8005378:	ab0a      	add	r3, sp, #40	; 0x28
 800537a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800537e:	ab09      	add	r3, sp, #36	; 0x24
 8005380:	ec49 8b10 	vmov	d0, r8, r9
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	6022      	str	r2, [r4, #0]
 8005388:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800538c:	4628      	mov	r0, r5
 800538e:	f7ff fecf 	bl	8005130 <__cvt>
 8005392:	9b06      	ldr	r3, [sp, #24]
 8005394:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005396:	2b47      	cmp	r3, #71	; 0x47
 8005398:	4680      	mov	r8, r0
 800539a:	d108      	bne.n	80053ae <_printf_float+0x13e>
 800539c:	1cc8      	adds	r0, r1, #3
 800539e:	db02      	blt.n	80053a6 <_printf_float+0x136>
 80053a0:	6863      	ldr	r3, [r4, #4]
 80053a2:	4299      	cmp	r1, r3
 80053a4:	dd41      	ble.n	800542a <_printf_float+0x1ba>
 80053a6:	f1ab 0302 	sub.w	r3, fp, #2
 80053aa:	fa5f fb83 	uxtb.w	fp, r3
 80053ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80053b2:	d820      	bhi.n	80053f6 <_printf_float+0x186>
 80053b4:	3901      	subs	r1, #1
 80053b6:	465a      	mov	r2, fp
 80053b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80053bc:	9109      	str	r1, [sp, #36]	; 0x24
 80053be:	f7ff ff19 	bl	80051f4 <__exponent>
 80053c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053c4:	1813      	adds	r3, r2, r0
 80053c6:	2a01      	cmp	r2, #1
 80053c8:	4681      	mov	r9, r0
 80053ca:	6123      	str	r3, [r4, #16]
 80053cc:	dc02      	bgt.n	80053d4 <_printf_float+0x164>
 80053ce:	6822      	ldr	r2, [r4, #0]
 80053d0:	07d2      	lsls	r2, r2, #31
 80053d2:	d501      	bpl.n	80053d8 <_printf_float+0x168>
 80053d4:	3301      	adds	r3, #1
 80053d6:	6123      	str	r3, [r4, #16]
 80053d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d09c      	beq.n	800531a <_printf_float+0xaa>
 80053e0:	232d      	movs	r3, #45	; 0x2d
 80053e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053e6:	e798      	b.n	800531a <_printf_float+0xaa>
 80053e8:	9a06      	ldr	r2, [sp, #24]
 80053ea:	2a47      	cmp	r2, #71	; 0x47
 80053ec:	d1be      	bne.n	800536c <_printf_float+0xfc>
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d1bc      	bne.n	800536c <_printf_float+0xfc>
 80053f2:	2301      	movs	r3, #1
 80053f4:	e7b9      	b.n	800536a <_printf_float+0xfa>
 80053f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80053fa:	d118      	bne.n	800542e <_printf_float+0x1be>
 80053fc:	2900      	cmp	r1, #0
 80053fe:	6863      	ldr	r3, [r4, #4]
 8005400:	dd0b      	ble.n	800541a <_printf_float+0x1aa>
 8005402:	6121      	str	r1, [r4, #16]
 8005404:	b913      	cbnz	r3, 800540c <_printf_float+0x19c>
 8005406:	6822      	ldr	r2, [r4, #0]
 8005408:	07d0      	lsls	r0, r2, #31
 800540a:	d502      	bpl.n	8005412 <_printf_float+0x1a2>
 800540c:	3301      	adds	r3, #1
 800540e:	440b      	add	r3, r1
 8005410:	6123      	str	r3, [r4, #16]
 8005412:	65a1      	str	r1, [r4, #88]	; 0x58
 8005414:	f04f 0900 	mov.w	r9, #0
 8005418:	e7de      	b.n	80053d8 <_printf_float+0x168>
 800541a:	b913      	cbnz	r3, 8005422 <_printf_float+0x1b2>
 800541c:	6822      	ldr	r2, [r4, #0]
 800541e:	07d2      	lsls	r2, r2, #31
 8005420:	d501      	bpl.n	8005426 <_printf_float+0x1b6>
 8005422:	3302      	adds	r3, #2
 8005424:	e7f4      	b.n	8005410 <_printf_float+0x1a0>
 8005426:	2301      	movs	r3, #1
 8005428:	e7f2      	b.n	8005410 <_printf_float+0x1a0>
 800542a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800542e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005430:	4299      	cmp	r1, r3
 8005432:	db05      	blt.n	8005440 <_printf_float+0x1d0>
 8005434:	6823      	ldr	r3, [r4, #0]
 8005436:	6121      	str	r1, [r4, #16]
 8005438:	07d8      	lsls	r0, r3, #31
 800543a:	d5ea      	bpl.n	8005412 <_printf_float+0x1a2>
 800543c:	1c4b      	adds	r3, r1, #1
 800543e:	e7e7      	b.n	8005410 <_printf_float+0x1a0>
 8005440:	2900      	cmp	r1, #0
 8005442:	bfd4      	ite	le
 8005444:	f1c1 0202 	rsble	r2, r1, #2
 8005448:	2201      	movgt	r2, #1
 800544a:	4413      	add	r3, r2
 800544c:	e7e0      	b.n	8005410 <_printf_float+0x1a0>
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	055a      	lsls	r2, r3, #21
 8005452:	d407      	bmi.n	8005464 <_printf_float+0x1f4>
 8005454:	6923      	ldr	r3, [r4, #16]
 8005456:	4642      	mov	r2, r8
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	47b8      	blx	r7
 800545e:	3001      	adds	r0, #1
 8005460:	d12c      	bne.n	80054bc <_printf_float+0x24c>
 8005462:	e764      	b.n	800532e <_printf_float+0xbe>
 8005464:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005468:	f240 80e0 	bls.w	800562c <_printf_float+0x3bc>
 800546c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005470:	2200      	movs	r2, #0
 8005472:	2300      	movs	r3, #0
 8005474:	f7fb fb30 	bl	8000ad8 <__aeabi_dcmpeq>
 8005478:	2800      	cmp	r0, #0
 800547a:	d034      	beq.n	80054e6 <_printf_float+0x276>
 800547c:	4a37      	ldr	r2, [pc, #220]	; (800555c <_printf_float+0x2ec>)
 800547e:	2301      	movs	r3, #1
 8005480:	4631      	mov	r1, r6
 8005482:	4628      	mov	r0, r5
 8005484:	47b8      	blx	r7
 8005486:	3001      	adds	r0, #1
 8005488:	f43f af51 	beq.w	800532e <_printf_float+0xbe>
 800548c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005490:	429a      	cmp	r2, r3
 8005492:	db02      	blt.n	800549a <_printf_float+0x22a>
 8005494:	6823      	ldr	r3, [r4, #0]
 8005496:	07d8      	lsls	r0, r3, #31
 8005498:	d510      	bpl.n	80054bc <_printf_float+0x24c>
 800549a:	ee18 3a10 	vmov	r3, s16
 800549e:	4652      	mov	r2, sl
 80054a0:	4631      	mov	r1, r6
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b8      	blx	r7
 80054a6:	3001      	adds	r0, #1
 80054a8:	f43f af41 	beq.w	800532e <_printf_float+0xbe>
 80054ac:	f04f 0800 	mov.w	r8, #0
 80054b0:	f104 091a 	add.w	r9, r4, #26
 80054b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b6:	3b01      	subs	r3, #1
 80054b8:	4543      	cmp	r3, r8
 80054ba:	dc09      	bgt.n	80054d0 <_printf_float+0x260>
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	079b      	lsls	r3, r3, #30
 80054c0:	f100 8107 	bmi.w	80056d2 <_printf_float+0x462>
 80054c4:	68e0      	ldr	r0, [r4, #12]
 80054c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054c8:	4298      	cmp	r0, r3
 80054ca:	bfb8      	it	lt
 80054cc:	4618      	movlt	r0, r3
 80054ce:	e730      	b.n	8005332 <_printf_float+0xc2>
 80054d0:	2301      	movs	r3, #1
 80054d2:	464a      	mov	r2, r9
 80054d4:	4631      	mov	r1, r6
 80054d6:	4628      	mov	r0, r5
 80054d8:	47b8      	blx	r7
 80054da:	3001      	adds	r0, #1
 80054dc:	f43f af27 	beq.w	800532e <_printf_float+0xbe>
 80054e0:	f108 0801 	add.w	r8, r8, #1
 80054e4:	e7e6      	b.n	80054b4 <_printf_float+0x244>
 80054e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	dc39      	bgt.n	8005560 <_printf_float+0x2f0>
 80054ec:	4a1b      	ldr	r2, [pc, #108]	; (800555c <_printf_float+0x2ec>)
 80054ee:	2301      	movs	r3, #1
 80054f0:	4631      	mov	r1, r6
 80054f2:	4628      	mov	r0, r5
 80054f4:	47b8      	blx	r7
 80054f6:	3001      	adds	r0, #1
 80054f8:	f43f af19 	beq.w	800532e <_printf_float+0xbe>
 80054fc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005500:	4313      	orrs	r3, r2
 8005502:	d102      	bne.n	800550a <_printf_float+0x29a>
 8005504:	6823      	ldr	r3, [r4, #0]
 8005506:	07d9      	lsls	r1, r3, #31
 8005508:	d5d8      	bpl.n	80054bc <_printf_float+0x24c>
 800550a:	ee18 3a10 	vmov	r3, s16
 800550e:	4652      	mov	r2, sl
 8005510:	4631      	mov	r1, r6
 8005512:	4628      	mov	r0, r5
 8005514:	47b8      	blx	r7
 8005516:	3001      	adds	r0, #1
 8005518:	f43f af09 	beq.w	800532e <_printf_float+0xbe>
 800551c:	f04f 0900 	mov.w	r9, #0
 8005520:	f104 0a1a 	add.w	sl, r4, #26
 8005524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005526:	425b      	negs	r3, r3
 8005528:	454b      	cmp	r3, r9
 800552a:	dc01      	bgt.n	8005530 <_printf_float+0x2c0>
 800552c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800552e:	e792      	b.n	8005456 <_printf_float+0x1e6>
 8005530:	2301      	movs	r3, #1
 8005532:	4652      	mov	r2, sl
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	47b8      	blx	r7
 800553a:	3001      	adds	r0, #1
 800553c:	f43f aef7 	beq.w	800532e <_printf_float+0xbe>
 8005540:	f109 0901 	add.w	r9, r9, #1
 8005544:	e7ee      	b.n	8005524 <_printf_float+0x2b4>
 8005546:	bf00      	nop
 8005548:	7fefffff 	.word	0x7fefffff
 800554c:	0800851c 	.word	0x0800851c
 8005550:	08008520 	.word	0x08008520
 8005554:	08008524 	.word	0x08008524
 8005558:	08008528 	.word	0x08008528
 800555c:	0800852c 	.word	0x0800852c
 8005560:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005562:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005564:	429a      	cmp	r2, r3
 8005566:	bfa8      	it	ge
 8005568:	461a      	movge	r2, r3
 800556a:	2a00      	cmp	r2, #0
 800556c:	4691      	mov	r9, r2
 800556e:	dc37      	bgt.n	80055e0 <_printf_float+0x370>
 8005570:	f04f 0b00 	mov.w	fp, #0
 8005574:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005578:	f104 021a 	add.w	r2, r4, #26
 800557c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800557e:	9305      	str	r3, [sp, #20]
 8005580:	eba3 0309 	sub.w	r3, r3, r9
 8005584:	455b      	cmp	r3, fp
 8005586:	dc33      	bgt.n	80055f0 <_printf_float+0x380>
 8005588:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800558c:	429a      	cmp	r2, r3
 800558e:	db3b      	blt.n	8005608 <_printf_float+0x398>
 8005590:	6823      	ldr	r3, [r4, #0]
 8005592:	07da      	lsls	r2, r3, #31
 8005594:	d438      	bmi.n	8005608 <_printf_float+0x398>
 8005596:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800559a:	eba2 0903 	sub.w	r9, r2, r3
 800559e:	9b05      	ldr	r3, [sp, #20]
 80055a0:	1ad2      	subs	r2, r2, r3
 80055a2:	4591      	cmp	r9, r2
 80055a4:	bfa8      	it	ge
 80055a6:	4691      	movge	r9, r2
 80055a8:	f1b9 0f00 	cmp.w	r9, #0
 80055ac:	dc35      	bgt.n	800561a <_printf_float+0x3aa>
 80055ae:	f04f 0800 	mov.w	r8, #0
 80055b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055b6:	f104 0a1a 	add.w	sl, r4, #26
 80055ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055be:	1a9b      	subs	r3, r3, r2
 80055c0:	eba3 0309 	sub.w	r3, r3, r9
 80055c4:	4543      	cmp	r3, r8
 80055c6:	f77f af79 	ble.w	80054bc <_printf_float+0x24c>
 80055ca:	2301      	movs	r3, #1
 80055cc:	4652      	mov	r2, sl
 80055ce:	4631      	mov	r1, r6
 80055d0:	4628      	mov	r0, r5
 80055d2:	47b8      	blx	r7
 80055d4:	3001      	adds	r0, #1
 80055d6:	f43f aeaa 	beq.w	800532e <_printf_float+0xbe>
 80055da:	f108 0801 	add.w	r8, r8, #1
 80055de:	e7ec      	b.n	80055ba <_printf_float+0x34a>
 80055e0:	4613      	mov	r3, r2
 80055e2:	4631      	mov	r1, r6
 80055e4:	4642      	mov	r2, r8
 80055e6:	4628      	mov	r0, r5
 80055e8:	47b8      	blx	r7
 80055ea:	3001      	adds	r0, #1
 80055ec:	d1c0      	bne.n	8005570 <_printf_float+0x300>
 80055ee:	e69e      	b.n	800532e <_printf_float+0xbe>
 80055f0:	2301      	movs	r3, #1
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	9205      	str	r2, [sp, #20]
 80055f8:	47b8      	blx	r7
 80055fa:	3001      	adds	r0, #1
 80055fc:	f43f ae97 	beq.w	800532e <_printf_float+0xbe>
 8005600:	9a05      	ldr	r2, [sp, #20]
 8005602:	f10b 0b01 	add.w	fp, fp, #1
 8005606:	e7b9      	b.n	800557c <_printf_float+0x30c>
 8005608:	ee18 3a10 	vmov	r3, s16
 800560c:	4652      	mov	r2, sl
 800560e:	4631      	mov	r1, r6
 8005610:	4628      	mov	r0, r5
 8005612:	47b8      	blx	r7
 8005614:	3001      	adds	r0, #1
 8005616:	d1be      	bne.n	8005596 <_printf_float+0x326>
 8005618:	e689      	b.n	800532e <_printf_float+0xbe>
 800561a:	9a05      	ldr	r2, [sp, #20]
 800561c:	464b      	mov	r3, r9
 800561e:	4442      	add	r2, r8
 8005620:	4631      	mov	r1, r6
 8005622:	4628      	mov	r0, r5
 8005624:	47b8      	blx	r7
 8005626:	3001      	adds	r0, #1
 8005628:	d1c1      	bne.n	80055ae <_printf_float+0x33e>
 800562a:	e680      	b.n	800532e <_printf_float+0xbe>
 800562c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800562e:	2a01      	cmp	r2, #1
 8005630:	dc01      	bgt.n	8005636 <_printf_float+0x3c6>
 8005632:	07db      	lsls	r3, r3, #31
 8005634:	d53a      	bpl.n	80056ac <_printf_float+0x43c>
 8005636:	2301      	movs	r3, #1
 8005638:	4642      	mov	r2, r8
 800563a:	4631      	mov	r1, r6
 800563c:	4628      	mov	r0, r5
 800563e:	47b8      	blx	r7
 8005640:	3001      	adds	r0, #1
 8005642:	f43f ae74 	beq.w	800532e <_printf_float+0xbe>
 8005646:	ee18 3a10 	vmov	r3, s16
 800564a:	4652      	mov	r2, sl
 800564c:	4631      	mov	r1, r6
 800564e:	4628      	mov	r0, r5
 8005650:	47b8      	blx	r7
 8005652:	3001      	adds	r0, #1
 8005654:	f43f ae6b 	beq.w	800532e <_printf_float+0xbe>
 8005658:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800565c:	2200      	movs	r2, #0
 800565e:	2300      	movs	r3, #0
 8005660:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005664:	f7fb fa38 	bl	8000ad8 <__aeabi_dcmpeq>
 8005668:	b9d8      	cbnz	r0, 80056a2 <_printf_float+0x432>
 800566a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800566e:	f108 0201 	add.w	r2, r8, #1
 8005672:	4631      	mov	r1, r6
 8005674:	4628      	mov	r0, r5
 8005676:	47b8      	blx	r7
 8005678:	3001      	adds	r0, #1
 800567a:	d10e      	bne.n	800569a <_printf_float+0x42a>
 800567c:	e657      	b.n	800532e <_printf_float+0xbe>
 800567e:	2301      	movs	r3, #1
 8005680:	4652      	mov	r2, sl
 8005682:	4631      	mov	r1, r6
 8005684:	4628      	mov	r0, r5
 8005686:	47b8      	blx	r7
 8005688:	3001      	adds	r0, #1
 800568a:	f43f ae50 	beq.w	800532e <_printf_float+0xbe>
 800568e:	f108 0801 	add.w	r8, r8, #1
 8005692:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005694:	3b01      	subs	r3, #1
 8005696:	4543      	cmp	r3, r8
 8005698:	dcf1      	bgt.n	800567e <_printf_float+0x40e>
 800569a:	464b      	mov	r3, r9
 800569c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80056a0:	e6da      	b.n	8005458 <_printf_float+0x1e8>
 80056a2:	f04f 0800 	mov.w	r8, #0
 80056a6:	f104 0a1a 	add.w	sl, r4, #26
 80056aa:	e7f2      	b.n	8005692 <_printf_float+0x422>
 80056ac:	2301      	movs	r3, #1
 80056ae:	4642      	mov	r2, r8
 80056b0:	e7df      	b.n	8005672 <_printf_float+0x402>
 80056b2:	2301      	movs	r3, #1
 80056b4:	464a      	mov	r2, r9
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	f43f ae36 	beq.w	800532e <_printf_float+0xbe>
 80056c2:	f108 0801 	add.w	r8, r8, #1
 80056c6:	68e3      	ldr	r3, [r4, #12]
 80056c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80056ca:	1a5b      	subs	r3, r3, r1
 80056cc:	4543      	cmp	r3, r8
 80056ce:	dcf0      	bgt.n	80056b2 <_printf_float+0x442>
 80056d0:	e6f8      	b.n	80054c4 <_printf_float+0x254>
 80056d2:	f04f 0800 	mov.w	r8, #0
 80056d6:	f104 0919 	add.w	r9, r4, #25
 80056da:	e7f4      	b.n	80056c6 <_printf_float+0x456>

080056dc <_printf_common>:
 80056dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056e0:	4616      	mov	r6, r2
 80056e2:	4699      	mov	r9, r3
 80056e4:	688a      	ldr	r2, [r1, #8]
 80056e6:	690b      	ldr	r3, [r1, #16]
 80056e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056ec:	4293      	cmp	r3, r2
 80056ee:	bfb8      	it	lt
 80056f0:	4613      	movlt	r3, r2
 80056f2:	6033      	str	r3, [r6, #0]
 80056f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056f8:	4607      	mov	r7, r0
 80056fa:	460c      	mov	r4, r1
 80056fc:	b10a      	cbz	r2, 8005702 <_printf_common+0x26>
 80056fe:	3301      	adds	r3, #1
 8005700:	6033      	str	r3, [r6, #0]
 8005702:	6823      	ldr	r3, [r4, #0]
 8005704:	0699      	lsls	r1, r3, #26
 8005706:	bf42      	ittt	mi
 8005708:	6833      	ldrmi	r3, [r6, #0]
 800570a:	3302      	addmi	r3, #2
 800570c:	6033      	strmi	r3, [r6, #0]
 800570e:	6825      	ldr	r5, [r4, #0]
 8005710:	f015 0506 	ands.w	r5, r5, #6
 8005714:	d106      	bne.n	8005724 <_printf_common+0x48>
 8005716:	f104 0a19 	add.w	sl, r4, #25
 800571a:	68e3      	ldr	r3, [r4, #12]
 800571c:	6832      	ldr	r2, [r6, #0]
 800571e:	1a9b      	subs	r3, r3, r2
 8005720:	42ab      	cmp	r3, r5
 8005722:	dc26      	bgt.n	8005772 <_printf_common+0x96>
 8005724:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005728:	1e13      	subs	r3, r2, #0
 800572a:	6822      	ldr	r2, [r4, #0]
 800572c:	bf18      	it	ne
 800572e:	2301      	movne	r3, #1
 8005730:	0692      	lsls	r2, r2, #26
 8005732:	d42b      	bmi.n	800578c <_printf_common+0xb0>
 8005734:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005738:	4649      	mov	r1, r9
 800573a:	4638      	mov	r0, r7
 800573c:	47c0      	blx	r8
 800573e:	3001      	adds	r0, #1
 8005740:	d01e      	beq.n	8005780 <_printf_common+0xa4>
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	6922      	ldr	r2, [r4, #16]
 8005746:	f003 0306 	and.w	r3, r3, #6
 800574a:	2b04      	cmp	r3, #4
 800574c:	bf02      	ittt	eq
 800574e:	68e5      	ldreq	r5, [r4, #12]
 8005750:	6833      	ldreq	r3, [r6, #0]
 8005752:	1aed      	subeq	r5, r5, r3
 8005754:	68a3      	ldr	r3, [r4, #8]
 8005756:	bf0c      	ite	eq
 8005758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800575c:	2500      	movne	r5, #0
 800575e:	4293      	cmp	r3, r2
 8005760:	bfc4      	itt	gt
 8005762:	1a9b      	subgt	r3, r3, r2
 8005764:	18ed      	addgt	r5, r5, r3
 8005766:	2600      	movs	r6, #0
 8005768:	341a      	adds	r4, #26
 800576a:	42b5      	cmp	r5, r6
 800576c:	d11a      	bne.n	80057a4 <_printf_common+0xc8>
 800576e:	2000      	movs	r0, #0
 8005770:	e008      	b.n	8005784 <_printf_common+0xa8>
 8005772:	2301      	movs	r3, #1
 8005774:	4652      	mov	r2, sl
 8005776:	4649      	mov	r1, r9
 8005778:	4638      	mov	r0, r7
 800577a:	47c0      	blx	r8
 800577c:	3001      	adds	r0, #1
 800577e:	d103      	bne.n	8005788 <_printf_common+0xac>
 8005780:	f04f 30ff 	mov.w	r0, #4294967295
 8005784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005788:	3501      	adds	r5, #1
 800578a:	e7c6      	b.n	800571a <_printf_common+0x3e>
 800578c:	18e1      	adds	r1, r4, r3
 800578e:	1c5a      	adds	r2, r3, #1
 8005790:	2030      	movs	r0, #48	; 0x30
 8005792:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005796:	4422      	add	r2, r4
 8005798:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800579c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057a0:	3302      	adds	r3, #2
 80057a2:	e7c7      	b.n	8005734 <_printf_common+0x58>
 80057a4:	2301      	movs	r3, #1
 80057a6:	4622      	mov	r2, r4
 80057a8:	4649      	mov	r1, r9
 80057aa:	4638      	mov	r0, r7
 80057ac:	47c0      	blx	r8
 80057ae:	3001      	adds	r0, #1
 80057b0:	d0e6      	beq.n	8005780 <_printf_common+0xa4>
 80057b2:	3601      	adds	r6, #1
 80057b4:	e7d9      	b.n	800576a <_printf_common+0x8e>
	...

080057b8 <_printf_i>:
 80057b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057bc:	7e0f      	ldrb	r7, [r1, #24]
 80057be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80057c0:	2f78      	cmp	r7, #120	; 0x78
 80057c2:	4691      	mov	r9, r2
 80057c4:	4680      	mov	r8, r0
 80057c6:	460c      	mov	r4, r1
 80057c8:	469a      	mov	sl, r3
 80057ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80057ce:	d807      	bhi.n	80057e0 <_printf_i+0x28>
 80057d0:	2f62      	cmp	r7, #98	; 0x62
 80057d2:	d80a      	bhi.n	80057ea <_printf_i+0x32>
 80057d4:	2f00      	cmp	r7, #0
 80057d6:	f000 80d4 	beq.w	8005982 <_printf_i+0x1ca>
 80057da:	2f58      	cmp	r7, #88	; 0x58
 80057dc:	f000 80c0 	beq.w	8005960 <_printf_i+0x1a8>
 80057e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80057e8:	e03a      	b.n	8005860 <_printf_i+0xa8>
 80057ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057ee:	2b15      	cmp	r3, #21
 80057f0:	d8f6      	bhi.n	80057e0 <_printf_i+0x28>
 80057f2:	a101      	add	r1, pc, #4	; (adr r1, 80057f8 <_printf_i+0x40>)
 80057f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057f8:	08005851 	.word	0x08005851
 80057fc:	08005865 	.word	0x08005865
 8005800:	080057e1 	.word	0x080057e1
 8005804:	080057e1 	.word	0x080057e1
 8005808:	080057e1 	.word	0x080057e1
 800580c:	080057e1 	.word	0x080057e1
 8005810:	08005865 	.word	0x08005865
 8005814:	080057e1 	.word	0x080057e1
 8005818:	080057e1 	.word	0x080057e1
 800581c:	080057e1 	.word	0x080057e1
 8005820:	080057e1 	.word	0x080057e1
 8005824:	08005969 	.word	0x08005969
 8005828:	08005891 	.word	0x08005891
 800582c:	08005923 	.word	0x08005923
 8005830:	080057e1 	.word	0x080057e1
 8005834:	080057e1 	.word	0x080057e1
 8005838:	0800598b 	.word	0x0800598b
 800583c:	080057e1 	.word	0x080057e1
 8005840:	08005891 	.word	0x08005891
 8005844:	080057e1 	.word	0x080057e1
 8005848:	080057e1 	.word	0x080057e1
 800584c:	0800592b 	.word	0x0800592b
 8005850:	682b      	ldr	r3, [r5, #0]
 8005852:	1d1a      	adds	r2, r3, #4
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	602a      	str	r2, [r5, #0]
 8005858:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800585c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005860:	2301      	movs	r3, #1
 8005862:	e09f      	b.n	80059a4 <_printf_i+0x1ec>
 8005864:	6820      	ldr	r0, [r4, #0]
 8005866:	682b      	ldr	r3, [r5, #0]
 8005868:	0607      	lsls	r7, r0, #24
 800586a:	f103 0104 	add.w	r1, r3, #4
 800586e:	6029      	str	r1, [r5, #0]
 8005870:	d501      	bpl.n	8005876 <_printf_i+0xbe>
 8005872:	681e      	ldr	r6, [r3, #0]
 8005874:	e003      	b.n	800587e <_printf_i+0xc6>
 8005876:	0646      	lsls	r6, r0, #25
 8005878:	d5fb      	bpl.n	8005872 <_printf_i+0xba>
 800587a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800587e:	2e00      	cmp	r6, #0
 8005880:	da03      	bge.n	800588a <_printf_i+0xd2>
 8005882:	232d      	movs	r3, #45	; 0x2d
 8005884:	4276      	negs	r6, r6
 8005886:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800588a:	485a      	ldr	r0, [pc, #360]	; (80059f4 <_printf_i+0x23c>)
 800588c:	230a      	movs	r3, #10
 800588e:	e012      	b.n	80058b6 <_printf_i+0xfe>
 8005890:	682b      	ldr	r3, [r5, #0]
 8005892:	6820      	ldr	r0, [r4, #0]
 8005894:	1d19      	adds	r1, r3, #4
 8005896:	6029      	str	r1, [r5, #0]
 8005898:	0605      	lsls	r5, r0, #24
 800589a:	d501      	bpl.n	80058a0 <_printf_i+0xe8>
 800589c:	681e      	ldr	r6, [r3, #0]
 800589e:	e002      	b.n	80058a6 <_printf_i+0xee>
 80058a0:	0641      	lsls	r1, r0, #25
 80058a2:	d5fb      	bpl.n	800589c <_printf_i+0xe4>
 80058a4:	881e      	ldrh	r6, [r3, #0]
 80058a6:	4853      	ldr	r0, [pc, #332]	; (80059f4 <_printf_i+0x23c>)
 80058a8:	2f6f      	cmp	r7, #111	; 0x6f
 80058aa:	bf0c      	ite	eq
 80058ac:	2308      	moveq	r3, #8
 80058ae:	230a      	movne	r3, #10
 80058b0:	2100      	movs	r1, #0
 80058b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058b6:	6865      	ldr	r5, [r4, #4]
 80058b8:	60a5      	str	r5, [r4, #8]
 80058ba:	2d00      	cmp	r5, #0
 80058bc:	bfa2      	ittt	ge
 80058be:	6821      	ldrge	r1, [r4, #0]
 80058c0:	f021 0104 	bicge.w	r1, r1, #4
 80058c4:	6021      	strge	r1, [r4, #0]
 80058c6:	b90e      	cbnz	r6, 80058cc <_printf_i+0x114>
 80058c8:	2d00      	cmp	r5, #0
 80058ca:	d04b      	beq.n	8005964 <_printf_i+0x1ac>
 80058cc:	4615      	mov	r5, r2
 80058ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80058d2:	fb03 6711 	mls	r7, r3, r1, r6
 80058d6:	5dc7      	ldrb	r7, [r0, r7]
 80058d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80058dc:	4637      	mov	r7, r6
 80058de:	42bb      	cmp	r3, r7
 80058e0:	460e      	mov	r6, r1
 80058e2:	d9f4      	bls.n	80058ce <_printf_i+0x116>
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d10b      	bne.n	8005900 <_printf_i+0x148>
 80058e8:	6823      	ldr	r3, [r4, #0]
 80058ea:	07de      	lsls	r6, r3, #31
 80058ec:	d508      	bpl.n	8005900 <_printf_i+0x148>
 80058ee:	6923      	ldr	r3, [r4, #16]
 80058f0:	6861      	ldr	r1, [r4, #4]
 80058f2:	4299      	cmp	r1, r3
 80058f4:	bfde      	ittt	le
 80058f6:	2330      	movle	r3, #48	; 0x30
 80058f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005900:	1b52      	subs	r2, r2, r5
 8005902:	6122      	str	r2, [r4, #16]
 8005904:	f8cd a000 	str.w	sl, [sp]
 8005908:	464b      	mov	r3, r9
 800590a:	aa03      	add	r2, sp, #12
 800590c:	4621      	mov	r1, r4
 800590e:	4640      	mov	r0, r8
 8005910:	f7ff fee4 	bl	80056dc <_printf_common>
 8005914:	3001      	adds	r0, #1
 8005916:	d14a      	bne.n	80059ae <_printf_i+0x1f6>
 8005918:	f04f 30ff 	mov.w	r0, #4294967295
 800591c:	b004      	add	sp, #16
 800591e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005922:	6823      	ldr	r3, [r4, #0]
 8005924:	f043 0320 	orr.w	r3, r3, #32
 8005928:	6023      	str	r3, [r4, #0]
 800592a:	4833      	ldr	r0, [pc, #204]	; (80059f8 <_printf_i+0x240>)
 800592c:	2778      	movs	r7, #120	; 0x78
 800592e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005932:	6823      	ldr	r3, [r4, #0]
 8005934:	6829      	ldr	r1, [r5, #0]
 8005936:	061f      	lsls	r7, r3, #24
 8005938:	f851 6b04 	ldr.w	r6, [r1], #4
 800593c:	d402      	bmi.n	8005944 <_printf_i+0x18c>
 800593e:	065f      	lsls	r7, r3, #25
 8005940:	bf48      	it	mi
 8005942:	b2b6      	uxthmi	r6, r6
 8005944:	07df      	lsls	r7, r3, #31
 8005946:	bf48      	it	mi
 8005948:	f043 0320 	orrmi.w	r3, r3, #32
 800594c:	6029      	str	r1, [r5, #0]
 800594e:	bf48      	it	mi
 8005950:	6023      	strmi	r3, [r4, #0]
 8005952:	b91e      	cbnz	r6, 800595c <_printf_i+0x1a4>
 8005954:	6823      	ldr	r3, [r4, #0]
 8005956:	f023 0320 	bic.w	r3, r3, #32
 800595a:	6023      	str	r3, [r4, #0]
 800595c:	2310      	movs	r3, #16
 800595e:	e7a7      	b.n	80058b0 <_printf_i+0xf8>
 8005960:	4824      	ldr	r0, [pc, #144]	; (80059f4 <_printf_i+0x23c>)
 8005962:	e7e4      	b.n	800592e <_printf_i+0x176>
 8005964:	4615      	mov	r5, r2
 8005966:	e7bd      	b.n	80058e4 <_printf_i+0x12c>
 8005968:	682b      	ldr	r3, [r5, #0]
 800596a:	6826      	ldr	r6, [r4, #0]
 800596c:	6961      	ldr	r1, [r4, #20]
 800596e:	1d18      	adds	r0, r3, #4
 8005970:	6028      	str	r0, [r5, #0]
 8005972:	0635      	lsls	r5, r6, #24
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	d501      	bpl.n	800597c <_printf_i+0x1c4>
 8005978:	6019      	str	r1, [r3, #0]
 800597a:	e002      	b.n	8005982 <_printf_i+0x1ca>
 800597c:	0670      	lsls	r0, r6, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0x1c0>
 8005980:	8019      	strh	r1, [r3, #0]
 8005982:	2300      	movs	r3, #0
 8005984:	6123      	str	r3, [r4, #16]
 8005986:	4615      	mov	r5, r2
 8005988:	e7bc      	b.n	8005904 <_printf_i+0x14c>
 800598a:	682b      	ldr	r3, [r5, #0]
 800598c:	1d1a      	adds	r2, r3, #4
 800598e:	602a      	str	r2, [r5, #0]
 8005990:	681d      	ldr	r5, [r3, #0]
 8005992:	6862      	ldr	r2, [r4, #4]
 8005994:	2100      	movs	r1, #0
 8005996:	4628      	mov	r0, r5
 8005998:	f7fa fc22 	bl	80001e0 <memchr>
 800599c:	b108      	cbz	r0, 80059a2 <_printf_i+0x1ea>
 800599e:	1b40      	subs	r0, r0, r5
 80059a0:	6060      	str	r0, [r4, #4]
 80059a2:	6863      	ldr	r3, [r4, #4]
 80059a4:	6123      	str	r3, [r4, #16]
 80059a6:	2300      	movs	r3, #0
 80059a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059ac:	e7aa      	b.n	8005904 <_printf_i+0x14c>
 80059ae:	6923      	ldr	r3, [r4, #16]
 80059b0:	462a      	mov	r2, r5
 80059b2:	4649      	mov	r1, r9
 80059b4:	4640      	mov	r0, r8
 80059b6:	47d0      	blx	sl
 80059b8:	3001      	adds	r0, #1
 80059ba:	d0ad      	beq.n	8005918 <_printf_i+0x160>
 80059bc:	6823      	ldr	r3, [r4, #0]
 80059be:	079b      	lsls	r3, r3, #30
 80059c0:	d413      	bmi.n	80059ea <_printf_i+0x232>
 80059c2:	68e0      	ldr	r0, [r4, #12]
 80059c4:	9b03      	ldr	r3, [sp, #12]
 80059c6:	4298      	cmp	r0, r3
 80059c8:	bfb8      	it	lt
 80059ca:	4618      	movlt	r0, r3
 80059cc:	e7a6      	b.n	800591c <_printf_i+0x164>
 80059ce:	2301      	movs	r3, #1
 80059d0:	4632      	mov	r2, r6
 80059d2:	4649      	mov	r1, r9
 80059d4:	4640      	mov	r0, r8
 80059d6:	47d0      	blx	sl
 80059d8:	3001      	adds	r0, #1
 80059da:	d09d      	beq.n	8005918 <_printf_i+0x160>
 80059dc:	3501      	adds	r5, #1
 80059de:	68e3      	ldr	r3, [r4, #12]
 80059e0:	9903      	ldr	r1, [sp, #12]
 80059e2:	1a5b      	subs	r3, r3, r1
 80059e4:	42ab      	cmp	r3, r5
 80059e6:	dcf2      	bgt.n	80059ce <_printf_i+0x216>
 80059e8:	e7eb      	b.n	80059c2 <_printf_i+0x20a>
 80059ea:	2500      	movs	r5, #0
 80059ec:	f104 0619 	add.w	r6, r4, #25
 80059f0:	e7f5      	b.n	80059de <_printf_i+0x226>
 80059f2:	bf00      	nop
 80059f4:	0800852e 	.word	0x0800852e
 80059f8:	0800853f 	.word	0x0800853f

080059fc <std>:
 80059fc:	2300      	movs	r3, #0
 80059fe:	b510      	push	{r4, lr}
 8005a00:	4604      	mov	r4, r0
 8005a02:	e9c0 3300 	strd	r3, r3, [r0]
 8005a06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a0a:	6083      	str	r3, [r0, #8]
 8005a0c:	8181      	strh	r1, [r0, #12]
 8005a0e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a10:	81c2      	strh	r2, [r0, #14]
 8005a12:	6183      	str	r3, [r0, #24]
 8005a14:	4619      	mov	r1, r3
 8005a16:	2208      	movs	r2, #8
 8005a18:	305c      	adds	r0, #92	; 0x5c
 8005a1a:	f000 f948 	bl	8005cae <memset>
 8005a1e:	4b0d      	ldr	r3, [pc, #52]	; (8005a54 <std+0x58>)
 8005a20:	6263      	str	r3, [r4, #36]	; 0x24
 8005a22:	4b0d      	ldr	r3, [pc, #52]	; (8005a58 <std+0x5c>)
 8005a24:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a26:	4b0d      	ldr	r3, [pc, #52]	; (8005a5c <std+0x60>)
 8005a28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a2a:	4b0d      	ldr	r3, [pc, #52]	; (8005a60 <std+0x64>)
 8005a2c:	6323      	str	r3, [r4, #48]	; 0x30
 8005a2e:	4b0d      	ldr	r3, [pc, #52]	; (8005a64 <std+0x68>)
 8005a30:	6224      	str	r4, [r4, #32]
 8005a32:	429c      	cmp	r4, r3
 8005a34:	d006      	beq.n	8005a44 <std+0x48>
 8005a36:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005a3a:	4294      	cmp	r4, r2
 8005a3c:	d002      	beq.n	8005a44 <std+0x48>
 8005a3e:	33d0      	adds	r3, #208	; 0xd0
 8005a40:	429c      	cmp	r4, r3
 8005a42:	d105      	bne.n	8005a50 <std+0x54>
 8005a44:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a4c:	f000 b9ac 	b.w	8005da8 <__retarget_lock_init_recursive>
 8005a50:	bd10      	pop	{r4, pc}
 8005a52:	bf00      	nop
 8005a54:	08005c29 	.word	0x08005c29
 8005a58:	08005c4b 	.word	0x08005c4b
 8005a5c:	08005c83 	.word	0x08005c83
 8005a60:	08005ca7 	.word	0x08005ca7
 8005a64:	20000348 	.word	0x20000348

08005a68 <stdio_exit_handler>:
 8005a68:	4a02      	ldr	r2, [pc, #8]	; (8005a74 <stdio_exit_handler+0xc>)
 8005a6a:	4903      	ldr	r1, [pc, #12]	; (8005a78 <stdio_exit_handler+0x10>)
 8005a6c:	4803      	ldr	r0, [pc, #12]	; (8005a7c <stdio_exit_handler+0x14>)
 8005a6e:	f000 b869 	b.w	8005b44 <_fwalk_sglue>
 8005a72:	bf00      	nop
 8005a74:	2000000c 	.word	0x2000000c
 8005a78:	08007759 	.word	0x08007759
 8005a7c:	20000018 	.word	0x20000018

08005a80 <cleanup_stdio>:
 8005a80:	6841      	ldr	r1, [r0, #4]
 8005a82:	4b0c      	ldr	r3, [pc, #48]	; (8005ab4 <cleanup_stdio+0x34>)
 8005a84:	4299      	cmp	r1, r3
 8005a86:	b510      	push	{r4, lr}
 8005a88:	4604      	mov	r4, r0
 8005a8a:	d001      	beq.n	8005a90 <cleanup_stdio+0x10>
 8005a8c:	f001 fe64 	bl	8007758 <_fflush_r>
 8005a90:	68a1      	ldr	r1, [r4, #8]
 8005a92:	4b09      	ldr	r3, [pc, #36]	; (8005ab8 <cleanup_stdio+0x38>)
 8005a94:	4299      	cmp	r1, r3
 8005a96:	d002      	beq.n	8005a9e <cleanup_stdio+0x1e>
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f001 fe5d 	bl	8007758 <_fflush_r>
 8005a9e:	68e1      	ldr	r1, [r4, #12]
 8005aa0:	4b06      	ldr	r3, [pc, #24]	; (8005abc <cleanup_stdio+0x3c>)
 8005aa2:	4299      	cmp	r1, r3
 8005aa4:	d004      	beq.n	8005ab0 <cleanup_stdio+0x30>
 8005aa6:	4620      	mov	r0, r4
 8005aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aac:	f001 be54 	b.w	8007758 <_fflush_r>
 8005ab0:	bd10      	pop	{r4, pc}
 8005ab2:	bf00      	nop
 8005ab4:	20000348 	.word	0x20000348
 8005ab8:	200003b0 	.word	0x200003b0
 8005abc:	20000418 	.word	0x20000418

08005ac0 <global_stdio_init.part.0>:
 8005ac0:	b510      	push	{r4, lr}
 8005ac2:	4b0b      	ldr	r3, [pc, #44]	; (8005af0 <global_stdio_init.part.0+0x30>)
 8005ac4:	4c0b      	ldr	r4, [pc, #44]	; (8005af4 <global_stdio_init.part.0+0x34>)
 8005ac6:	4a0c      	ldr	r2, [pc, #48]	; (8005af8 <global_stdio_init.part.0+0x38>)
 8005ac8:	601a      	str	r2, [r3, #0]
 8005aca:	4620      	mov	r0, r4
 8005acc:	2200      	movs	r2, #0
 8005ace:	2104      	movs	r1, #4
 8005ad0:	f7ff ff94 	bl	80059fc <std>
 8005ad4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005ad8:	2201      	movs	r2, #1
 8005ada:	2109      	movs	r1, #9
 8005adc:	f7ff ff8e 	bl	80059fc <std>
 8005ae0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005ae4:	2202      	movs	r2, #2
 8005ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aea:	2112      	movs	r1, #18
 8005aec:	f7ff bf86 	b.w	80059fc <std>
 8005af0:	20000480 	.word	0x20000480
 8005af4:	20000348 	.word	0x20000348
 8005af8:	08005a69 	.word	0x08005a69

08005afc <__sfp_lock_acquire>:
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__sfp_lock_acquire+0x8>)
 8005afe:	f000 b954 	b.w	8005daa <__retarget_lock_acquire_recursive>
 8005b02:	bf00      	nop
 8005b04:	20000489 	.word	0x20000489

08005b08 <__sfp_lock_release>:
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__sfp_lock_release+0x8>)
 8005b0a:	f000 b94f 	b.w	8005dac <__retarget_lock_release_recursive>
 8005b0e:	bf00      	nop
 8005b10:	20000489 	.word	0x20000489

08005b14 <__sinit>:
 8005b14:	b510      	push	{r4, lr}
 8005b16:	4604      	mov	r4, r0
 8005b18:	f7ff fff0 	bl	8005afc <__sfp_lock_acquire>
 8005b1c:	6a23      	ldr	r3, [r4, #32]
 8005b1e:	b11b      	cbz	r3, 8005b28 <__sinit+0x14>
 8005b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b24:	f7ff bff0 	b.w	8005b08 <__sfp_lock_release>
 8005b28:	4b04      	ldr	r3, [pc, #16]	; (8005b3c <__sinit+0x28>)
 8005b2a:	6223      	str	r3, [r4, #32]
 8005b2c:	4b04      	ldr	r3, [pc, #16]	; (8005b40 <__sinit+0x2c>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1f5      	bne.n	8005b20 <__sinit+0xc>
 8005b34:	f7ff ffc4 	bl	8005ac0 <global_stdio_init.part.0>
 8005b38:	e7f2      	b.n	8005b20 <__sinit+0xc>
 8005b3a:	bf00      	nop
 8005b3c:	08005a81 	.word	0x08005a81
 8005b40:	20000480 	.word	0x20000480

08005b44 <_fwalk_sglue>:
 8005b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b48:	4607      	mov	r7, r0
 8005b4a:	4688      	mov	r8, r1
 8005b4c:	4614      	mov	r4, r2
 8005b4e:	2600      	movs	r6, #0
 8005b50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b54:	f1b9 0901 	subs.w	r9, r9, #1
 8005b58:	d505      	bpl.n	8005b66 <_fwalk_sglue+0x22>
 8005b5a:	6824      	ldr	r4, [r4, #0]
 8005b5c:	2c00      	cmp	r4, #0
 8005b5e:	d1f7      	bne.n	8005b50 <_fwalk_sglue+0xc>
 8005b60:	4630      	mov	r0, r6
 8005b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b66:	89ab      	ldrh	r3, [r5, #12]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d907      	bls.n	8005b7c <_fwalk_sglue+0x38>
 8005b6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b70:	3301      	adds	r3, #1
 8005b72:	d003      	beq.n	8005b7c <_fwalk_sglue+0x38>
 8005b74:	4629      	mov	r1, r5
 8005b76:	4638      	mov	r0, r7
 8005b78:	47c0      	blx	r8
 8005b7a:	4306      	orrs	r6, r0
 8005b7c:	3568      	adds	r5, #104	; 0x68
 8005b7e:	e7e9      	b.n	8005b54 <_fwalk_sglue+0x10>

08005b80 <sniprintf>:
 8005b80:	b40c      	push	{r2, r3}
 8005b82:	b530      	push	{r4, r5, lr}
 8005b84:	4b17      	ldr	r3, [pc, #92]	; (8005be4 <sniprintf+0x64>)
 8005b86:	1e0c      	subs	r4, r1, #0
 8005b88:	681d      	ldr	r5, [r3, #0]
 8005b8a:	b09d      	sub	sp, #116	; 0x74
 8005b8c:	da08      	bge.n	8005ba0 <sniprintf+0x20>
 8005b8e:	238b      	movs	r3, #139	; 0x8b
 8005b90:	602b      	str	r3, [r5, #0]
 8005b92:	f04f 30ff 	mov.w	r0, #4294967295
 8005b96:	b01d      	add	sp, #116	; 0x74
 8005b98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b9c:	b002      	add	sp, #8
 8005b9e:	4770      	bx	lr
 8005ba0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005ba4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005ba8:	bf14      	ite	ne
 8005baa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005bae:	4623      	moveq	r3, r4
 8005bb0:	9304      	str	r3, [sp, #16]
 8005bb2:	9307      	str	r3, [sp, #28]
 8005bb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005bb8:	9002      	str	r0, [sp, #8]
 8005bba:	9006      	str	r0, [sp, #24]
 8005bbc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005bc0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005bc2:	ab21      	add	r3, sp, #132	; 0x84
 8005bc4:	a902      	add	r1, sp, #8
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	9301      	str	r3, [sp, #4]
 8005bca:	f001 fc41 	bl	8007450 <_svfiprintf_r>
 8005bce:	1c43      	adds	r3, r0, #1
 8005bd0:	bfbc      	itt	lt
 8005bd2:	238b      	movlt	r3, #139	; 0x8b
 8005bd4:	602b      	strlt	r3, [r5, #0]
 8005bd6:	2c00      	cmp	r4, #0
 8005bd8:	d0dd      	beq.n	8005b96 <sniprintf+0x16>
 8005bda:	9b02      	ldr	r3, [sp, #8]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	701a      	strb	r2, [r3, #0]
 8005be0:	e7d9      	b.n	8005b96 <sniprintf+0x16>
 8005be2:	bf00      	nop
 8005be4:	20000064 	.word	0x20000064

08005be8 <siprintf>:
 8005be8:	b40e      	push	{r1, r2, r3}
 8005bea:	b500      	push	{lr}
 8005bec:	b09c      	sub	sp, #112	; 0x70
 8005bee:	ab1d      	add	r3, sp, #116	; 0x74
 8005bf0:	9002      	str	r0, [sp, #8]
 8005bf2:	9006      	str	r0, [sp, #24]
 8005bf4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005bf8:	4809      	ldr	r0, [pc, #36]	; (8005c20 <siprintf+0x38>)
 8005bfa:	9107      	str	r1, [sp, #28]
 8005bfc:	9104      	str	r1, [sp, #16]
 8005bfe:	4909      	ldr	r1, [pc, #36]	; (8005c24 <siprintf+0x3c>)
 8005c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c04:	9105      	str	r1, [sp, #20]
 8005c06:	6800      	ldr	r0, [r0, #0]
 8005c08:	9301      	str	r3, [sp, #4]
 8005c0a:	a902      	add	r1, sp, #8
 8005c0c:	f001 fc20 	bl	8007450 <_svfiprintf_r>
 8005c10:	9b02      	ldr	r3, [sp, #8]
 8005c12:	2200      	movs	r2, #0
 8005c14:	701a      	strb	r2, [r3, #0]
 8005c16:	b01c      	add	sp, #112	; 0x70
 8005c18:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c1c:	b003      	add	sp, #12
 8005c1e:	4770      	bx	lr
 8005c20:	20000064 	.word	0x20000064
 8005c24:	ffff0208 	.word	0xffff0208

08005c28 <__sread>:
 8005c28:	b510      	push	{r4, lr}
 8005c2a:	460c      	mov	r4, r1
 8005c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c30:	f000 f86c 	bl	8005d0c <_read_r>
 8005c34:	2800      	cmp	r0, #0
 8005c36:	bfab      	itete	ge
 8005c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8005c3c:	181b      	addge	r3, r3, r0
 8005c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c42:	bfac      	ite	ge
 8005c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c46:	81a3      	strhlt	r3, [r4, #12]
 8005c48:	bd10      	pop	{r4, pc}

08005c4a <__swrite>:
 8005c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4e:	461f      	mov	r7, r3
 8005c50:	898b      	ldrh	r3, [r1, #12]
 8005c52:	05db      	lsls	r3, r3, #23
 8005c54:	4605      	mov	r5, r0
 8005c56:	460c      	mov	r4, r1
 8005c58:	4616      	mov	r6, r2
 8005c5a:	d505      	bpl.n	8005c68 <__swrite+0x1e>
 8005c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c60:	2302      	movs	r3, #2
 8005c62:	2200      	movs	r2, #0
 8005c64:	f000 f840 	bl	8005ce8 <_lseek_r>
 8005c68:	89a3      	ldrh	r3, [r4, #12]
 8005c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c72:	81a3      	strh	r3, [r4, #12]
 8005c74:	4632      	mov	r2, r6
 8005c76:	463b      	mov	r3, r7
 8005c78:	4628      	mov	r0, r5
 8005c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7e:	f000 b857 	b.w	8005d30 <_write_r>

08005c82 <__sseek>:
 8005c82:	b510      	push	{r4, lr}
 8005c84:	460c      	mov	r4, r1
 8005c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c8a:	f000 f82d 	bl	8005ce8 <_lseek_r>
 8005c8e:	1c43      	adds	r3, r0, #1
 8005c90:	89a3      	ldrh	r3, [r4, #12]
 8005c92:	bf15      	itete	ne
 8005c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c9e:	81a3      	strheq	r3, [r4, #12]
 8005ca0:	bf18      	it	ne
 8005ca2:	81a3      	strhne	r3, [r4, #12]
 8005ca4:	bd10      	pop	{r4, pc}

08005ca6 <__sclose>:
 8005ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005caa:	f000 b80d 	b.w	8005cc8 <_close_r>

08005cae <memset>:
 8005cae:	4402      	add	r2, r0
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d100      	bne.n	8005cb8 <memset+0xa>
 8005cb6:	4770      	bx	lr
 8005cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8005cbc:	e7f9      	b.n	8005cb2 <memset+0x4>
	...

08005cc0 <_localeconv_r>:
 8005cc0:	4800      	ldr	r0, [pc, #0]	; (8005cc4 <_localeconv_r+0x4>)
 8005cc2:	4770      	bx	lr
 8005cc4:	20000158 	.word	0x20000158

08005cc8 <_close_r>:
 8005cc8:	b538      	push	{r3, r4, r5, lr}
 8005cca:	4d06      	ldr	r5, [pc, #24]	; (8005ce4 <_close_r+0x1c>)
 8005ccc:	2300      	movs	r3, #0
 8005cce:	4604      	mov	r4, r0
 8005cd0:	4608      	mov	r0, r1
 8005cd2:	602b      	str	r3, [r5, #0]
 8005cd4:	f7fc f9b1 	bl	800203a <_close>
 8005cd8:	1c43      	adds	r3, r0, #1
 8005cda:	d102      	bne.n	8005ce2 <_close_r+0x1a>
 8005cdc:	682b      	ldr	r3, [r5, #0]
 8005cde:	b103      	cbz	r3, 8005ce2 <_close_r+0x1a>
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	bd38      	pop	{r3, r4, r5, pc}
 8005ce4:	20000484 	.word	0x20000484

08005ce8 <_lseek_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	4d07      	ldr	r5, [pc, #28]	; (8005d08 <_lseek_r+0x20>)
 8005cec:	4604      	mov	r4, r0
 8005cee:	4608      	mov	r0, r1
 8005cf0:	4611      	mov	r1, r2
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	602a      	str	r2, [r5, #0]
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	f7fc f9c6 	bl	8002088 <_lseek>
 8005cfc:	1c43      	adds	r3, r0, #1
 8005cfe:	d102      	bne.n	8005d06 <_lseek_r+0x1e>
 8005d00:	682b      	ldr	r3, [r5, #0]
 8005d02:	b103      	cbz	r3, 8005d06 <_lseek_r+0x1e>
 8005d04:	6023      	str	r3, [r4, #0]
 8005d06:	bd38      	pop	{r3, r4, r5, pc}
 8005d08:	20000484 	.word	0x20000484

08005d0c <_read_r>:
 8005d0c:	b538      	push	{r3, r4, r5, lr}
 8005d0e:	4d07      	ldr	r5, [pc, #28]	; (8005d2c <_read_r+0x20>)
 8005d10:	4604      	mov	r4, r0
 8005d12:	4608      	mov	r0, r1
 8005d14:	4611      	mov	r1, r2
 8005d16:	2200      	movs	r2, #0
 8005d18:	602a      	str	r2, [r5, #0]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	f7fc f954 	bl	8001fc8 <_read>
 8005d20:	1c43      	adds	r3, r0, #1
 8005d22:	d102      	bne.n	8005d2a <_read_r+0x1e>
 8005d24:	682b      	ldr	r3, [r5, #0]
 8005d26:	b103      	cbz	r3, 8005d2a <_read_r+0x1e>
 8005d28:	6023      	str	r3, [r4, #0]
 8005d2a:	bd38      	pop	{r3, r4, r5, pc}
 8005d2c:	20000484 	.word	0x20000484

08005d30 <_write_r>:
 8005d30:	b538      	push	{r3, r4, r5, lr}
 8005d32:	4d07      	ldr	r5, [pc, #28]	; (8005d50 <_write_r+0x20>)
 8005d34:	4604      	mov	r4, r0
 8005d36:	4608      	mov	r0, r1
 8005d38:	4611      	mov	r1, r2
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	602a      	str	r2, [r5, #0]
 8005d3e:	461a      	mov	r2, r3
 8005d40:	f7fc f95f 	bl	8002002 <_write>
 8005d44:	1c43      	adds	r3, r0, #1
 8005d46:	d102      	bne.n	8005d4e <_write_r+0x1e>
 8005d48:	682b      	ldr	r3, [r5, #0]
 8005d4a:	b103      	cbz	r3, 8005d4e <_write_r+0x1e>
 8005d4c:	6023      	str	r3, [r4, #0]
 8005d4e:	bd38      	pop	{r3, r4, r5, pc}
 8005d50:	20000484 	.word	0x20000484

08005d54 <__errno>:
 8005d54:	4b01      	ldr	r3, [pc, #4]	; (8005d5c <__errno+0x8>)
 8005d56:	6818      	ldr	r0, [r3, #0]
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	20000064 	.word	0x20000064

08005d60 <__libc_init_array>:
 8005d60:	b570      	push	{r4, r5, r6, lr}
 8005d62:	4d0d      	ldr	r5, [pc, #52]	; (8005d98 <__libc_init_array+0x38>)
 8005d64:	4c0d      	ldr	r4, [pc, #52]	; (8005d9c <__libc_init_array+0x3c>)
 8005d66:	1b64      	subs	r4, r4, r5
 8005d68:	10a4      	asrs	r4, r4, #2
 8005d6a:	2600      	movs	r6, #0
 8005d6c:	42a6      	cmp	r6, r4
 8005d6e:	d109      	bne.n	8005d84 <__libc_init_array+0x24>
 8005d70:	4d0b      	ldr	r5, [pc, #44]	; (8005da0 <__libc_init_array+0x40>)
 8005d72:	4c0c      	ldr	r4, [pc, #48]	; (8005da4 <__libc_init_array+0x44>)
 8005d74:	f002 fa34 	bl	80081e0 <_init>
 8005d78:	1b64      	subs	r4, r4, r5
 8005d7a:	10a4      	asrs	r4, r4, #2
 8005d7c:	2600      	movs	r6, #0
 8005d7e:	42a6      	cmp	r6, r4
 8005d80:	d105      	bne.n	8005d8e <__libc_init_array+0x2e>
 8005d82:	bd70      	pop	{r4, r5, r6, pc}
 8005d84:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d88:	4798      	blx	r3
 8005d8a:	3601      	adds	r6, #1
 8005d8c:	e7ee      	b.n	8005d6c <__libc_init_array+0xc>
 8005d8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d92:	4798      	blx	r3
 8005d94:	3601      	adds	r6, #1
 8005d96:	e7f2      	b.n	8005d7e <__libc_init_array+0x1e>
 8005d98:	080088cc 	.word	0x080088cc
 8005d9c:	080088cc 	.word	0x080088cc
 8005da0:	080088cc 	.word	0x080088cc
 8005da4:	080088d0 	.word	0x080088d0

08005da8 <__retarget_lock_init_recursive>:
 8005da8:	4770      	bx	lr

08005daa <__retarget_lock_acquire_recursive>:
 8005daa:	4770      	bx	lr

08005dac <__retarget_lock_release_recursive>:
 8005dac:	4770      	bx	lr

08005dae <quorem>:
 8005dae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db2:	6903      	ldr	r3, [r0, #16]
 8005db4:	690c      	ldr	r4, [r1, #16]
 8005db6:	42a3      	cmp	r3, r4
 8005db8:	4607      	mov	r7, r0
 8005dba:	db7e      	blt.n	8005eba <quorem+0x10c>
 8005dbc:	3c01      	subs	r4, #1
 8005dbe:	f101 0814 	add.w	r8, r1, #20
 8005dc2:	f100 0514 	add.w	r5, r0, #20
 8005dc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005dd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005ddc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005de0:	fbb2 f6f3 	udiv	r6, r2, r3
 8005de4:	d331      	bcc.n	8005e4a <quorem+0x9c>
 8005de6:	f04f 0e00 	mov.w	lr, #0
 8005dea:	4640      	mov	r0, r8
 8005dec:	46ac      	mov	ip, r5
 8005dee:	46f2      	mov	sl, lr
 8005df0:	f850 2b04 	ldr.w	r2, [r0], #4
 8005df4:	b293      	uxth	r3, r2
 8005df6:	fb06 e303 	mla	r3, r6, r3, lr
 8005dfa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005dfe:	0c1a      	lsrs	r2, r3, #16
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	ebaa 0303 	sub.w	r3, sl, r3
 8005e06:	f8dc a000 	ldr.w	sl, [ip]
 8005e0a:	fa13 f38a 	uxtah	r3, r3, sl
 8005e0e:	fb06 220e 	mla	r2, r6, lr, r2
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	9b00      	ldr	r3, [sp, #0]
 8005e16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e1a:	b292      	uxth	r2, r2
 8005e1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e24:	f8bd 3000 	ldrh.w	r3, [sp]
 8005e28:	4581      	cmp	r9, r0
 8005e2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e2e:	f84c 3b04 	str.w	r3, [ip], #4
 8005e32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e36:	d2db      	bcs.n	8005df0 <quorem+0x42>
 8005e38:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e3c:	b92b      	cbnz	r3, 8005e4a <quorem+0x9c>
 8005e3e:	9b01      	ldr	r3, [sp, #4]
 8005e40:	3b04      	subs	r3, #4
 8005e42:	429d      	cmp	r5, r3
 8005e44:	461a      	mov	r2, r3
 8005e46:	d32c      	bcc.n	8005ea2 <quorem+0xf4>
 8005e48:	613c      	str	r4, [r7, #16]
 8005e4a:	4638      	mov	r0, r7
 8005e4c:	f001 f9a6 	bl	800719c <__mcmp>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	db22      	blt.n	8005e9a <quorem+0xec>
 8005e54:	3601      	adds	r6, #1
 8005e56:	4629      	mov	r1, r5
 8005e58:	2000      	movs	r0, #0
 8005e5a:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e5e:	f8d1 c000 	ldr.w	ip, [r1]
 8005e62:	b293      	uxth	r3, r2
 8005e64:	1ac3      	subs	r3, r0, r3
 8005e66:	0c12      	lsrs	r2, r2, #16
 8005e68:	fa13 f38c 	uxtah	r3, r3, ip
 8005e6c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e7a:	45c1      	cmp	r9, r8
 8005e7c:	f841 3b04 	str.w	r3, [r1], #4
 8005e80:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005e84:	d2e9      	bcs.n	8005e5a <quorem+0xac>
 8005e86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e8e:	b922      	cbnz	r2, 8005e9a <quorem+0xec>
 8005e90:	3b04      	subs	r3, #4
 8005e92:	429d      	cmp	r5, r3
 8005e94:	461a      	mov	r2, r3
 8005e96:	d30a      	bcc.n	8005eae <quorem+0x100>
 8005e98:	613c      	str	r4, [r7, #16]
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	b003      	add	sp, #12
 8005e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea2:	6812      	ldr	r2, [r2, #0]
 8005ea4:	3b04      	subs	r3, #4
 8005ea6:	2a00      	cmp	r2, #0
 8005ea8:	d1ce      	bne.n	8005e48 <quorem+0x9a>
 8005eaa:	3c01      	subs	r4, #1
 8005eac:	e7c9      	b.n	8005e42 <quorem+0x94>
 8005eae:	6812      	ldr	r2, [r2, #0]
 8005eb0:	3b04      	subs	r3, #4
 8005eb2:	2a00      	cmp	r2, #0
 8005eb4:	d1f0      	bne.n	8005e98 <quorem+0xea>
 8005eb6:	3c01      	subs	r4, #1
 8005eb8:	e7eb      	b.n	8005e92 <quorem+0xe4>
 8005eba:	2000      	movs	r0, #0
 8005ebc:	e7ee      	b.n	8005e9c <quorem+0xee>
	...

08005ec0 <_dtoa_r>:
 8005ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	ed2d 8b04 	vpush	{d8-d9}
 8005ec8:	69c5      	ldr	r5, [r0, #28]
 8005eca:	b093      	sub	sp, #76	; 0x4c
 8005ecc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005ed0:	ec57 6b10 	vmov	r6, r7, d0
 8005ed4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005ed8:	9107      	str	r1, [sp, #28]
 8005eda:	4604      	mov	r4, r0
 8005edc:	920a      	str	r2, [sp, #40]	; 0x28
 8005ede:	930d      	str	r3, [sp, #52]	; 0x34
 8005ee0:	b975      	cbnz	r5, 8005f00 <_dtoa_r+0x40>
 8005ee2:	2010      	movs	r0, #16
 8005ee4:	f000 fe2a 	bl	8006b3c <malloc>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	61e0      	str	r0, [r4, #28]
 8005eec:	b920      	cbnz	r0, 8005ef8 <_dtoa_r+0x38>
 8005eee:	4bae      	ldr	r3, [pc, #696]	; (80061a8 <_dtoa_r+0x2e8>)
 8005ef0:	21ef      	movs	r1, #239	; 0xef
 8005ef2:	48ae      	ldr	r0, [pc, #696]	; (80061ac <_dtoa_r+0x2ec>)
 8005ef4:	f001 fc90 	bl	8007818 <__assert_func>
 8005ef8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005efc:	6005      	str	r5, [r0, #0]
 8005efe:	60c5      	str	r5, [r0, #12]
 8005f00:	69e3      	ldr	r3, [r4, #28]
 8005f02:	6819      	ldr	r1, [r3, #0]
 8005f04:	b151      	cbz	r1, 8005f1c <_dtoa_r+0x5c>
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	604a      	str	r2, [r1, #4]
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	4093      	lsls	r3, r2
 8005f0e:	608b      	str	r3, [r1, #8]
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 ff07 	bl	8006d24 <_Bfree>
 8005f16:	69e3      	ldr	r3, [r4, #28]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	1e3b      	subs	r3, r7, #0
 8005f1e:	bfbb      	ittet	lt
 8005f20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f24:	9303      	strlt	r3, [sp, #12]
 8005f26:	2300      	movge	r3, #0
 8005f28:	2201      	movlt	r2, #1
 8005f2a:	bfac      	ite	ge
 8005f2c:	f8c8 3000 	strge.w	r3, [r8]
 8005f30:	f8c8 2000 	strlt.w	r2, [r8]
 8005f34:	4b9e      	ldr	r3, [pc, #632]	; (80061b0 <_dtoa_r+0x2f0>)
 8005f36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005f3a:	ea33 0308 	bics.w	r3, r3, r8
 8005f3e:	d11b      	bne.n	8005f78 <_dtoa_r+0xb8>
 8005f40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f42:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f4c:	4333      	orrs	r3, r6
 8005f4e:	f000 8593 	beq.w	8006a78 <_dtoa_r+0xbb8>
 8005f52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f54:	b963      	cbnz	r3, 8005f70 <_dtoa_r+0xb0>
 8005f56:	4b97      	ldr	r3, [pc, #604]	; (80061b4 <_dtoa_r+0x2f4>)
 8005f58:	e027      	b.n	8005faa <_dtoa_r+0xea>
 8005f5a:	4b97      	ldr	r3, [pc, #604]	; (80061b8 <_dtoa_r+0x2f8>)
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	3308      	adds	r3, #8
 8005f60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	9800      	ldr	r0, [sp, #0]
 8005f66:	b013      	add	sp, #76	; 0x4c
 8005f68:	ecbd 8b04 	vpop	{d8-d9}
 8005f6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f70:	4b90      	ldr	r3, [pc, #576]	; (80061b4 <_dtoa_r+0x2f4>)
 8005f72:	9300      	str	r3, [sp, #0]
 8005f74:	3303      	adds	r3, #3
 8005f76:	e7f3      	b.n	8005f60 <_dtoa_r+0xa0>
 8005f78:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	ec51 0b17 	vmov	r0, r1, d7
 8005f82:	eeb0 8a47 	vmov.f32	s16, s14
 8005f86:	eef0 8a67 	vmov.f32	s17, s15
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	f7fa fda4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f90:	4681      	mov	r9, r0
 8005f92:	b160      	cbz	r0, 8005fae <_dtoa_r+0xee>
 8005f94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f96:	2301      	movs	r3, #1
 8005f98:	6013      	str	r3, [r2, #0]
 8005f9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 8568 	beq.w	8006a72 <_dtoa_r+0xbb2>
 8005fa2:	4b86      	ldr	r3, [pc, #536]	; (80061bc <_dtoa_r+0x2fc>)
 8005fa4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	e7da      	b.n	8005f64 <_dtoa_r+0xa4>
 8005fae:	aa10      	add	r2, sp, #64	; 0x40
 8005fb0:	a911      	add	r1, sp, #68	; 0x44
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	eeb0 0a48 	vmov.f32	s0, s16
 8005fb8:	eef0 0a68 	vmov.f32	s1, s17
 8005fbc:	f001 f994 	bl	80072e8 <__d2b>
 8005fc0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005fc4:	4682      	mov	sl, r0
 8005fc6:	2d00      	cmp	r5, #0
 8005fc8:	d07f      	beq.n	80060ca <_dtoa_r+0x20a>
 8005fca:	ee18 3a90 	vmov	r3, s17
 8005fce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fd2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005fd6:	ec51 0b18 	vmov	r0, r1, d8
 8005fda:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005fde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005fe2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	2200      	movs	r2, #0
 8005fea:	4b75      	ldr	r3, [pc, #468]	; (80061c0 <_dtoa_r+0x300>)
 8005fec:	f7fa f954 	bl	8000298 <__aeabi_dsub>
 8005ff0:	a367      	add	r3, pc, #412	; (adr r3, 8006190 <_dtoa_r+0x2d0>)
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	f7fa fb07 	bl	8000608 <__aeabi_dmul>
 8005ffa:	a367      	add	r3, pc, #412	; (adr r3, 8006198 <_dtoa_r+0x2d8>)
 8005ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006000:	f7fa f94c 	bl	800029c <__adddf3>
 8006004:	4606      	mov	r6, r0
 8006006:	4628      	mov	r0, r5
 8006008:	460f      	mov	r7, r1
 800600a:	f7fa fa93 	bl	8000534 <__aeabi_i2d>
 800600e:	a364      	add	r3, pc, #400	; (adr r3, 80061a0 <_dtoa_r+0x2e0>)
 8006010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006014:	f7fa faf8 	bl	8000608 <__aeabi_dmul>
 8006018:	4602      	mov	r2, r0
 800601a:	460b      	mov	r3, r1
 800601c:	4630      	mov	r0, r6
 800601e:	4639      	mov	r1, r7
 8006020:	f7fa f93c 	bl	800029c <__adddf3>
 8006024:	4606      	mov	r6, r0
 8006026:	460f      	mov	r7, r1
 8006028:	f7fa fd9e 	bl	8000b68 <__aeabi_d2iz>
 800602c:	2200      	movs	r2, #0
 800602e:	4683      	mov	fp, r0
 8006030:	2300      	movs	r3, #0
 8006032:	4630      	mov	r0, r6
 8006034:	4639      	mov	r1, r7
 8006036:	f7fa fd59 	bl	8000aec <__aeabi_dcmplt>
 800603a:	b148      	cbz	r0, 8006050 <_dtoa_r+0x190>
 800603c:	4658      	mov	r0, fp
 800603e:	f7fa fa79 	bl	8000534 <__aeabi_i2d>
 8006042:	4632      	mov	r2, r6
 8006044:	463b      	mov	r3, r7
 8006046:	f7fa fd47 	bl	8000ad8 <__aeabi_dcmpeq>
 800604a:	b908      	cbnz	r0, 8006050 <_dtoa_r+0x190>
 800604c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006050:	f1bb 0f16 	cmp.w	fp, #22
 8006054:	d857      	bhi.n	8006106 <_dtoa_r+0x246>
 8006056:	4b5b      	ldr	r3, [pc, #364]	; (80061c4 <_dtoa_r+0x304>)
 8006058:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800605c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006060:	ec51 0b18 	vmov	r0, r1, d8
 8006064:	f7fa fd42 	bl	8000aec <__aeabi_dcmplt>
 8006068:	2800      	cmp	r0, #0
 800606a:	d04e      	beq.n	800610a <_dtoa_r+0x24a>
 800606c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006070:	2300      	movs	r3, #0
 8006072:	930c      	str	r3, [sp, #48]	; 0x30
 8006074:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006076:	1b5b      	subs	r3, r3, r5
 8006078:	1e5a      	subs	r2, r3, #1
 800607a:	bf45      	ittet	mi
 800607c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006080:	9305      	strmi	r3, [sp, #20]
 8006082:	2300      	movpl	r3, #0
 8006084:	2300      	movmi	r3, #0
 8006086:	9206      	str	r2, [sp, #24]
 8006088:	bf54      	ite	pl
 800608a:	9305      	strpl	r3, [sp, #20]
 800608c:	9306      	strmi	r3, [sp, #24]
 800608e:	f1bb 0f00 	cmp.w	fp, #0
 8006092:	db3c      	blt.n	800610e <_dtoa_r+0x24e>
 8006094:	9b06      	ldr	r3, [sp, #24]
 8006096:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800609a:	445b      	add	r3, fp
 800609c:	9306      	str	r3, [sp, #24]
 800609e:	2300      	movs	r3, #0
 80060a0:	9308      	str	r3, [sp, #32]
 80060a2:	9b07      	ldr	r3, [sp, #28]
 80060a4:	2b09      	cmp	r3, #9
 80060a6:	d868      	bhi.n	800617a <_dtoa_r+0x2ba>
 80060a8:	2b05      	cmp	r3, #5
 80060aa:	bfc4      	itt	gt
 80060ac:	3b04      	subgt	r3, #4
 80060ae:	9307      	strgt	r3, [sp, #28]
 80060b0:	9b07      	ldr	r3, [sp, #28]
 80060b2:	f1a3 0302 	sub.w	r3, r3, #2
 80060b6:	bfcc      	ite	gt
 80060b8:	2500      	movgt	r5, #0
 80060ba:	2501      	movle	r5, #1
 80060bc:	2b03      	cmp	r3, #3
 80060be:	f200 8085 	bhi.w	80061cc <_dtoa_r+0x30c>
 80060c2:	e8df f003 	tbb	[pc, r3]
 80060c6:	3b2e      	.short	0x3b2e
 80060c8:	5839      	.short	0x5839
 80060ca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80060ce:	441d      	add	r5, r3
 80060d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80060d4:	2b20      	cmp	r3, #32
 80060d6:	bfc1      	itttt	gt
 80060d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060dc:	fa08 f803 	lslgt.w	r8, r8, r3
 80060e0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80060e4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80060e8:	bfd6      	itet	le
 80060ea:	f1c3 0320 	rsble	r3, r3, #32
 80060ee:	ea48 0003 	orrgt.w	r0, r8, r3
 80060f2:	fa06 f003 	lslle.w	r0, r6, r3
 80060f6:	f7fa fa0d 	bl	8000514 <__aeabi_ui2d>
 80060fa:	2201      	movs	r2, #1
 80060fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006100:	3d01      	subs	r5, #1
 8006102:	920e      	str	r2, [sp, #56]	; 0x38
 8006104:	e76f      	b.n	8005fe6 <_dtoa_r+0x126>
 8006106:	2301      	movs	r3, #1
 8006108:	e7b3      	b.n	8006072 <_dtoa_r+0x1b2>
 800610a:	900c      	str	r0, [sp, #48]	; 0x30
 800610c:	e7b2      	b.n	8006074 <_dtoa_r+0x1b4>
 800610e:	9b05      	ldr	r3, [sp, #20]
 8006110:	eba3 030b 	sub.w	r3, r3, fp
 8006114:	9305      	str	r3, [sp, #20]
 8006116:	f1cb 0300 	rsb	r3, fp, #0
 800611a:	9308      	str	r3, [sp, #32]
 800611c:	2300      	movs	r3, #0
 800611e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006120:	e7bf      	b.n	80060a2 <_dtoa_r+0x1e2>
 8006122:	2300      	movs	r3, #0
 8006124:	9309      	str	r3, [sp, #36]	; 0x24
 8006126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006128:	2b00      	cmp	r3, #0
 800612a:	dc52      	bgt.n	80061d2 <_dtoa_r+0x312>
 800612c:	2301      	movs	r3, #1
 800612e:	9301      	str	r3, [sp, #4]
 8006130:	9304      	str	r3, [sp, #16]
 8006132:	461a      	mov	r2, r3
 8006134:	920a      	str	r2, [sp, #40]	; 0x28
 8006136:	e00b      	b.n	8006150 <_dtoa_r+0x290>
 8006138:	2301      	movs	r3, #1
 800613a:	e7f3      	b.n	8006124 <_dtoa_r+0x264>
 800613c:	2300      	movs	r3, #0
 800613e:	9309      	str	r3, [sp, #36]	; 0x24
 8006140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006142:	445b      	add	r3, fp
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	3301      	adds	r3, #1
 8006148:	2b01      	cmp	r3, #1
 800614a:	9304      	str	r3, [sp, #16]
 800614c:	bfb8      	it	lt
 800614e:	2301      	movlt	r3, #1
 8006150:	69e0      	ldr	r0, [r4, #28]
 8006152:	2100      	movs	r1, #0
 8006154:	2204      	movs	r2, #4
 8006156:	f102 0614 	add.w	r6, r2, #20
 800615a:	429e      	cmp	r6, r3
 800615c:	d93d      	bls.n	80061da <_dtoa_r+0x31a>
 800615e:	6041      	str	r1, [r0, #4]
 8006160:	4620      	mov	r0, r4
 8006162:	f000 fd9f 	bl	8006ca4 <_Balloc>
 8006166:	9000      	str	r0, [sp, #0]
 8006168:	2800      	cmp	r0, #0
 800616a:	d139      	bne.n	80061e0 <_dtoa_r+0x320>
 800616c:	4b16      	ldr	r3, [pc, #88]	; (80061c8 <_dtoa_r+0x308>)
 800616e:	4602      	mov	r2, r0
 8006170:	f240 11af 	movw	r1, #431	; 0x1af
 8006174:	e6bd      	b.n	8005ef2 <_dtoa_r+0x32>
 8006176:	2301      	movs	r3, #1
 8006178:	e7e1      	b.n	800613e <_dtoa_r+0x27e>
 800617a:	2501      	movs	r5, #1
 800617c:	2300      	movs	r3, #0
 800617e:	9307      	str	r3, [sp, #28]
 8006180:	9509      	str	r5, [sp, #36]	; 0x24
 8006182:	f04f 33ff 	mov.w	r3, #4294967295
 8006186:	9301      	str	r3, [sp, #4]
 8006188:	9304      	str	r3, [sp, #16]
 800618a:	2200      	movs	r2, #0
 800618c:	2312      	movs	r3, #18
 800618e:	e7d1      	b.n	8006134 <_dtoa_r+0x274>
 8006190:	636f4361 	.word	0x636f4361
 8006194:	3fd287a7 	.word	0x3fd287a7
 8006198:	8b60c8b3 	.word	0x8b60c8b3
 800619c:	3fc68a28 	.word	0x3fc68a28
 80061a0:	509f79fb 	.word	0x509f79fb
 80061a4:	3fd34413 	.word	0x3fd34413
 80061a8:	0800855d 	.word	0x0800855d
 80061ac:	08008574 	.word	0x08008574
 80061b0:	7ff00000 	.word	0x7ff00000
 80061b4:	08008559 	.word	0x08008559
 80061b8:	08008550 	.word	0x08008550
 80061bc:	0800852d 	.word	0x0800852d
 80061c0:	3ff80000 	.word	0x3ff80000
 80061c4:	08008660 	.word	0x08008660
 80061c8:	080085cc 	.word	0x080085cc
 80061cc:	2301      	movs	r3, #1
 80061ce:	9309      	str	r3, [sp, #36]	; 0x24
 80061d0:	e7d7      	b.n	8006182 <_dtoa_r+0x2c2>
 80061d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	9304      	str	r3, [sp, #16]
 80061d8:	e7ba      	b.n	8006150 <_dtoa_r+0x290>
 80061da:	3101      	adds	r1, #1
 80061dc:	0052      	lsls	r2, r2, #1
 80061de:	e7ba      	b.n	8006156 <_dtoa_r+0x296>
 80061e0:	69e3      	ldr	r3, [r4, #28]
 80061e2:	9a00      	ldr	r2, [sp, #0]
 80061e4:	601a      	str	r2, [r3, #0]
 80061e6:	9b04      	ldr	r3, [sp, #16]
 80061e8:	2b0e      	cmp	r3, #14
 80061ea:	f200 80a8 	bhi.w	800633e <_dtoa_r+0x47e>
 80061ee:	2d00      	cmp	r5, #0
 80061f0:	f000 80a5 	beq.w	800633e <_dtoa_r+0x47e>
 80061f4:	f1bb 0f00 	cmp.w	fp, #0
 80061f8:	dd38      	ble.n	800626c <_dtoa_r+0x3ac>
 80061fa:	4bc0      	ldr	r3, [pc, #768]	; (80064fc <_dtoa_r+0x63c>)
 80061fc:	f00b 020f 	and.w	r2, fp, #15
 8006200:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006204:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006208:	e9d3 6700 	ldrd	r6, r7, [r3]
 800620c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006210:	d019      	beq.n	8006246 <_dtoa_r+0x386>
 8006212:	4bbb      	ldr	r3, [pc, #748]	; (8006500 <_dtoa_r+0x640>)
 8006214:	ec51 0b18 	vmov	r0, r1, d8
 8006218:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800621c:	f7fa fb1e 	bl	800085c <__aeabi_ddiv>
 8006220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006224:	f008 080f 	and.w	r8, r8, #15
 8006228:	2503      	movs	r5, #3
 800622a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006500 <_dtoa_r+0x640>
 800622e:	f1b8 0f00 	cmp.w	r8, #0
 8006232:	d10a      	bne.n	800624a <_dtoa_r+0x38a>
 8006234:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006238:	4632      	mov	r2, r6
 800623a:	463b      	mov	r3, r7
 800623c:	f7fa fb0e 	bl	800085c <__aeabi_ddiv>
 8006240:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006244:	e02b      	b.n	800629e <_dtoa_r+0x3de>
 8006246:	2502      	movs	r5, #2
 8006248:	e7ef      	b.n	800622a <_dtoa_r+0x36a>
 800624a:	f018 0f01 	tst.w	r8, #1
 800624e:	d008      	beq.n	8006262 <_dtoa_r+0x3a2>
 8006250:	4630      	mov	r0, r6
 8006252:	4639      	mov	r1, r7
 8006254:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006258:	f7fa f9d6 	bl	8000608 <__aeabi_dmul>
 800625c:	3501      	adds	r5, #1
 800625e:	4606      	mov	r6, r0
 8006260:	460f      	mov	r7, r1
 8006262:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006266:	f109 0908 	add.w	r9, r9, #8
 800626a:	e7e0      	b.n	800622e <_dtoa_r+0x36e>
 800626c:	f000 809f 	beq.w	80063ae <_dtoa_r+0x4ee>
 8006270:	f1cb 0600 	rsb	r6, fp, #0
 8006274:	4ba1      	ldr	r3, [pc, #644]	; (80064fc <_dtoa_r+0x63c>)
 8006276:	4fa2      	ldr	r7, [pc, #648]	; (8006500 <_dtoa_r+0x640>)
 8006278:	f006 020f 	and.w	r2, r6, #15
 800627c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	ec51 0b18 	vmov	r0, r1, d8
 8006288:	f7fa f9be 	bl	8000608 <__aeabi_dmul>
 800628c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006290:	1136      	asrs	r6, r6, #4
 8006292:	2300      	movs	r3, #0
 8006294:	2502      	movs	r5, #2
 8006296:	2e00      	cmp	r6, #0
 8006298:	d17e      	bne.n	8006398 <_dtoa_r+0x4d8>
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1d0      	bne.n	8006240 <_dtoa_r+0x380>
 800629e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 8084 	beq.w	80063b2 <_dtoa_r+0x4f2>
 80062aa:	4b96      	ldr	r3, [pc, #600]	; (8006504 <_dtoa_r+0x644>)
 80062ac:	2200      	movs	r2, #0
 80062ae:	4640      	mov	r0, r8
 80062b0:	4649      	mov	r1, r9
 80062b2:	f7fa fc1b 	bl	8000aec <__aeabi_dcmplt>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d07b      	beq.n	80063b2 <_dtoa_r+0x4f2>
 80062ba:	9b04      	ldr	r3, [sp, #16]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d078      	beq.n	80063b2 <_dtoa_r+0x4f2>
 80062c0:	9b01      	ldr	r3, [sp, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	dd39      	ble.n	800633a <_dtoa_r+0x47a>
 80062c6:	4b90      	ldr	r3, [pc, #576]	; (8006508 <_dtoa_r+0x648>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	4640      	mov	r0, r8
 80062cc:	4649      	mov	r1, r9
 80062ce:	f7fa f99b 	bl	8000608 <__aeabi_dmul>
 80062d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062d6:	9e01      	ldr	r6, [sp, #4]
 80062d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80062dc:	3501      	adds	r5, #1
 80062de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80062e2:	4628      	mov	r0, r5
 80062e4:	f7fa f926 	bl	8000534 <__aeabi_i2d>
 80062e8:	4642      	mov	r2, r8
 80062ea:	464b      	mov	r3, r9
 80062ec:	f7fa f98c 	bl	8000608 <__aeabi_dmul>
 80062f0:	4b86      	ldr	r3, [pc, #536]	; (800650c <_dtoa_r+0x64c>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	f7f9 ffd2 	bl	800029c <__adddf3>
 80062f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80062fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006300:	9303      	str	r3, [sp, #12]
 8006302:	2e00      	cmp	r6, #0
 8006304:	d158      	bne.n	80063b8 <_dtoa_r+0x4f8>
 8006306:	4b82      	ldr	r3, [pc, #520]	; (8006510 <_dtoa_r+0x650>)
 8006308:	2200      	movs	r2, #0
 800630a:	4640      	mov	r0, r8
 800630c:	4649      	mov	r1, r9
 800630e:	f7f9 ffc3 	bl	8000298 <__aeabi_dsub>
 8006312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006316:	4680      	mov	r8, r0
 8006318:	4689      	mov	r9, r1
 800631a:	f7fa fc05 	bl	8000b28 <__aeabi_dcmpgt>
 800631e:	2800      	cmp	r0, #0
 8006320:	f040 8296 	bne.w	8006850 <_dtoa_r+0x990>
 8006324:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006328:	4640      	mov	r0, r8
 800632a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800632e:	4649      	mov	r1, r9
 8006330:	f7fa fbdc 	bl	8000aec <__aeabi_dcmplt>
 8006334:	2800      	cmp	r0, #0
 8006336:	f040 8289 	bne.w	800684c <_dtoa_r+0x98c>
 800633a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800633e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006340:	2b00      	cmp	r3, #0
 8006342:	f2c0 814e 	blt.w	80065e2 <_dtoa_r+0x722>
 8006346:	f1bb 0f0e 	cmp.w	fp, #14
 800634a:	f300 814a 	bgt.w	80065e2 <_dtoa_r+0x722>
 800634e:	4b6b      	ldr	r3, [pc, #428]	; (80064fc <_dtoa_r+0x63c>)
 8006350:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006354:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800635a:	2b00      	cmp	r3, #0
 800635c:	f280 80dc 	bge.w	8006518 <_dtoa_r+0x658>
 8006360:	9b04      	ldr	r3, [sp, #16]
 8006362:	2b00      	cmp	r3, #0
 8006364:	f300 80d8 	bgt.w	8006518 <_dtoa_r+0x658>
 8006368:	f040 826f 	bne.w	800684a <_dtoa_r+0x98a>
 800636c:	4b68      	ldr	r3, [pc, #416]	; (8006510 <_dtoa_r+0x650>)
 800636e:	2200      	movs	r2, #0
 8006370:	4640      	mov	r0, r8
 8006372:	4649      	mov	r1, r9
 8006374:	f7fa f948 	bl	8000608 <__aeabi_dmul>
 8006378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800637c:	f7fa fbca 	bl	8000b14 <__aeabi_dcmpge>
 8006380:	9e04      	ldr	r6, [sp, #16]
 8006382:	4637      	mov	r7, r6
 8006384:	2800      	cmp	r0, #0
 8006386:	f040 8245 	bne.w	8006814 <_dtoa_r+0x954>
 800638a:	9d00      	ldr	r5, [sp, #0]
 800638c:	2331      	movs	r3, #49	; 0x31
 800638e:	f805 3b01 	strb.w	r3, [r5], #1
 8006392:	f10b 0b01 	add.w	fp, fp, #1
 8006396:	e241      	b.n	800681c <_dtoa_r+0x95c>
 8006398:	07f2      	lsls	r2, r6, #31
 800639a:	d505      	bpl.n	80063a8 <_dtoa_r+0x4e8>
 800639c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a0:	f7fa f932 	bl	8000608 <__aeabi_dmul>
 80063a4:	3501      	adds	r5, #1
 80063a6:	2301      	movs	r3, #1
 80063a8:	1076      	asrs	r6, r6, #1
 80063aa:	3708      	adds	r7, #8
 80063ac:	e773      	b.n	8006296 <_dtoa_r+0x3d6>
 80063ae:	2502      	movs	r5, #2
 80063b0:	e775      	b.n	800629e <_dtoa_r+0x3de>
 80063b2:	9e04      	ldr	r6, [sp, #16]
 80063b4:	465f      	mov	r7, fp
 80063b6:	e792      	b.n	80062de <_dtoa_r+0x41e>
 80063b8:	9900      	ldr	r1, [sp, #0]
 80063ba:	4b50      	ldr	r3, [pc, #320]	; (80064fc <_dtoa_r+0x63c>)
 80063bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80063c0:	4431      	add	r1, r6
 80063c2:	9102      	str	r1, [sp, #8]
 80063c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063c6:	eeb0 9a47 	vmov.f32	s18, s14
 80063ca:	eef0 9a67 	vmov.f32	s19, s15
 80063ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80063d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063d6:	2900      	cmp	r1, #0
 80063d8:	d044      	beq.n	8006464 <_dtoa_r+0x5a4>
 80063da:	494e      	ldr	r1, [pc, #312]	; (8006514 <_dtoa_r+0x654>)
 80063dc:	2000      	movs	r0, #0
 80063de:	f7fa fa3d 	bl	800085c <__aeabi_ddiv>
 80063e2:	ec53 2b19 	vmov	r2, r3, d9
 80063e6:	f7f9 ff57 	bl	8000298 <__aeabi_dsub>
 80063ea:	9d00      	ldr	r5, [sp, #0]
 80063ec:	ec41 0b19 	vmov	d9, r0, r1
 80063f0:	4649      	mov	r1, r9
 80063f2:	4640      	mov	r0, r8
 80063f4:	f7fa fbb8 	bl	8000b68 <__aeabi_d2iz>
 80063f8:	4606      	mov	r6, r0
 80063fa:	f7fa f89b 	bl	8000534 <__aeabi_i2d>
 80063fe:	4602      	mov	r2, r0
 8006400:	460b      	mov	r3, r1
 8006402:	4640      	mov	r0, r8
 8006404:	4649      	mov	r1, r9
 8006406:	f7f9 ff47 	bl	8000298 <__aeabi_dsub>
 800640a:	3630      	adds	r6, #48	; 0x30
 800640c:	f805 6b01 	strb.w	r6, [r5], #1
 8006410:	ec53 2b19 	vmov	r2, r3, d9
 8006414:	4680      	mov	r8, r0
 8006416:	4689      	mov	r9, r1
 8006418:	f7fa fb68 	bl	8000aec <__aeabi_dcmplt>
 800641c:	2800      	cmp	r0, #0
 800641e:	d164      	bne.n	80064ea <_dtoa_r+0x62a>
 8006420:	4642      	mov	r2, r8
 8006422:	464b      	mov	r3, r9
 8006424:	4937      	ldr	r1, [pc, #220]	; (8006504 <_dtoa_r+0x644>)
 8006426:	2000      	movs	r0, #0
 8006428:	f7f9 ff36 	bl	8000298 <__aeabi_dsub>
 800642c:	ec53 2b19 	vmov	r2, r3, d9
 8006430:	f7fa fb5c 	bl	8000aec <__aeabi_dcmplt>
 8006434:	2800      	cmp	r0, #0
 8006436:	f040 80b6 	bne.w	80065a6 <_dtoa_r+0x6e6>
 800643a:	9b02      	ldr	r3, [sp, #8]
 800643c:	429d      	cmp	r5, r3
 800643e:	f43f af7c 	beq.w	800633a <_dtoa_r+0x47a>
 8006442:	4b31      	ldr	r3, [pc, #196]	; (8006508 <_dtoa_r+0x648>)
 8006444:	ec51 0b19 	vmov	r0, r1, d9
 8006448:	2200      	movs	r2, #0
 800644a:	f7fa f8dd 	bl	8000608 <__aeabi_dmul>
 800644e:	4b2e      	ldr	r3, [pc, #184]	; (8006508 <_dtoa_r+0x648>)
 8006450:	ec41 0b19 	vmov	d9, r0, r1
 8006454:	2200      	movs	r2, #0
 8006456:	4640      	mov	r0, r8
 8006458:	4649      	mov	r1, r9
 800645a:	f7fa f8d5 	bl	8000608 <__aeabi_dmul>
 800645e:	4680      	mov	r8, r0
 8006460:	4689      	mov	r9, r1
 8006462:	e7c5      	b.n	80063f0 <_dtoa_r+0x530>
 8006464:	ec51 0b17 	vmov	r0, r1, d7
 8006468:	f7fa f8ce 	bl	8000608 <__aeabi_dmul>
 800646c:	9b02      	ldr	r3, [sp, #8]
 800646e:	9d00      	ldr	r5, [sp, #0]
 8006470:	930f      	str	r3, [sp, #60]	; 0x3c
 8006472:	ec41 0b19 	vmov	d9, r0, r1
 8006476:	4649      	mov	r1, r9
 8006478:	4640      	mov	r0, r8
 800647a:	f7fa fb75 	bl	8000b68 <__aeabi_d2iz>
 800647e:	4606      	mov	r6, r0
 8006480:	f7fa f858 	bl	8000534 <__aeabi_i2d>
 8006484:	3630      	adds	r6, #48	; 0x30
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4640      	mov	r0, r8
 800648c:	4649      	mov	r1, r9
 800648e:	f7f9 ff03 	bl	8000298 <__aeabi_dsub>
 8006492:	f805 6b01 	strb.w	r6, [r5], #1
 8006496:	9b02      	ldr	r3, [sp, #8]
 8006498:	429d      	cmp	r5, r3
 800649a:	4680      	mov	r8, r0
 800649c:	4689      	mov	r9, r1
 800649e:	f04f 0200 	mov.w	r2, #0
 80064a2:	d124      	bne.n	80064ee <_dtoa_r+0x62e>
 80064a4:	4b1b      	ldr	r3, [pc, #108]	; (8006514 <_dtoa_r+0x654>)
 80064a6:	ec51 0b19 	vmov	r0, r1, d9
 80064aa:	f7f9 fef7 	bl	800029c <__adddf3>
 80064ae:	4602      	mov	r2, r0
 80064b0:	460b      	mov	r3, r1
 80064b2:	4640      	mov	r0, r8
 80064b4:	4649      	mov	r1, r9
 80064b6:	f7fa fb37 	bl	8000b28 <__aeabi_dcmpgt>
 80064ba:	2800      	cmp	r0, #0
 80064bc:	d173      	bne.n	80065a6 <_dtoa_r+0x6e6>
 80064be:	ec53 2b19 	vmov	r2, r3, d9
 80064c2:	4914      	ldr	r1, [pc, #80]	; (8006514 <_dtoa_r+0x654>)
 80064c4:	2000      	movs	r0, #0
 80064c6:	f7f9 fee7 	bl	8000298 <__aeabi_dsub>
 80064ca:	4602      	mov	r2, r0
 80064cc:	460b      	mov	r3, r1
 80064ce:	4640      	mov	r0, r8
 80064d0:	4649      	mov	r1, r9
 80064d2:	f7fa fb0b 	bl	8000aec <__aeabi_dcmplt>
 80064d6:	2800      	cmp	r0, #0
 80064d8:	f43f af2f 	beq.w	800633a <_dtoa_r+0x47a>
 80064dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80064de:	1e6b      	subs	r3, r5, #1
 80064e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80064e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80064e6:	2b30      	cmp	r3, #48	; 0x30
 80064e8:	d0f8      	beq.n	80064dc <_dtoa_r+0x61c>
 80064ea:	46bb      	mov	fp, r7
 80064ec:	e04a      	b.n	8006584 <_dtoa_r+0x6c4>
 80064ee:	4b06      	ldr	r3, [pc, #24]	; (8006508 <_dtoa_r+0x648>)
 80064f0:	f7fa f88a 	bl	8000608 <__aeabi_dmul>
 80064f4:	4680      	mov	r8, r0
 80064f6:	4689      	mov	r9, r1
 80064f8:	e7bd      	b.n	8006476 <_dtoa_r+0x5b6>
 80064fa:	bf00      	nop
 80064fc:	08008660 	.word	0x08008660
 8006500:	08008638 	.word	0x08008638
 8006504:	3ff00000 	.word	0x3ff00000
 8006508:	40240000 	.word	0x40240000
 800650c:	401c0000 	.word	0x401c0000
 8006510:	40140000 	.word	0x40140000
 8006514:	3fe00000 	.word	0x3fe00000
 8006518:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800651c:	9d00      	ldr	r5, [sp, #0]
 800651e:	4642      	mov	r2, r8
 8006520:	464b      	mov	r3, r9
 8006522:	4630      	mov	r0, r6
 8006524:	4639      	mov	r1, r7
 8006526:	f7fa f999 	bl	800085c <__aeabi_ddiv>
 800652a:	f7fa fb1d 	bl	8000b68 <__aeabi_d2iz>
 800652e:	9001      	str	r0, [sp, #4]
 8006530:	f7fa f800 	bl	8000534 <__aeabi_i2d>
 8006534:	4642      	mov	r2, r8
 8006536:	464b      	mov	r3, r9
 8006538:	f7fa f866 	bl	8000608 <__aeabi_dmul>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4630      	mov	r0, r6
 8006542:	4639      	mov	r1, r7
 8006544:	f7f9 fea8 	bl	8000298 <__aeabi_dsub>
 8006548:	9e01      	ldr	r6, [sp, #4]
 800654a:	9f04      	ldr	r7, [sp, #16]
 800654c:	3630      	adds	r6, #48	; 0x30
 800654e:	f805 6b01 	strb.w	r6, [r5], #1
 8006552:	9e00      	ldr	r6, [sp, #0]
 8006554:	1bae      	subs	r6, r5, r6
 8006556:	42b7      	cmp	r7, r6
 8006558:	4602      	mov	r2, r0
 800655a:	460b      	mov	r3, r1
 800655c:	d134      	bne.n	80065c8 <_dtoa_r+0x708>
 800655e:	f7f9 fe9d 	bl	800029c <__adddf3>
 8006562:	4642      	mov	r2, r8
 8006564:	464b      	mov	r3, r9
 8006566:	4606      	mov	r6, r0
 8006568:	460f      	mov	r7, r1
 800656a:	f7fa fadd 	bl	8000b28 <__aeabi_dcmpgt>
 800656e:	b9c8      	cbnz	r0, 80065a4 <_dtoa_r+0x6e4>
 8006570:	4642      	mov	r2, r8
 8006572:	464b      	mov	r3, r9
 8006574:	4630      	mov	r0, r6
 8006576:	4639      	mov	r1, r7
 8006578:	f7fa faae 	bl	8000ad8 <__aeabi_dcmpeq>
 800657c:	b110      	cbz	r0, 8006584 <_dtoa_r+0x6c4>
 800657e:	9b01      	ldr	r3, [sp, #4]
 8006580:	07db      	lsls	r3, r3, #31
 8006582:	d40f      	bmi.n	80065a4 <_dtoa_r+0x6e4>
 8006584:	4651      	mov	r1, sl
 8006586:	4620      	mov	r0, r4
 8006588:	f000 fbcc 	bl	8006d24 <_Bfree>
 800658c:	2300      	movs	r3, #0
 800658e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006590:	702b      	strb	r3, [r5, #0]
 8006592:	f10b 0301 	add.w	r3, fp, #1
 8006596:	6013      	str	r3, [r2, #0]
 8006598:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800659a:	2b00      	cmp	r3, #0
 800659c:	f43f ace2 	beq.w	8005f64 <_dtoa_r+0xa4>
 80065a0:	601d      	str	r5, [r3, #0]
 80065a2:	e4df      	b.n	8005f64 <_dtoa_r+0xa4>
 80065a4:	465f      	mov	r7, fp
 80065a6:	462b      	mov	r3, r5
 80065a8:	461d      	mov	r5, r3
 80065aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065ae:	2a39      	cmp	r2, #57	; 0x39
 80065b0:	d106      	bne.n	80065c0 <_dtoa_r+0x700>
 80065b2:	9a00      	ldr	r2, [sp, #0]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d1f7      	bne.n	80065a8 <_dtoa_r+0x6e8>
 80065b8:	9900      	ldr	r1, [sp, #0]
 80065ba:	2230      	movs	r2, #48	; 0x30
 80065bc:	3701      	adds	r7, #1
 80065be:	700a      	strb	r2, [r1, #0]
 80065c0:	781a      	ldrb	r2, [r3, #0]
 80065c2:	3201      	adds	r2, #1
 80065c4:	701a      	strb	r2, [r3, #0]
 80065c6:	e790      	b.n	80064ea <_dtoa_r+0x62a>
 80065c8:	4ba3      	ldr	r3, [pc, #652]	; (8006858 <_dtoa_r+0x998>)
 80065ca:	2200      	movs	r2, #0
 80065cc:	f7fa f81c 	bl	8000608 <__aeabi_dmul>
 80065d0:	2200      	movs	r2, #0
 80065d2:	2300      	movs	r3, #0
 80065d4:	4606      	mov	r6, r0
 80065d6:	460f      	mov	r7, r1
 80065d8:	f7fa fa7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80065dc:	2800      	cmp	r0, #0
 80065de:	d09e      	beq.n	800651e <_dtoa_r+0x65e>
 80065e0:	e7d0      	b.n	8006584 <_dtoa_r+0x6c4>
 80065e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065e4:	2a00      	cmp	r2, #0
 80065e6:	f000 80ca 	beq.w	800677e <_dtoa_r+0x8be>
 80065ea:	9a07      	ldr	r2, [sp, #28]
 80065ec:	2a01      	cmp	r2, #1
 80065ee:	f300 80ad 	bgt.w	800674c <_dtoa_r+0x88c>
 80065f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	f000 80a5 	beq.w	8006744 <_dtoa_r+0x884>
 80065fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80065fe:	9e08      	ldr	r6, [sp, #32]
 8006600:	9d05      	ldr	r5, [sp, #20]
 8006602:	9a05      	ldr	r2, [sp, #20]
 8006604:	441a      	add	r2, r3
 8006606:	9205      	str	r2, [sp, #20]
 8006608:	9a06      	ldr	r2, [sp, #24]
 800660a:	2101      	movs	r1, #1
 800660c:	441a      	add	r2, r3
 800660e:	4620      	mov	r0, r4
 8006610:	9206      	str	r2, [sp, #24]
 8006612:	f000 fc3d 	bl	8006e90 <__i2b>
 8006616:	4607      	mov	r7, r0
 8006618:	b165      	cbz	r5, 8006634 <_dtoa_r+0x774>
 800661a:	9b06      	ldr	r3, [sp, #24]
 800661c:	2b00      	cmp	r3, #0
 800661e:	dd09      	ble.n	8006634 <_dtoa_r+0x774>
 8006620:	42ab      	cmp	r3, r5
 8006622:	9a05      	ldr	r2, [sp, #20]
 8006624:	bfa8      	it	ge
 8006626:	462b      	movge	r3, r5
 8006628:	1ad2      	subs	r2, r2, r3
 800662a:	9205      	str	r2, [sp, #20]
 800662c:	9a06      	ldr	r2, [sp, #24]
 800662e:	1aed      	subs	r5, r5, r3
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	9306      	str	r3, [sp, #24]
 8006634:	9b08      	ldr	r3, [sp, #32]
 8006636:	b1f3      	cbz	r3, 8006676 <_dtoa_r+0x7b6>
 8006638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800663a:	2b00      	cmp	r3, #0
 800663c:	f000 80a3 	beq.w	8006786 <_dtoa_r+0x8c6>
 8006640:	2e00      	cmp	r6, #0
 8006642:	dd10      	ble.n	8006666 <_dtoa_r+0x7a6>
 8006644:	4639      	mov	r1, r7
 8006646:	4632      	mov	r2, r6
 8006648:	4620      	mov	r0, r4
 800664a:	f000 fce1 	bl	8007010 <__pow5mult>
 800664e:	4652      	mov	r2, sl
 8006650:	4601      	mov	r1, r0
 8006652:	4607      	mov	r7, r0
 8006654:	4620      	mov	r0, r4
 8006656:	f000 fc31 	bl	8006ebc <__multiply>
 800665a:	4651      	mov	r1, sl
 800665c:	4680      	mov	r8, r0
 800665e:	4620      	mov	r0, r4
 8006660:	f000 fb60 	bl	8006d24 <_Bfree>
 8006664:	46c2      	mov	sl, r8
 8006666:	9b08      	ldr	r3, [sp, #32]
 8006668:	1b9a      	subs	r2, r3, r6
 800666a:	d004      	beq.n	8006676 <_dtoa_r+0x7b6>
 800666c:	4651      	mov	r1, sl
 800666e:	4620      	mov	r0, r4
 8006670:	f000 fcce 	bl	8007010 <__pow5mult>
 8006674:	4682      	mov	sl, r0
 8006676:	2101      	movs	r1, #1
 8006678:	4620      	mov	r0, r4
 800667a:	f000 fc09 	bl	8006e90 <__i2b>
 800667e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006680:	2b00      	cmp	r3, #0
 8006682:	4606      	mov	r6, r0
 8006684:	f340 8081 	ble.w	800678a <_dtoa_r+0x8ca>
 8006688:	461a      	mov	r2, r3
 800668a:	4601      	mov	r1, r0
 800668c:	4620      	mov	r0, r4
 800668e:	f000 fcbf 	bl	8007010 <__pow5mult>
 8006692:	9b07      	ldr	r3, [sp, #28]
 8006694:	2b01      	cmp	r3, #1
 8006696:	4606      	mov	r6, r0
 8006698:	dd7a      	ble.n	8006790 <_dtoa_r+0x8d0>
 800669a:	f04f 0800 	mov.w	r8, #0
 800669e:	6933      	ldr	r3, [r6, #16]
 80066a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80066a4:	6918      	ldr	r0, [r3, #16]
 80066a6:	f000 fba5 	bl	8006df4 <__hi0bits>
 80066aa:	f1c0 0020 	rsb	r0, r0, #32
 80066ae:	9b06      	ldr	r3, [sp, #24]
 80066b0:	4418      	add	r0, r3
 80066b2:	f010 001f 	ands.w	r0, r0, #31
 80066b6:	f000 8094 	beq.w	80067e2 <_dtoa_r+0x922>
 80066ba:	f1c0 0320 	rsb	r3, r0, #32
 80066be:	2b04      	cmp	r3, #4
 80066c0:	f340 8085 	ble.w	80067ce <_dtoa_r+0x90e>
 80066c4:	9b05      	ldr	r3, [sp, #20]
 80066c6:	f1c0 001c 	rsb	r0, r0, #28
 80066ca:	4403      	add	r3, r0
 80066cc:	9305      	str	r3, [sp, #20]
 80066ce:	9b06      	ldr	r3, [sp, #24]
 80066d0:	4403      	add	r3, r0
 80066d2:	4405      	add	r5, r0
 80066d4:	9306      	str	r3, [sp, #24]
 80066d6:	9b05      	ldr	r3, [sp, #20]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	dd05      	ble.n	80066e8 <_dtoa_r+0x828>
 80066dc:	4651      	mov	r1, sl
 80066de:	461a      	mov	r2, r3
 80066e0:	4620      	mov	r0, r4
 80066e2:	f000 fcef 	bl	80070c4 <__lshift>
 80066e6:	4682      	mov	sl, r0
 80066e8:	9b06      	ldr	r3, [sp, #24]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	dd05      	ble.n	80066fa <_dtoa_r+0x83a>
 80066ee:	4631      	mov	r1, r6
 80066f0:	461a      	mov	r2, r3
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 fce6 	bl	80070c4 <__lshift>
 80066f8:	4606      	mov	r6, r0
 80066fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d072      	beq.n	80067e6 <_dtoa_r+0x926>
 8006700:	4631      	mov	r1, r6
 8006702:	4650      	mov	r0, sl
 8006704:	f000 fd4a 	bl	800719c <__mcmp>
 8006708:	2800      	cmp	r0, #0
 800670a:	da6c      	bge.n	80067e6 <_dtoa_r+0x926>
 800670c:	2300      	movs	r3, #0
 800670e:	4651      	mov	r1, sl
 8006710:	220a      	movs	r2, #10
 8006712:	4620      	mov	r0, r4
 8006714:	f000 fb28 	bl	8006d68 <__multadd>
 8006718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800671a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800671e:	4682      	mov	sl, r0
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 81b0 	beq.w	8006a86 <_dtoa_r+0xbc6>
 8006726:	2300      	movs	r3, #0
 8006728:	4639      	mov	r1, r7
 800672a:	220a      	movs	r2, #10
 800672c:	4620      	mov	r0, r4
 800672e:	f000 fb1b 	bl	8006d68 <__multadd>
 8006732:	9b01      	ldr	r3, [sp, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	4607      	mov	r7, r0
 8006738:	f300 8096 	bgt.w	8006868 <_dtoa_r+0x9a8>
 800673c:	9b07      	ldr	r3, [sp, #28]
 800673e:	2b02      	cmp	r3, #2
 8006740:	dc59      	bgt.n	80067f6 <_dtoa_r+0x936>
 8006742:	e091      	b.n	8006868 <_dtoa_r+0x9a8>
 8006744:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006746:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800674a:	e758      	b.n	80065fe <_dtoa_r+0x73e>
 800674c:	9b04      	ldr	r3, [sp, #16]
 800674e:	1e5e      	subs	r6, r3, #1
 8006750:	9b08      	ldr	r3, [sp, #32]
 8006752:	42b3      	cmp	r3, r6
 8006754:	bfbf      	itttt	lt
 8006756:	9b08      	ldrlt	r3, [sp, #32]
 8006758:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800675a:	9608      	strlt	r6, [sp, #32]
 800675c:	1af3      	sublt	r3, r6, r3
 800675e:	bfb4      	ite	lt
 8006760:	18d2      	addlt	r2, r2, r3
 8006762:	1b9e      	subge	r6, r3, r6
 8006764:	9b04      	ldr	r3, [sp, #16]
 8006766:	bfbc      	itt	lt
 8006768:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800676a:	2600      	movlt	r6, #0
 800676c:	2b00      	cmp	r3, #0
 800676e:	bfb7      	itett	lt
 8006770:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006774:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006778:	1a9d      	sublt	r5, r3, r2
 800677a:	2300      	movlt	r3, #0
 800677c:	e741      	b.n	8006602 <_dtoa_r+0x742>
 800677e:	9e08      	ldr	r6, [sp, #32]
 8006780:	9d05      	ldr	r5, [sp, #20]
 8006782:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006784:	e748      	b.n	8006618 <_dtoa_r+0x758>
 8006786:	9a08      	ldr	r2, [sp, #32]
 8006788:	e770      	b.n	800666c <_dtoa_r+0x7ac>
 800678a:	9b07      	ldr	r3, [sp, #28]
 800678c:	2b01      	cmp	r3, #1
 800678e:	dc19      	bgt.n	80067c4 <_dtoa_r+0x904>
 8006790:	9b02      	ldr	r3, [sp, #8]
 8006792:	b9bb      	cbnz	r3, 80067c4 <_dtoa_r+0x904>
 8006794:	9b03      	ldr	r3, [sp, #12]
 8006796:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800679a:	b99b      	cbnz	r3, 80067c4 <_dtoa_r+0x904>
 800679c:	9b03      	ldr	r3, [sp, #12]
 800679e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067a2:	0d1b      	lsrs	r3, r3, #20
 80067a4:	051b      	lsls	r3, r3, #20
 80067a6:	b183      	cbz	r3, 80067ca <_dtoa_r+0x90a>
 80067a8:	9b05      	ldr	r3, [sp, #20]
 80067aa:	3301      	adds	r3, #1
 80067ac:	9305      	str	r3, [sp, #20]
 80067ae:	9b06      	ldr	r3, [sp, #24]
 80067b0:	3301      	adds	r3, #1
 80067b2:	9306      	str	r3, [sp, #24]
 80067b4:	f04f 0801 	mov.w	r8, #1
 80067b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f47f af6f 	bne.w	800669e <_dtoa_r+0x7de>
 80067c0:	2001      	movs	r0, #1
 80067c2:	e774      	b.n	80066ae <_dtoa_r+0x7ee>
 80067c4:	f04f 0800 	mov.w	r8, #0
 80067c8:	e7f6      	b.n	80067b8 <_dtoa_r+0x8f8>
 80067ca:	4698      	mov	r8, r3
 80067cc:	e7f4      	b.n	80067b8 <_dtoa_r+0x8f8>
 80067ce:	d082      	beq.n	80066d6 <_dtoa_r+0x816>
 80067d0:	9a05      	ldr	r2, [sp, #20]
 80067d2:	331c      	adds	r3, #28
 80067d4:	441a      	add	r2, r3
 80067d6:	9205      	str	r2, [sp, #20]
 80067d8:	9a06      	ldr	r2, [sp, #24]
 80067da:	441a      	add	r2, r3
 80067dc:	441d      	add	r5, r3
 80067de:	9206      	str	r2, [sp, #24]
 80067e0:	e779      	b.n	80066d6 <_dtoa_r+0x816>
 80067e2:	4603      	mov	r3, r0
 80067e4:	e7f4      	b.n	80067d0 <_dtoa_r+0x910>
 80067e6:	9b04      	ldr	r3, [sp, #16]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	dc37      	bgt.n	800685c <_dtoa_r+0x99c>
 80067ec:	9b07      	ldr	r3, [sp, #28]
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	dd34      	ble.n	800685c <_dtoa_r+0x99c>
 80067f2:	9b04      	ldr	r3, [sp, #16]
 80067f4:	9301      	str	r3, [sp, #4]
 80067f6:	9b01      	ldr	r3, [sp, #4]
 80067f8:	b963      	cbnz	r3, 8006814 <_dtoa_r+0x954>
 80067fa:	4631      	mov	r1, r6
 80067fc:	2205      	movs	r2, #5
 80067fe:	4620      	mov	r0, r4
 8006800:	f000 fab2 	bl	8006d68 <__multadd>
 8006804:	4601      	mov	r1, r0
 8006806:	4606      	mov	r6, r0
 8006808:	4650      	mov	r0, sl
 800680a:	f000 fcc7 	bl	800719c <__mcmp>
 800680e:	2800      	cmp	r0, #0
 8006810:	f73f adbb 	bgt.w	800638a <_dtoa_r+0x4ca>
 8006814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006816:	9d00      	ldr	r5, [sp, #0]
 8006818:	ea6f 0b03 	mvn.w	fp, r3
 800681c:	f04f 0800 	mov.w	r8, #0
 8006820:	4631      	mov	r1, r6
 8006822:	4620      	mov	r0, r4
 8006824:	f000 fa7e 	bl	8006d24 <_Bfree>
 8006828:	2f00      	cmp	r7, #0
 800682a:	f43f aeab 	beq.w	8006584 <_dtoa_r+0x6c4>
 800682e:	f1b8 0f00 	cmp.w	r8, #0
 8006832:	d005      	beq.n	8006840 <_dtoa_r+0x980>
 8006834:	45b8      	cmp	r8, r7
 8006836:	d003      	beq.n	8006840 <_dtoa_r+0x980>
 8006838:	4641      	mov	r1, r8
 800683a:	4620      	mov	r0, r4
 800683c:	f000 fa72 	bl	8006d24 <_Bfree>
 8006840:	4639      	mov	r1, r7
 8006842:	4620      	mov	r0, r4
 8006844:	f000 fa6e 	bl	8006d24 <_Bfree>
 8006848:	e69c      	b.n	8006584 <_dtoa_r+0x6c4>
 800684a:	2600      	movs	r6, #0
 800684c:	4637      	mov	r7, r6
 800684e:	e7e1      	b.n	8006814 <_dtoa_r+0x954>
 8006850:	46bb      	mov	fp, r7
 8006852:	4637      	mov	r7, r6
 8006854:	e599      	b.n	800638a <_dtoa_r+0x4ca>
 8006856:	bf00      	nop
 8006858:	40240000 	.word	0x40240000
 800685c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 80c8 	beq.w	80069f4 <_dtoa_r+0xb34>
 8006864:	9b04      	ldr	r3, [sp, #16]
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	2d00      	cmp	r5, #0
 800686a:	dd05      	ble.n	8006878 <_dtoa_r+0x9b8>
 800686c:	4639      	mov	r1, r7
 800686e:	462a      	mov	r2, r5
 8006870:	4620      	mov	r0, r4
 8006872:	f000 fc27 	bl	80070c4 <__lshift>
 8006876:	4607      	mov	r7, r0
 8006878:	f1b8 0f00 	cmp.w	r8, #0
 800687c:	d05b      	beq.n	8006936 <_dtoa_r+0xa76>
 800687e:	6879      	ldr	r1, [r7, #4]
 8006880:	4620      	mov	r0, r4
 8006882:	f000 fa0f 	bl	8006ca4 <_Balloc>
 8006886:	4605      	mov	r5, r0
 8006888:	b928      	cbnz	r0, 8006896 <_dtoa_r+0x9d6>
 800688a:	4b83      	ldr	r3, [pc, #524]	; (8006a98 <_dtoa_r+0xbd8>)
 800688c:	4602      	mov	r2, r0
 800688e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006892:	f7ff bb2e 	b.w	8005ef2 <_dtoa_r+0x32>
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	3202      	adds	r2, #2
 800689a:	0092      	lsls	r2, r2, #2
 800689c:	f107 010c 	add.w	r1, r7, #12
 80068a0:	300c      	adds	r0, #12
 80068a2:	f000 ffab 	bl	80077fc <memcpy>
 80068a6:	2201      	movs	r2, #1
 80068a8:	4629      	mov	r1, r5
 80068aa:	4620      	mov	r0, r4
 80068ac:	f000 fc0a 	bl	80070c4 <__lshift>
 80068b0:	9b00      	ldr	r3, [sp, #0]
 80068b2:	3301      	adds	r3, #1
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068ba:	4413      	add	r3, r2
 80068bc:	9308      	str	r3, [sp, #32]
 80068be:	9b02      	ldr	r3, [sp, #8]
 80068c0:	f003 0301 	and.w	r3, r3, #1
 80068c4:	46b8      	mov	r8, r7
 80068c6:	9306      	str	r3, [sp, #24]
 80068c8:	4607      	mov	r7, r0
 80068ca:	9b04      	ldr	r3, [sp, #16]
 80068cc:	4631      	mov	r1, r6
 80068ce:	3b01      	subs	r3, #1
 80068d0:	4650      	mov	r0, sl
 80068d2:	9301      	str	r3, [sp, #4]
 80068d4:	f7ff fa6b 	bl	8005dae <quorem>
 80068d8:	4641      	mov	r1, r8
 80068da:	9002      	str	r0, [sp, #8]
 80068dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068e0:	4650      	mov	r0, sl
 80068e2:	f000 fc5b 	bl	800719c <__mcmp>
 80068e6:	463a      	mov	r2, r7
 80068e8:	9005      	str	r0, [sp, #20]
 80068ea:	4631      	mov	r1, r6
 80068ec:	4620      	mov	r0, r4
 80068ee:	f000 fc71 	bl	80071d4 <__mdiff>
 80068f2:	68c2      	ldr	r2, [r0, #12]
 80068f4:	4605      	mov	r5, r0
 80068f6:	bb02      	cbnz	r2, 800693a <_dtoa_r+0xa7a>
 80068f8:	4601      	mov	r1, r0
 80068fa:	4650      	mov	r0, sl
 80068fc:	f000 fc4e 	bl	800719c <__mcmp>
 8006900:	4602      	mov	r2, r0
 8006902:	4629      	mov	r1, r5
 8006904:	4620      	mov	r0, r4
 8006906:	9209      	str	r2, [sp, #36]	; 0x24
 8006908:	f000 fa0c 	bl	8006d24 <_Bfree>
 800690c:	9b07      	ldr	r3, [sp, #28]
 800690e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006910:	9d04      	ldr	r5, [sp, #16]
 8006912:	ea43 0102 	orr.w	r1, r3, r2
 8006916:	9b06      	ldr	r3, [sp, #24]
 8006918:	4319      	orrs	r1, r3
 800691a:	d110      	bne.n	800693e <_dtoa_r+0xa7e>
 800691c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006920:	d029      	beq.n	8006976 <_dtoa_r+0xab6>
 8006922:	9b05      	ldr	r3, [sp, #20]
 8006924:	2b00      	cmp	r3, #0
 8006926:	dd02      	ble.n	800692e <_dtoa_r+0xa6e>
 8006928:	9b02      	ldr	r3, [sp, #8]
 800692a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800692e:	9b01      	ldr	r3, [sp, #4]
 8006930:	f883 9000 	strb.w	r9, [r3]
 8006934:	e774      	b.n	8006820 <_dtoa_r+0x960>
 8006936:	4638      	mov	r0, r7
 8006938:	e7ba      	b.n	80068b0 <_dtoa_r+0x9f0>
 800693a:	2201      	movs	r2, #1
 800693c:	e7e1      	b.n	8006902 <_dtoa_r+0xa42>
 800693e:	9b05      	ldr	r3, [sp, #20]
 8006940:	2b00      	cmp	r3, #0
 8006942:	db04      	blt.n	800694e <_dtoa_r+0xa8e>
 8006944:	9907      	ldr	r1, [sp, #28]
 8006946:	430b      	orrs	r3, r1
 8006948:	9906      	ldr	r1, [sp, #24]
 800694a:	430b      	orrs	r3, r1
 800694c:	d120      	bne.n	8006990 <_dtoa_r+0xad0>
 800694e:	2a00      	cmp	r2, #0
 8006950:	dded      	ble.n	800692e <_dtoa_r+0xa6e>
 8006952:	4651      	mov	r1, sl
 8006954:	2201      	movs	r2, #1
 8006956:	4620      	mov	r0, r4
 8006958:	f000 fbb4 	bl	80070c4 <__lshift>
 800695c:	4631      	mov	r1, r6
 800695e:	4682      	mov	sl, r0
 8006960:	f000 fc1c 	bl	800719c <__mcmp>
 8006964:	2800      	cmp	r0, #0
 8006966:	dc03      	bgt.n	8006970 <_dtoa_r+0xab0>
 8006968:	d1e1      	bne.n	800692e <_dtoa_r+0xa6e>
 800696a:	f019 0f01 	tst.w	r9, #1
 800696e:	d0de      	beq.n	800692e <_dtoa_r+0xa6e>
 8006970:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006974:	d1d8      	bne.n	8006928 <_dtoa_r+0xa68>
 8006976:	9a01      	ldr	r2, [sp, #4]
 8006978:	2339      	movs	r3, #57	; 0x39
 800697a:	7013      	strb	r3, [r2, #0]
 800697c:	462b      	mov	r3, r5
 800697e:	461d      	mov	r5, r3
 8006980:	3b01      	subs	r3, #1
 8006982:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006986:	2a39      	cmp	r2, #57	; 0x39
 8006988:	d06c      	beq.n	8006a64 <_dtoa_r+0xba4>
 800698a:	3201      	adds	r2, #1
 800698c:	701a      	strb	r2, [r3, #0]
 800698e:	e747      	b.n	8006820 <_dtoa_r+0x960>
 8006990:	2a00      	cmp	r2, #0
 8006992:	dd07      	ble.n	80069a4 <_dtoa_r+0xae4>
 8006994:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006998:	d0ed      	beq.n	8006976 <_dtoa_r+0xab6>
 800699a:	9a01      	ldr	r2, [sp, #4]
 800699c:	f109 0301 	add.w	r3, r9, #1
 80069a0:	7013      	strb	r3, [r2, #0]
 80069a2:	e73d      	b.n	8006820 <_dtoa_r+0x960>
 80069a4:	9b04      	ldr	r3, [sp, #16]
 80069a6:	9a08      	ldr	r2, [sp, #32]
 80069a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d043      	beq.n	8006a38 <_dtoa_r+0xb78>
 80069b0:	4651      	mov	r1, sl
 80069b2:	2300      	movs	r3, #0
 80069b4:	220a      	movs	r2, #10
 80069b6:	4620      	mov	r0, r4
 80069b8:	f000 f9d6 	bl	8006d68 <__multadd>
 80069bc:	45b8      	cmp	r8, r7
 80069be:	4682      	mov	sl, r0
 80069c0:	f04f 0300 	mov.w	r3, #0
 80069c4:	f04f 020a 	mov.w	r2, #10
 80069c8:	4641      	mov	r1, r8
 80069ca:	4620      	mov	r0, r4
 80069cc:	d107      	bne.n	80069de <_dtoa_r+0xb1e>
 80069ce:	f000 f9cb 	bl	8006d68 <__multadd>
 80069d2:	4680      	mov	r8, r0
 80069d4:	4607      	mov	r7, r0
 80069d6:	9b04      	ldr	r3, [sp, #16]
 80069d8:	3301      	adds	r3, #1
 80069da:	9304      	str	r3, [sp, #16]
 80069dc:	e775      	b.n	80068ca <_dtoa_r+0xa0a>
 80069de:	f000 f9c3 	bl	8006d68 <__multadd>
 80069e2:	4639      	mov	r1, r7
 80069e4:	4680      	mov	r8, r0
 80069e6:	2300      	movs	r3, #0
 80069e8:	220a      	movs	r2, #10
 80069ea:	4620      	mov	r0, r4
 80069ec:	f000 f9bc 	bl	8006d68 <__multadd>
 80069f0:	4607      	mov	r7, r0
 80069f2:	e7f0      	b.n	80069d6 <_dtoa_r+0xb16>
 80069f4:	9b04      	ldr	r3, [sp, #16]
 80069f6:	9301      	str	r3, [sp, #4]
 80069f8:	9d00      	ldr	r5, [sp, #0]
 80069fa:	4631      	mov	r1, r6
 80069fc:	4650      	mov	r0, sl
 80069fe:	f7ff f9d6 	bl	8005dae <quorem>
 8006a02:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a06:	9b00      	ldr	r3, [sp, #0]
 8006a08:	f805 9b01 	strb.w	r9, [r5], #1
 8006a0c:	1aea      	subs	r2, r5, r3
 8006a0e:	9b01      	ldr	r3, [sp, #4]
 8006a10:	4293      	cmp	r3, r2
 8006a12:	dd07      	ble.n	8006a24 <_dtoa_r+0xb64>
 8006a14:	4651      	mov	r1, sl
 8006a16:	2300      	movs	r3, #0
 8006a18:	220a      	movs	r2, #10
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	f000 f9a4 	bl	8006d68 <__multadd>
 8006a20:	4682      	mov	sl, r0
 8006a22:	e7ea      	b.n	80069fa <_dtoa_r+0xb3a>
 8006a24:	9b01      	ldr	r3, [sp, #4]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	bfc8      	it	gt
 8006a2a:	461d      	movgt	r5, r3
 8006a2c:	9b00      	ldr	r3, [sp, #0]
 8006a2e:	bfd8      	it	le
 8006a30:	2501      	movle	r5, #1
 8006a32:	441d      	add	r5, r3
 8006a34:	f04f 0800 	mov.w	r8, #0
 8006a38:	4651      	mov	r1, sl
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	f000 fb41 	bl	80070c4 <__lshift>
 8006a42:	4631      	mov	r1, r6
 8006a44:	4682      	mov	sl, r0
 8006a46:	f000 fba9 	bl	800719c <__mcmp>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	dc96      	bgt.n	800697c <_dtoa_r+0xabc>
 8006a4e:	d102      	bne.n	8006a56 <_dtoa_r+0xb96>
 8006a50:	f019 0f01 	tst.w	r9, #1
 8006a54:	d192      	bne.n	800697c <_dtoa_r+0xabc>
 8006a56:	462b      	mov	r3, r5
 8006a58:	461d      	mov	r5, r3
 8006a5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a5e:	2a30      	cmp	r2, #48	; 0x30
 8006a60:	d0fa      	beq.n	8006a58 <_dtoa_r+0xb98>
 8006a62:	e6dd      	b.n	8006820 <_dtoa_r+0x960>
 8006a64:	9a00      	ldr	r2, [sp, #0]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d189      	bne.n	800697e <_dtoa_r+0xabe>
 8006a6a:	f10b 0b01 	add.w	fp, fp, #1
 8006a6e:	2331      	movs	r3, #49	; 0x31
 8006a70:	e796      	b.n	80069a0 <_dtoa_r+0xae0>
 8006a72:	4b0a      	ldr	r3, [pc, #40]	; (8006a9c <_dtoa_r+0xbdc>)
 8006a74:	f7ff ba99 	b.w	8005faa <_dtoa_r+0xea>
 8006a78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f47f aa6d 	bne.w	8005f5a <_dtoa_r+0x9a>
 8006a80:	4b07      	ldr	r3, [pc, #28]	; (8006aa0 <_dtoa_r+0xbe0>)
 8006a82:	f7ff ba92 	b.w	8005faa <_dtoa_r+0xea>
 8006a86:	9b01      	ldr	r3, [sp, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dcb5      	bgt.n	80069f8 <_dtoa_r+0xb38>
 8006a8c:	9b07      	ldr	r3, [sp, #28]
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	f73f aeb1 	bgt.w	80067f6 <_dtoa_r+0x936>
 8006a94:	e7b0      	b.n	80069f8 <_dtoa_r+0xb38>
 8006a96:	bf00      	nop
 8006a98:	080085cc 	.word	0x080085cc
 8006a9c:	0800852c 	.word	0x0800852c
 8006aa0:	08008550 	.word	0x08008550

08006aa4 <_free_r>:
 8006aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006aa6:	2900      	cmp	r1, #0
 8006aa8:	d044      	beq.n	8006b34 <_free_r+0x90>
 8006aaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aae:	9001      	str	r0, [sp, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	f1a1 0404 	sub.w	r4, r1, #4
 8006ab6:	bfb8      	it	lt
 8006ab8:	18e4      	addlt	r4, r4, r3
 8006aba:	f000 f8e7 	bl	8006c8c <__malloc_lock>
 8006abe:	4a1e      	ldr	r2, [pc, #120]	; (8006b38 <_free_r+0x94>)
 8006ac0:	9801      	ldr	r0, [sp, #4]
 8006ac2:	6813      	ldr	r3, [r2, #0]
 8006ac4:	b933      	cbnz	r3, 8006ad4 <_free_r+0x30>
 8006ac6:	6063      	str	r3, [r4, #4]
 8006ac8:	6014      	str	r4, [r2, #0]
 8006aca:	b003      	add	sp, #12
 8006acc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ad0:	f000 b8e2 	b.w	8006c98 <__malloc_unlock>
 8006ad4:	42a3      	cmp	r3, r4
 8006ad6:	d908      	bls.n	8006aea <_free_r+0x46>
 8006ad8:	6825      	ldr	r5, [r4, #0]
 8006ada:	1961      	adds	r1, r4, r5
 8006adc:	428b      	cmp	r3, r1
 8006ade:	bf01      	itttt	eq
 8006ae0:	6819      	ldreq	r1, [r3, #0]
 8006ae2:	685b      	ldreq	r3, [r3, #4]
 8006ae4:	1949      	addeq	r1, r1, r5
 8006ae6:	6021      	streq	r1, [r4, #0]
 8006ae8:	e7ed      	b.n	8006ac6 <_free_r+0x22>
 8006aea:	461a      	mov	r2, r3
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	b10b      	cbz	r3, 8006af4 <_free_r+0x50>
 8006af0:	42a3      	cmp	r3, r4
 8006af2:	d9fa      	bls.n	8006aea <_free_r+0x46>
 8006af4:	6811      	ldr	r1, [r2, #0]
 8006af6:	1855      	adds	r5, r2, r1
 8006af8:	42a5      	cmp	r5, r4
 8006afa:	d10b      	bne.n	8006b14 <_free_r+0x70>
 8006afc:	6824      	ldr	r4, [r4, #0]
 8006afe:	4421      	add	r1, r4
 8006b00:	1854      	adds	r4, r2, r1
 8006b02:	42a3      	cmp	r3, r4
 8006b04:	6011      	str	r1, [r2, #0]
 8006b06:	d1e0      	bne.n	8006aca <_free_r+0x26>
 8006b08:	681c      	ldr	r4, [r3, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	6053      	str	r3, [r2, #4]
 8006b0e:	440c      	add	r4, r1
 8006b10:	6014      	str	r4, [r2, #0]
 8006b12:	e7da      	b.n	8006aca <_free_r+0x26>
 8006b14:	d902      	bls.n	8006b1c <_free_r+0x78>
 8006b16:	230c      	movs	r3, #12
 8006b18:	6003      	str	r3, [r0, #0]
 8006b1a:	e7d6      	b.n	8006aca <_free_r+0x26>
 8006b1c:	6825      	ldr	r5, [r4, #0]
 8006b1e:	1961      	adds	r1, r4, r5
 8006b20:	428b      	cmp	r3, r1
 8006b22:	bf04      	itt	eq
 8006b24:	6819      	ldreq	r1, [r3, #0]
 8006b26:	685b      	ldreq	r3, [r3, #4]
 8006b28:	6063      	str	r3, [r4, #4]
 8006b2a:	bf04      	itt	eq
 8006b2c:	1949      	addeq	r1, r1, r5
 8006b2e:	6021      	streq	r1, [r4, #0]
 8006b30:	6054      	str	r4, [r2, #4]
 8006b32:	e7ca      	b.n	8006aca <_free_r+0x26>
 8006b34:	b003      	add	sp, #12
 8006b36:	bd30      	pop	{r4, r5, pc}
 8006b38:	2000048c 	.word	0x2000048c

08006b3c <malloc>:
 8006b3c:	4b02      	ldr	r3, [pc, #8]	; (8006b48 <malloc+0xc>)
 8006b3e:	4601      	mov	r1, r0
 8006b40:	6818      	ldr	r0, [r3, #0]
 8006b42:	f000 b823 	b.w	8006b8c <_malloc_r>
 8006b46:	bf00      	nop
 8006b48:	20000064 	.word	0x20000064

08006b4c <sbrk_aligned>:
 8006b4c:	b570      	push	{r4, r5, r6, lr}
 8006b4e:	4e0e      	ldr	r6, [pc, #56]	; (8006b88 <sbrk_aligned+0x3c>)
 8006b50:	460c      	mov	r4, r1
 8006b52:	6831      	ldr	r1, [r6, #0]
 8006b54:	4605      	mov	r5, r0
 8006b56:	b911      	cbnz	r1, 8006b5e <sbrk_aligned+0x12>
 8006b58:	f000 fe40 	bl	80077dc <_sbrk_r>
 8006b5c:	6030      	str	r0, [r6, #0]
 8006b5e:	4621      	mov	r1, r4
 8006b60:	4628      	mov	r0, r5
 8006b62:	f000 fe3b 	bl	80077dc <_sbrk_r>
 8006b66:	1c43      	adds	r3, r0, #1
 8006b68:	d00a      	beq.n	8006b80 <sbrk_aligned+0x34>
 8006b6a:	1cc4      	adds	r4, r0, #3
 8006b6c:	f024 0403 	bic.w	r4, r4, #3
 8006b70:	42a0      	cmp	r0, r4
 8006b72:	d007      	beq.n	8006b84 <sbrk_aligned+0x38>
 8006b74:	1a21      	subs	r1, r4, r0
 8006b76:	4628      	mov	r0, r5
 8006b78:	f000 fe30 	bl	80077dc <_sbrk_r>
 8006b7c:	3001      	adds	r0, #1
 8006b7e:	d101      	bne.n	8006b84 <sbrk_aligned+0x38>
 8006b80:	f04f 34ff 	mov.w	r4, #4294967295
 8006b84:	4620      	mov	r0, r4
 8006b86:	bd70      	pop	{r4, r5, r6, pc}
 8006b88:	20000490 	.word	0x20000490

08006b8c <_malloc_r>:
 8006b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b90:	1ccd      	adds	r5, r1, #3
 8006b92:	f025 0503 	bic.w	r5, r5, #3
 8006b96:	3508      	adds	r5, #8
 8006b98:	2d0c      	cmp	r5, #12
 8006b9a:	bf38      	it	cc
 8006b9c:	250c      	movcc	r5, #12
 8006b9e:	2d00      	cmp	r5, #0
 8006ba0:	4607      	mov	r7, r0
 8006ba2:	db01      	blt.n	8006ba8 <_malloc_r+0x1c>
 8006ba4:	42a9      	cmp	r1, r5
 8006ba6:	d905      	bls.n	8006bb4 <_malloc_r+0x28>
 8006ba8:	230c      	movs	r3, #12
 8006baa:	603b      	str	r3, [r7, #0]
 8006bac:	2600      	movs	r6, #0
 8006bae:	4630      	mov	r0, r6
 8006bb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bb4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006c88 <_malloc_r+0xfc>
 8006bb8:	f000 f868 	bl	8006c8c <__malloc_lock>
 8006bbc:	f8d8 3000 	ldr.w	r3, [r8]
 8006bc0:	461c      	mov	r4, r3
 8006bc2:	bb5c      	cbnz	r4, 8006c1c <_malloc_r+0x90>
 8006bc4:	4629      	mov	r1, r5
 8006bc6:	4638      	mov	r0, r7
 8006bc8:	f7ff ffc0 	bl	8006b4c <sbrk_aligned>
 8006bcc:	1c43      	adds	r3, r0, #1
 8006bce:	4604      	mov	r4, r0
 8006bd0:	d155      	bne.n	8006c7e <_malloc_r+0xf2>
 8006bd2:	f8d8 4000 	ldr.w	r4, [r8]
 8006bd6:	4626      	mov	r6, r4
 8006bd8:	2e00      	cmp	r6, #0
 8006bda:	d145      	bne.n	8006c68 <_malloc_r+0xdc>
 8006bdc:	2c00      	cmp	r4, #0
 8006bde:	d048      	beq.n	8006c72 <_malloc_r+0xe6>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	4631      	mov	r1, r6
 8006be4:	4638      	mov	r0, r7
 8006be6:	eb04 0903 	add.w	r9, r4, r3
 8006bea:	f000 fdf7 	bl	80077dc <_sbrk_r>
 8006bee:	4581      	cmp	r9, r0
 8006bf0:	d13f      	bne.n	8006c72 <_malloc_r+0xe6>
 8006bf2:	6821      	ldr	r1, [r4, #0]
 8006bf4:	1a6d      	subs	r5, r5, r1
 8006bf6:	4629      	mov	r1, r5
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	f7ff ffa7 	bl	8006b4c <sbrk_aligned>
 8006bfe:	3001      	adds	r0, #1
 8006c00:	d037      	beq.n	8006c72 <_malloc_r+0xe6>
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	442b      	add	r3, r5
 8006c06:	6023      	str	r3, [r4, #0]
 8006c08:	f8d8 3000 	ldr.w	r3, [r8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d038      	beq.n	8006c82 <_malloc_r+0xf6>
 8006c10:	685a      	ldr	r2, [r3, #4]
 8006c12:	42a2      	cmp	r2, r4
 8006c14:	d12b      	bne.n	8006c6e <_malloc_r+0xe2>
 8006c16:	2200      	movs	r2, #0
 8006c18:	605a      	str	r2, [r3, #4]
 8006c1a:	e00f      	b.n	8006c3c <_malloc_r+0xb0>
 8006c1c:	6822      	ldr	r2, [r4, #0]
 8006c1e:	1b52      	subs	r2, r2, r5
 8006c20:	d41f      	bmi.n	8006c62 <_malloc_r+0xd6>
 8006c22:	2a0b      	cmp	r2, #11
 8006c24:	d917      	bls.n	8006c56 <_malloc_r+0xca>
 8006c26:	1961      	adds	r1, r4, r5
 8006c28:	42a3      	cmp	r3, r4
 8006c2a:	6025      	str	r5, [r4, #0]
 8006c2c:	bf18      	it	ne
 8006c2e:	6059      	strne	r1, [r3, #4]
 8006c30:	6863      	ldr	r3, [r4, #4]
 8006c32:	bf08      	it	eq
 8006c34:	f8c8 1000 	streq.w	r1, [r8]
 8006c38:	5162      	str	r2, [r4, r5]
 8006c3a:	604b      	str	r3, [r1, #4]
 8006c3c:	4638      	mov	r0, r7
 8006c3e:	f104 060b 	add.w	r6, r4, #11
 8006c42:	f000 f829 	bl	8006c98 <__malloc_unlock>
 8006c46:	f026 0607 	bic.w	r6, r6, #7
 8006c4a:	1d23      	adds	r3, r4, #4
 8006c4c:	1af2      	subs	r2, r6, r3
 8006c4e:	d0ae      	beq.n	8006bae <_malloc_r+0x22>
 8006c50:	1b9b      	subs	r3, r3, r6
 8006c52:	50a3      	str	r3, [r4, r2]
 8006c54:	e7ab      	b.n	8006bae <_malloc_r+0x22>
 8006c56:	42a3      	cmp	r3, r4
 8006c58:	6862      	ldr	r2, [r4, #4]
 8006c5a:	d1dd      	bne.n	8006c18 <_malloc_r+0x8c>
 8006c5c:	f8c8 2000 	str.w	r2, [r8]
 8006c60:	e7ec      	b.n	8006c3c <_malloc_r+0xb0>
 8006c62:	4623      	mov	r3, r4
 8006c64:	6864      	ldr	r4, [r4, #4]
 8006c66:	e7ac      	b.n	8006bc2 <_malloc_r+0x36>
 8006c68:	4634      	mov	r4, r6
 8006c6a:	6876      	ldr	r6, [r6, #4]
 8006c6c:	e7b4      	b.n	8006bd8 <_malloc_r+0x4c>
 8006c6e:	4613      	mov	r3, r2
 8006c70:	e7cc      	b.n	8006c0c <_malloc_r+0x80>
 8006c72:	230c      	movs	r3, #12
 8006c74:	603b      	str	r3, [r7, #0]
 8006c76:	4638      	mov	r0, r7
 8006c78:	f000 f80e 	bl	8006c98 <__malloc_unlock>
 8006c7c:	e797      	b.n	8006bae <_malloc_r+0x22>
 8006c7e:	6025      	str	r5, [r4, #0]
 8006c80:	e7dc      	b.n	8006c3c <_malloc_r+0xb0>
 8006c82:	605b      	str	r3, [r3, #4]
 8006c84:	deff      	udf	#255	; 0xff
 8006c86:	bf00      	nop
 8006c88:	2000048c 	.word	0x2000048c

08006c8c <__malloc_lock>:
 8006c8c:	4801      	ldr	r0, [pc, #4]	; (8006c94 <__malloc_lock+0x8>)
 8006c8e:	f7ff b88c 	b.w	8005daa <__retarget_lock_acquire_recursive>
 8006c92:	bf00      	nop
 8006c94:	20000488 	.word	0x20000488

08006c98 <__malloc_unlock>:
 8006c98:	4801      	ldr	r0, [pc, #4]	; (8006ca0 <__malloc_unlock+0x8>)
 8006c9a:	f7ff b887 	b.w	8005dac <__retarget_lock_release_recursive>
 8006c9e:	bf00      	nop
 8006ca0:	20000488 	.word	0x20000488

08006ca4 <_Balloc>:
 8006ca4:	b570      	push	{r4, r5, r6, lr}
 8006ca6:	69c6      	ldr	r6, [r0, #28]
 8006ca8:	4604      	mov	r4, r0
 8006caa:	460d      	mov	r5, r1
 8006cac:	b976      	cbnz	r6, 8006ccc <_Balloc+0x28>
 8006cae:	2010      	movs	r0, #16
 8006cb0:	f7ff ff44 	bl	8006b3c <malloc>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	61e0      	str	r0, [r4, #28]
 8006cb8:	b920      	cbnz	r0, 8006cc4 <_Balloc+0x20>
 8006cba:	4b18      	ldr	r3, [pc, #96]	; (8006d1c <_Balloc+0x78>)
 8006cbc:	4818      	ldr	r0, [pc, #96]	; (8006d20 <_Balloc+0x7c>)
 8006cbe:	216b      	movs	r1, #107	; 0x6b
 8006cc0:	f000 fdaa 	bl	8007818 <__assert_func>
 8006cc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cc8:	6006      	str	r6, [r0, #0]
 8006cca:	60c6      	str	r6, [r0, #12]
 8006ccc:	69e6      	ldr	r6, [r4, #28]
 8006cce:	68f3      	ldr	r3, [r6, #12]
 8006cd0:	b183      	cbz	r3, 8006cf4 <_Balloc+0x50>
 8006cd2:	69e3      	ldr	r3, [r4, #28]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cda:	b9b8      	cbnz	r0, 8006d0c <_Balloc+0x68>
 8006cdc:	2101      	movs	r1, #1
 8006cde:	fa01 f605 	lsl.w	r6, r1, r5
 8006ce2:	1d72      	adds	r2, r6, #5
 8006ce4:	0092      	lsls	r2, r2, #2
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	f000 fdb4 	bl	8007854 <_calloc_r>
 8006cec:	b160      	cbz	r0, 8006d08 <_Balloc+0x64>
 8006cee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cf2:	e00e      	b.n	8006d12 <_Balloc+0x6e>
 8006cf4:	2221      	movs	r2, #33	; 0x21
 8006cf6:	2104      	movs	r1, #4
 8006cf8:	4620      	mov	r0, r4
 8006cfa:	f000 fdab 	bl	8007854 <_calloc_r>
 8006cfe:	69e3      	ldr	r3, [r4, #28]
 8006d00:	60f0      	str	r0, [r6, #12]
 8006d02:	68db      	ldr	r3, [r3, #12]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d1e4      	bne.n	8006cd2 <_Balloc+0x2e>
 8006d08:	2000      	movs	r0, #0
 8006d0a:	bd70      	pop	{r4, r5, r6, pc}
 8006d0c:	6802      	ldr	r2, [r0, #0]
 8006d0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d12:	2300      	movs	r3, #0
 8006d14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d18:	e7f7      	b.n	8006d0a <_Balloc+0x66>
 8006d1a:	bf00      	nop
 8006d1c:	0800855d 	.word	0x0800855d
 8006d20:	080085dd 	.word	0x080085dd

08006d24 <_Bfree>:
 8006d24:	b570      	push	{r4, r5, r6, lr}
 8006d26:	69c6      	ldr	r6, [r0, #28]
 8006d28:	4605      	mov	r5, r0
 8006d2a:	460c      	mov	r4, r1
 8006d2c:	b976      	cbnz	r6, 8006d4c <_Bfree+0x28>
 8006d2e:	2010      	movs	r0, #16
 8006d30:	f7ff ff04 	bl	8006b3c <malloc>
 8006d34:	4602      	mov	r2, r0
 8006d36:	61e8      	str	r0, [r5, #28]
 8006d38:	b920      	cbnz	r0, 8006d44 <_Bfree+0x20>
 8006d3a:	4b09      	ldr	r3, [pc, #36]	; (8006d60 <_Bfree+0x3c>)
 8006d3c:	4809      	ldr	r0, [pc, #36]	; (8006d64 <_Bfree+0x40>)
 8006d3e:	218f      	movs	r1, #143	; 0x8f
 8006d40:	f000 fd6a 	bl	8007818 <__assert_func>
 8006d44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d48:	6006      	str	r6, [r0, #0]
 8006d4a:	60c6      	str	r6, [r0, #12]
 8006d4c:	b13c      	cbz	r4, 8006d5e <_Bfree+0x3a>
 8006d4e:	69eb      	ldr	r3, [r5, #28]
 8006d50:	6862      	ldr	r2, [r4, #4]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d58:	6021      	str	r1, [r4, #0]
 8006d5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d5e:	bd70      	pop	{r4, r5, r6, pc}
 8006d60:	0800855d 	.word	0x0800855d
 8006d64:	080085dd 	.word	0x080085dd

08006d68 <__multadd>:
 8006d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d6c:	690d      	ldr	r5, [r1, #16]
 8006d6e:	4607      	mov	r7, r0
 8006d70:	460c      	mov	r4, r1
 8006d72:	461e      	mov	r6, r3
 8006d74:	f101 0c14 	add.w	ip, r1, #20
 8006d78:	2000      	movs	r0, #0
 8006d7a:	f8dc 3000 	ldr.w	r3, [ip]
 8006d7e:	b299      	uxth	r1, r3
 8006d80:	fb02 6101 	mla	r1, r2, r1, r6
 8006d84:	0c1e      	lsrs	r6, r3, #16
 8006d86:	0c0b      	lsrs	r3, r1, #16
 8006d88:	fb02 3306 	mla	r3, r2, r6, r3
 8006d8c:	b289      	uxth	r1, r1
 8006d8e:	3001      	adds	r0, #1
 8006d90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d94:	4285      	cmp	r5, r0
 8006d96:	f84c 1b04 	str.w	r1, [ip], #4
 8006d9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d9e:	dcec      	bgt.n	8006d7a <__multadd+0x12>
 8006da0:	b30e      	cbz	r6, 8006de6 <__multadd+0x7e>
 8006da2:	68a3      	ldr	r3, [r4, #8]
 8006da4:	42ab      	cmp	r3, r5
 8006da6:	dc19      	bgt.n	8006ddc <__multadd+0x74>
 8006da8:	6861      	ldr	r1, [r4, #4]
 8006daa:	4638      	mov	r0, r7
 8006dac:	3101      	adds	r1, #1
 8006dae:	f7ff ff79 	bl	8006ca4 <_Balloc>
 8006db2:	4680      	mov	r8, r0
 8006db4:	b928      	cbnz	r0, 8006dc2 <__multadd+0x5a>
 8006db6:	4602      	mov	r2, r0
 8006db8:	4b0c      	ldr	r3, [pc, #48]	; (8006dec <__multadd+0x84>)
 8006dba:	480d      	ldr	r0, [pc, #52]	; (8006df0 <__multadd+0x88>)
 8006dbc:	21ba      	movs	r1, #186	; 0xba
 8006dbe:	f000 fd2b 	bl	8007818 <__assert_func>
 8006dc2:	6922      	ldr	r2, [r4, #16]
 8006dc4:	3202      	adds	r2, #2
 8006dc6:	f104 010c 	add.w	r1, r4, #12
 8006dca:	0092      	lsls	r2, r2, #2
 8006dcc:	300c      	adds	r0, #12
 8006dce:	f000 fd15 	bl	80077fc <memcpy>
 8006dd2:	4621      	mov	r1, r4
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f7ff ffa5 	bl	8006d24 <_Bfree>
 8006dda:	4644      	mov	r4, r8
 8006ddc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006de0:	3501      	adds	r5, #1
 8006de2:	615e      	str	r6, [r3, #20]
 8006de4:	6125      	str	r5, [r4, #16]
 8006de6:	4620      	mov	r0, r4
 8006de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006dec:	080085cc 	.word	0x080085cc
 8006df0:	080085dd 	.word	0x080085dd

08006df4 <__hi0bits>:
 8006df4:	0c03      	lsrs	r3, r0, #16
 8006df6:	041b      	lsls	r3, r3, #16
 8006df8:	b9d3      	cbnz	r3, 8006e30 <__hi0bits+0x3c>
 8006dfa:	0400      	lsls	r0, r0, #16
 8006dfc:	2310      	movs	r3, #16
 8006dfe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006e02:	bf04      	itt	eq
 8006e04:	0200      	lsleq	r0, r0, #8
 8006e06:	3308      	addeq	r3, #8
 8006e08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006e0c:	bf04      	itt	eq
 8006e0e:	0100      	lsleq	r0, r0, #4
 8006e10:	3304      	addeq	r3, #4
 8006e12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e16:	bf04      	itt	eq
 8006e18:	0080      	lsleq	r0, r0, #2
 8006e1a:	3302      	addeq	r3, #2
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	db05      	blt.n	8006e2c <__hi0bits+0x38>
 8006e20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e24:	f103 0301 	add.w	r3, r3, #1
 8006e28:	bf08      	it	eq
 8006e2a:	2320      	moveq	r3, #32
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	4770      	bx	lr
 8006e30:	2300      	movs	r3, #0
 8006e32:	e7e4      	b.n	8006dfe <__hi0bits+0xa>

08006e34 <__lo0bits>:
 8006e34:	6803      	ldr	r3, [r0, #0]
 8006e36:	f013 0207 	ands.w	r2, r3, #7
 8006e3a:	d00c      	beq.n	8006e56 <__lo0bits+0x22>
 8006e3c:	07d9      	lsls	r1, r3, #31
 8006e3e:	d422      	bmi.n	8006e86 <__lo0bits+0x52>
 8006e40:	079a      	lsls	r2, r3, #30
 8006e42:	bf49      	itett	mi
 8006e44:	085b      	lsrmi	r3, r3, #1
 8006e46:	089b      	lsrpl	r3, r3, #2
 8006e48:	6003      	strmi	r3, [r0, #0]
 8006e4a:	2201      	movmi	r2, #1
 8006e4c:	bf5c      	itt	pl
 8006e4e:	6003      	strpl	r3, [r0, #0]
 8006e50:	2202      	movpl	r2, #2
 8006e52:	4610      	mov	r0, r2
 8006e54:	4770      	bx	lr
 8006e56:	b299      	uxth	r1, r3
 8006e58:	b909      	cbnz	r1, 8006e5e <__lo0bits+0x2a>
 8006e5a:	0c1b      	lsrs	r3, r3, #16
 8006e5c:	2210      	movs	r2, #16
 8006e5e:	b2d9      	uxtb	r1, r3
 8006e60:	b909      	cbnz	r1, 8006e66 <__lo0bits+0x32>
 8006e62:	3208      	adds	r2, #8
 8006e64:	0a1b      	lsrs	r3, r3, #8
 8006e66:	0719      	lsls	r1, r3, #28
 8006e68:	bf04      	itt	eq
 8006e6a:	091b      	lsreq	r3, r3, #4
 8006e6c:	3204      	addeq	r2, #4
 8006e6e:	0799      	lsls	r1, r3, #30
 8006e70:	bf04      	itt	eq
 8006e72:	089b      	lsreq	r3, r3, #2
 8006e74:	3202      	addeq	r2, #2
 8006e76:	07d9      	lsls	r1, r3, #31
 8006e78:	d403      	bmi.n	8006e82 <__lo0bits+0x4e>
 8006e7a:	085b      	lsrs	r3, r3, #1
 8006e7c:	f102 0201 	add.w	r2, r2, #1
 8006e80:	d003      	beq.n	8006e8a <__lo0bits+0x56>
 8006e82:	6003      	str	r3, [r0, #0]
 8006e84:	e7e5      	b.n	8006e52 <__lo0bits+0x1e>
 8006e86:	2200      	movs	r2, #0
 8006e88:	e7e3      	b.n	8006e52 <__lo0bits+0x1e>
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	e7e1      	b.n	8006e52 <__lo0bits+0x1e>
	...

08006e90 <__i2b>:
 8006e90:	b510      	push	{r4, lr}
 8006e92:	460c      	mov	r4, r1
 8006e94:	2101      	movs	r1, #1
 8006e96:	f7ff ff05 	bl	8006ca4 <_Balloc>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	b928      	cbnz	r0, 8006eaa <__i2b+0x1a>
 8006e9e:	4b05      	ldr	r3, [pc, #20]	; (8006eb4 <__i2b+0x24>)
 8006ea0:	4805      	ldr	r0, [pc, #20]	; (8006eb8 <__i2b+0x28>)
 8006ea2:	f240 1145 	movw	r1, #325	; 0x145
 8006ea6:	f000 fcb7 	bl	8007818 <__assert_func>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	6144      	str	r4, [r0, #20]
 8006eae:	6103      	str	r3, [r0, #16]
 8006eb0:	bd10      	pop	{r4, pc}
 8006eb2:	bf00      	nop
 8006eb4:	080085cc 	.word	0x080085cc
 8006eb8:	080085dd 	.word	0x080085dd

08006ebc <__multiply>:
 8006ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec0:	4691      	mov	r9, r2
 8006ec2:	690a      	ldr	r2, [r1, #16]
 8006ec4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	bfb8      	it	lt
 8006ecc:	460b      	movlt	r3, r1
 8006ece:	460c      	mov	r4, r1
 8006ed0:	bfbc      	itt	lt
 8006ed2:	464c      	movlt	r4, r9
 8006ed4:	4699      	movlt	r9, r3
 8006ed6:	6927      	ldr	r7, [r4, #16]
 8006ed8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006edc:	68a3      	ldr	r3, [r4, #8]
 8006ede:	6861      	ldr	r1, [r4, #4]
 8006ee0:	eb07 060a 	add.w	r6, r7, sl
 8006ee4:	42b3      	cmp	r3, r6
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	bfb8      	it	lt
 8006eea:	3101      	addlt	r1, #1
 8006eec:	f7ff feda 	bl	8006ca4 <_Balloc>
 8006ef0:	b930      	cbnz	r0, 8006f00 <__multiply+0x44>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	4b44      	ldr	r3, [pc, #272]	; (8007008 <__multiply+0x14c>)
 8006ef6:	4845      	ldr	r0, [pc, #276]	; (800700c <__multiply+0x150>)
 8006ef8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006efc:	f000 fc8c 	bl	8007818 <__assert_func>
 8006f00:	f100 0514 	add.w	r5, r0, #20
 8006f04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f08:	462b      	mov	r3, r5
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	4543      	cmp	r3, r8
 8006f0e:	d321      	bcc.n	8006f54 <__multiply+0x98>
 8006f10:	f104 0314 	add.w	r3, r4, #20
 8006f14:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f18:	f109 0314 	add.w	r3, r9, #20
 8006f1c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f20:	9202      	str	r2, [sp, #8]
 8006f22:	1b3a      	subs	r2, r7, r4
 8006f24:	3a15      	subs	r2, #21
 8006f26:	f022 0203 	bic.w	r2, r2, #3
 8006f2a:	3204      	adds	r2, #4
 8006f2c:	f104 0115 	add.w	r1, r4, #21
 8006f30:	428f      	cmp	r7, r1
 8006f32:	bf38      	it	cc
 8006f34:	2204      	movcc	r2, #4
 8006f36:	9201      	str	r2, [sp, #4]
 8006f38:	9a02      	ldr	r2, [sp, #8]
 8006f3a:	9303      	str	r3, [sp, #12]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d80c      	bhi.n	8006f5a <__multiply+0x9e>
 8006f40:	2e00      	cmp	r6, #0
 8006f42:	dd03      	ble.n	8006f4c <__multiply+0x90>
 8006f44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d05b      	beq.n	8007004 <__multiply+0x148>
 8006f4c:	6106      	str	r6, [r0, #16]
 8006f4e:	b005      	add	sp, #20
 8006f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f54:	f843 2b04 	str.w	r2, [r3], #4
 8006f58:	e7d8      	b.n	8006f0c <__multiply+0x50>
 8006f5a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f5e:	f1ba 0f00 	cmp.w	sl, #0
 8006f62:	d024      	beq.n	8006fae <__multiply+0xf2>
 8006f64:	f104 0e14 	add.w	lr, r4, #20
 8006f68:	46a9      	mov	r9, r5
 8006f6a:	f04f 0c00 	mov.w	ip, #0
 8006f6e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f72:	f8d9 1000 	ldr.w	r1, [r9]
 8006f76:	fa1f fb82 	uxth.w	fp, r2
 8006f7a:	b289      	uxth	r1, r1
 8006f7c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f80:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006f84:	f8d9 2000 	ldr.w	r2, [r9]
 8006f88:	4461      	add	r1, ip
 8006f8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f8e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006f92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f96:	b289      	uxth	r1, r1
 8006f98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006f9c:	4577      	cmp	r7, lr
 8006f9e:	f849 1b04 	str.w	r1, [r9], #4
 8006fa2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006fa6:	d8e2      	bhi.n	8006f6e <__multiply+0xb2>
 8006fa8:	9a01      	ldr	r2, [sp, #4]
 8006faa:	f845 c002 	str.w	ip, [r5, r2]
 8006fae:	9a03      	ldr	r2, [sp, #12]
 8006fb0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006fb4:	3304      	adds	r3, #4
 8006fb6:	f1b9 0f00 	cmp.w	r9, #0
 8006fba:	d021      	beq.n	8007000 <__multiply+0x144>
 8006fbc:	6829      	ldr	r1, [r5, #0]
 8006fbe:	f104 0c14 	add.w	ip, r4, #20
 8006fc2:	46ae      	mov	lr, r5
 8006fc4:	f04f 0a00 	mov.w	sl, #0
 8006fc8:	f8bc b000 	ldrh.w	fp, [ip]
 8006fcc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fd0:	fb09 220b 	mla	r2, r9, fp, r2
 8006fd4:	4452      	add	r2, sl
 8006fd6:	b289      	uxth	r1, r1
 8006fd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fdc:	f84e 1b04 	str.w	r1, [lr], #4
 8006fe0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006fe4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fe8:	f8be 1000 	ldrh.w	r1, [lr]
 8006fec:	fb09 110a 	mla	r1, r9, sl, r1
 8006ff0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006ff4:	4567      	cmp	r7, ip
 8006ff6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006ffa:	d8e5      	bhi.n	8006fc8 <__multiply+0x10c>
 8006ffc:	9a01      	ldr	r2, [sp, #4]
 8006ffe:	50a9      	str	r1, [r5, r2]
 8007000:	3504      	adds	r5, #4
 8007002:	e799      	b.n	8006f38 <__multiply+0x7c>
 8007004:	3e01      	subs	r6, #1
 8007006:	e79b      	b.n	8006f40 <__multiply+0x84>
 8007008:	080085cc 	.word	0x080085cc
 800700c:	080085dd 	.word	0x080085dd

08007010 <__pow5mult>:
 8007010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007014:	4615      	mov	r5, r2
 8007016:	f012 0203 	ands.w	r2, r2, #3
 800701a:	4606      	mov	r6, r0
 800701c:	460f      	mov	r7, r1
 800701e:	d007      	beq.n	8007030 <__pow5mult+0x20>
 8007020:	4c25      	ldr	r4, [pc, #148]	; (80070b8 <__pow5mult+0xa8>)
 8007022:	3a01      	subs	r2, #1
 8007024:	2300      	movs	r3, #0
 8007026:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800702a:	f7ff fe9d 	bl	8006d68 <__multadd>
 800702e:	4607      	mov	r7, r0
 8007030:	10ad      	asrs	r5, r5, #2
 8007032:	d03d      	beq.n	80070b0 <__pow5mult+0xa0>
 8007034:	69f4      	ldr	r4, [r6, #28]
 8007036:	b97c      	cbnz	r4, 8007058 <__pow5mult+0x48>
 8007038:	2010      	movs	r0, #16
 800703a:	f7ff fd7f 	bl	8006b3c <malloc>
 800703e:	4602      	mov	r2, r0
 8007040:	61f0      	str	r0, [r6, #28]
 8007042:	b928      	cbnz	r0, 8007050 <__pow5mult+0x40>
 8007044:	4b1d      	ldr	r3, [pc, #116]	; (80070bc <__pow5mult+0xac>)
 8007046:	481e      	ldr	r0, [pc, #120]	; (80070c0 <__pow5mult+0xb0>)
 8007048:	f240 11b3 	movw	r1, #435	; 0x1b3
 800704c:	f000 fbe4 	bl	8007818 <__assert_func>
 8007050:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007054:	6004      	str	r4, [r0, #0]
 8007056:	60c4      	str	r4, [r0, #12]
 8007058:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800705c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007060:	b94c      	cbnz	r4, 8007076 <__pow5mult+0x66>
 8007062:	f240 2171 	movw	r1, #625	; 0x271
 8007066:	4630      	mov	r0, r6
 8007068:	f7ff ff12 	bl	8006e90 <__i2b>
 800706c:	2300      	movs	r3, #0
 800706e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007072:	4604      	mov	r4, r0
 8007074:	6003      	str	r3, [r0, #0]
 8007076:	f04f 0900 	mov.w	r9, #0
 800707a:	07eb      	lsls	r3, r5, #31
 800707c:	d50a      	bpl.n	8007094 <__pow5mult+0x84>
 800707e:	4639      	mov	r1, r7
 8007080:	4622      	mov	r2, r4
 8007082:	4630      	mov	r0, r6
 8007084:	f7ff ff1a 	bl	8006ebc <__multiply>
 8007088:	4639      	mov	r1, r7
 800708a:	4680      	mov	r8, r0
 800708c:	4630      	mov	r0, r6
 800708e:	f7ff fe49 	bl	8006d24 <_Bfree>
 8007092:	4647      	mov	r7, r8
 8007094:	106d      	asrs	r5, r5, #1
 8007096:	d00b      	beq.n	80070b0 <__pow5mult+0xa0>
 8007098:	6820      	ldr	r0, [r4, #0]
 800709a:	b938      	cbnz	r0, 80070ac <__pow5mult+0x9c>
 800709c:	4622      	mov	r2, r4
 800709e:	4621      	mov	r1, r4
 80070a0:	4630      	mov	r0, r6
 80070a2:	f7ff ff0b 	bl	8006ebc <__multiply>
 80070a6:	6020      	str	r0, [r4, #0]
 80070a8:	f8c0 9000 	str.w	r9, [r0]
 80070ac:	4604      	mov	r4, r0
 80070ae:	e7e4      	b.n	800707a <__pow5mult+0x6a>
 80070b0:	4638      	mov	r0, r7
 80070b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070b6:	bf00      	nop
 80070b8:	08008728 	.word	0x08008728
 80070bc:	0800855d 	.word	0x0800855d
 80070c0:	080085dd 	.word	0x080085dd

080070c4 <__lshift>:
 80070c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070c8:	460c      	mov	r4, r1
 80070ca:	6849      	ldr	r1, [r1, #4]
 80070cc:	6923      	ldr	r3, [r4, #16]
 80070ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070d2:	68a3      	ldr	r3, [r4, #8]
 80070d4:	4607      	mov	r7, r0
 80070d6:	4691      	mov	r9, r2
 80070d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070dc:	f108 0601 	add.w	r6, r8, #1
 80070e0:	42b3      	cmp	r3, r6
 80070e2:	db0b      	blt.n	80070fc <__lshift+0x38>
 80070e4:	4638      	mov	r0, r7
 80070e6:	f7ff fddd 	bl	8006ca4 <_Balloc>
 80070ea:	4605      	mov	r5, r0
 80070ec:	b948      	cbnz	r0, 8007102 <__lshift+0x3e>
 80070ee:	4602      	mov	r2, r0
 80070f0:	4b28      	ldr	r3, [pc, #160]	; (8007194 <__lshift+0xd0>)
 80070f2:	4829      	ldr	r0, [pc, #164]	; (8007198 <__lshift+0xd4>)
 80070f4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80070f8:	f000 fb8e 	bl	8007818 <__assert_func>
 80070fc:	3101      	adds	r1, #1
 80070fe:	005b      	lsls	r3, r3, #1
 8007100:	e7ee      	b.n	80070e0 <__lshift+0x1c>
 8007102:	2300      	movs	r3, #0
 8007104:	f100 0114 	add.w	r1, r0, #20
 8007108:	f100 0210 	add.w	r2, r0, #16
 800710c:	4618      	mov	r0, r3
 800710e:	4553      	cmp	r3, sl
 8007110:	db33      	blt.n	800717a <__lshift+0xb6>
 8007112:	6920      	ldr	r0, [r4, #16]
 8007114:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007118:	f104 0314 	add.w	r3, r4, #20
 800711c:	f019 091f 	ands.w	r9, r9, #31
 8007120:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007124:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007128:	d02b      	beq.n	8007182 <__lshift+0xbe>
 800712a:	f1c9 0e20 	rsb	lr, r9, #32
 800712e:	468a      	mov	sl, r1
 8007130:	2200      	movs	r2, #0
 8007132:	6818      	ldr	r0, [r3, #0]
 8007134:	fa00 f009 	lsl.w	r0, r0, r9
 8007138:	4310      	orrs	r0, r2
 800713a:	f84a 0b04 	str.w	r0, [sl], #4
 800713e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007142:	459c      	cmp	ip, r3
 8007144:	fa22 f20e 	lsr.w	r2, r2, lr
 8007148:	d8f3      	bhi.n	8007132 <__lshift+0x6e>
 800714a:	ebac 0304 	sub.w	r3, ip, r4
 800714e:	3b15      	subs	r3, #21
 8007150:	f023 0303 	bic.w	r3, r3, #3
 8007154:	3304      	adds	r3, #4
 8007156:	f104 0015 	add.w	r0, r4, #21
 800715a:	4584      	cmp	ip, r0
 800715c:	bf38      	it	cc
 800715e:	2304      	movcc	r3, #4
 8007160:	50ca      	str	r2, [r1, r3]
 8007162:	b10a      	cbz	r2, 8007168 <__lshift+0xa4>
 8007164:	f108 0602 	add.w	r6, r8, #2
 8007168:	3e01      	subs	r6, #1
 800716a:	4638      	mov	r0, r7
 800716c:	612e      	str	r6, [r5, #16]
 800716e:	4621      	mov	r1, r4
 8007170:	f7ff fdd8 	bl	8006d24 <_Bfree>
 8007174:	4628      	mov	r0, r5
 8007176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800717a:	f842 0f04 	str.w	r0, [r2, #4]!
 800717e:	3301      	adds	r3, #1
 8007180:	e7c5      	b.n	800710e <__lshift+0x4a>
 8007182:	3904      	subs	r1, #4
 8007184:	f853 2b04 	ldr.w	r2, [r3], #4
 8007188:	f841 2f04 	str.w	r2, [r1, #4]!
 800718c:	459c      	cmp	ip, r3
 800718e:	d8f9      	bhi.n	8007184 <__lshift+0xc0>
 8007190:	e7ea      	b.n	8007168 <__lshift+0xa4>
 8007192:	bf00      	nop
 8007194:	080085cc 	.word	0x080085cc
 8007198:	080085dd 	.word	0x080085dd

0800719c <__mcmp>:
 800719c:	b530      	push	{r4, r5, lr}
 800719e:	6902      	ldr	r2, [r0, #16]
 80071a0:	690c      	ldr	r4, [r1, #16]
 80071a2:	1b12      	subs	r2, r2, r4
 80071a4:	d10e      	bne.n	80071c4 <__mcmp+0x28>
 80071a6:	f100 0314 	add.w	r3, r0, #20
 80071aa:	3114      	adds	r1, #20
 80071ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80071b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80071b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80071b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80071bc:	42a5      	cmp	r5, r4
 80071be:	d003      	beq.n	80071c8 <__mcmp+0x2c>
 80071c0:	d305      	bcc.n	80071ce <__mcmp+0x32>
 80071c2:	2201      	movs	r2, #1
 80071c4:	4610      	mov	r0, r2
 80071c6:	bd30      	pop	{r4, r5, pc}
 80071c8:	4283      	cmp	r3, r0
 80071ca:	d3f3      	bcc.n	80071b4 <__mcmp+0x18>
 80071cc:	e7fa      	b.n	80071c4 <__mcmp+0x28>
 80071ce:	f04f 32ff 	mov.w	r2, #4294967295
 80071d2:	e7f7      	b.n	80071c4 <__mcmp+0x28>

080071d4 <__mdiff>:
 80071d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d8:	460c      	mov	r4, r1
 80071da:	4606      	mov	r6, r0
 80071dc:	4611      	mov	r1, r2
 80071de:	4620      	mov	r0, r4
 80071e0:	4690      	mov	r8, r2
 80071e2:	f7ff ffdb 	bl	800719c <__mcmp>
 80071e6:	1e05      	subs	r5, r0, #0
 80071e8:	d110      	bne.n	800720c <__mdiff+0x38>
 80071ea:	4629      	mov	r1, r5
 80071ec:	4630      	mov	r0, r6
 80071ee:	f7ff fd59 	bl	8006ca4 <_Balloc>
 80071f2:	b930      	cbnz	r0, 8007202 <__mdiff+0x2e>
 80071f4:	4b3a      	ldr	r3, [pc, #232]	; (80072e0 <__mdiff+0x10c>)
 80071f6:	4602      	mov	r2, r0
 80071f8:	f240 2137 	movw	r1, #567	; 0x237
 80071fc:	4839      	ldr	r0, [pc, #228]	; (80072e4 <__mdiff+0x110>)
 80071fe:	f000 fb0b 	bl	8007818 <__assert_func>
 8007202:	2301      	movs	r3, #1
 8007204:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007208:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800720c:	bfa4      	itt	ge
 800720e:	4643      	movge	r3, r8
 8007210:	46a0      	movge	r8, r4
 8007212:	4630      	mov	r0, r6
 8007214:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007218:	bfa6      	itte	ge
 800721a:	461c      	movge	r4, r3
 800721c:	2500      	movge	r5, #0
 800721e:	2501      	movlt	r5, #1
 8007220:	f7ff fd40 	bl	8006ca4 <_Balloc>
 8007224:	b920      	cbnz	r0, 8007230 <__mdiff+0x5c>
 8007226:	4b2e      	ldr	r3, [pc, #184]	; (80072e0 <__mdiff+0x10c>)
 8007228:	4602      	mov	r2, r0
 800722a:	f240 2145 	movw	r1, #581	; 0x245
 800722e:	e7e5      	b.n	80071fc <__mdiff+0x28>
 8007230:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007234:	6926      	ldr	r6, [r4, #16]
 8007236:	60c5      	str	r5, [r0, #12]
 8007238:	f104 0914 	add.w	r9, r4, #20
 800723c:	f108 0514 	add.w	r5, r8, #20
 8007240:	f100 0e14 	add.w	lr, r0, #20
 8007244:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007248:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800724c:	f108 0210 	add.w	r2, r8, #16
 8007250:	46f2      	mov	sl, lr
 8007252:	2100      	movs	r1, #0
 8007254:	f859 3b04 	ldr.w	r3, [r9], #4
 8007258:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800725c:	fa11 f88b 	uxtah	r8, r1, fp
 8007260:	b299      	uxth	r1, r3
 8007262:	0c1b      	lsrs	r3, r3, #16
 8007264:	eba8 0801 	sub.w	r8, r8, r1
 8007268:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800726c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007270:	fa1f f888 	uxth.w	r8, r8
 8007274:	1419      	asrs	r1, r3, #16
 8007276:	454e      	cmp	r6, r9
 8007278:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800727c:	f84a 3b04 	str.w	r3, [sl], #4
 8007280:	d8e8      	bhi.n	8007254 <__mdiff+0x80>
 8007282:	1b33      	subs	r3, r6, r4
 8007284:	3b15      	subs	r3, #21
 8007286:	f023 0303 	bic.w	r3, r3, #3
 800728a:	3304      	adds	r3, #4
 800728c:	3415      	adds	r4, #21
 800728e:	42a6      	cmp	r6, r4
 8007290:	bf38      	it	cc
 8007292:	2304      	movcc	r3, #4
 8007294:	441d      	add	r5, r3
 8007296:	4473      	add	r3, lr
 8007298:	469e      	mov	lr, r3
 800729a:	462e      	mov	r6, r5
 800729c:	4566      	cmp	r6, ip
 800729e:	d30e      	bcc.n	80072be <__mdiff+0xea>
 80072a0:	f10c 0203 	add.w	r2, ip, #3
 80072a4:	1b52      	subs	r2, r2, r5
 80072a6:	f022 0203 	bic.w	r2, r2, #3
 80072aa:	3d03      	subs	r5, #3
 80072ac:	45ac      	cmp	ip, r5
 80072ae:	bf38      	it	cc
 80072b0:	2200      	movcc	r2, #0
 80072b2:	4413      	add	r3, r2
 80072b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80072b8:	b17a      	cbz	r2, 80072da <__mdiff+0x106>
 80072ba:	6107      	str	r7, [r0, #16]
 80072bc:	e7a4      	b.n	8007208 <__mdiff+0x34>
 80072be:	f856 8b04 	ldr.w	r8, [r6], #4
 80072c2:	fa11 f288 	uxtah	r2, r1, r8
 80072c6:	1414      	asrs	r4, r2, #16
 80072c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80072cc:	b292      	uxth	r2, r2
 80072ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80072d2:	f84e 2b04 	str.w	r2, [lr], #4
 80072d6:	1421      	asrs	r1, r4, #16
 80072d8:	e7e0      	b.n	800729c <__mdiff+0xc8>
 80072da:	3f01      	subs	r7, #1
 80072dc:	e7ea      	b.n	80072b4 <__mdiff+0xe0>
 80072de:	bf00      	nop
 80072e0:	080085cc 	.word	0x080085cc
 80072e4:	080085dd 	.word	0x080085dd

080072e8 <__d2b>:
 80072e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80072ec:	460f      	mov	r7, r1
 80072ee:	2101      	movs	r1, #1
 80072f0:	ec59 8b10 	vmov	r8, r9, d0
 80072f4:	4616      	mov	r6, r2
 80072f6:	f7ff fcd5 	bl	8006ca4 <_Balloc>
 80072fa:	4604      	mov	r4, r0
 80072fc:	b930      	cbnz	r0, 800730c <__d2b+0x24>
 80072fe:	4602      	mov	r2, r0
 8007300:	4b24      	ldr	r3, [pc, #144]	; (8007394 <__d2b+0xac>)
 8007302:	4825      	ldr	r0, [pc, #148]	; (8007398 <__d2b+0xb0>)
 8007304:	f240 310f 	movw	r1, #783	; 0x30f
 8007308:	f000 fa86 	bl	8007818 <__assert_func>
 800730c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007310:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007314:	bb2d      	cbnz	r5, 8007362 <__d2b+0x7a>
 8007316:	9301      	str	r3, [sp, #4]
 8007318:	f1b8 0300 	subs.w	r3, r8, #0
 800731c:	d026      	beq.n	800736c <__d2b+0x84>
 800731e:	4668      	mov	r0, sp
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	f7ff fd87 	bl	8006e34 <__lo0bits>
 8007326:	e9dd 1200 	ldrd	r1, r2, [sp]
 800732a:	b1e8      	cbz	r0, 8007368 <__d2b+0x80>
 800732c:	f1c0 0320 	rsb	r3, r0, #32
 8007330:	fa02 f303 	lsl.w	r3, r2, r3
 8007334:	430b      	orrs	r3, r1
 8007336:	40c2      	lsrs	r2, r0
 8007338:	6163      	str	r3, [r4, #20]
 800733a:	9201      	str	r2, [sp, #4]
 800733c:	9b01      	ldr	r3, [sp, #4]
 800733e:	61a3      	str	r3, [r4, #24]
 8007340:	2b00      	cmp	r3, #0
 8007342:	bf14      	ite	ne
 8007344:	2202      	movne	r2, #2
 8007346:	2201      	moveq	r2, #1
 8007348:	6122      	str	r2, [r4, #16]
 800734a:	b1bd      	cbz	r5, 800737c <__d2b+0x94>
 800734c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007350:	4405      	add	r5, r0
 8007352:	603d      	str	r5, [r7, #0]
 8007354:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007358:	6030      	str	r0, [r6, #0]
 800735a:	4620      	mov	r0, r4
 800735c:	b003      	add	sp, #12
 800735e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007362:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007366:	e7d6      	b.n	8007316 <__d2b+0x2e>
 8007368:	6161      	str	r1, [r4, #20]
 800736a:	e7e7      	b.n	800733c <__d2b+0x54>
 800736c:	a801      	add	r0, sp, #4
 800736e:	f7ff fd61 	bl	8006e34 <__lo0bits>
 8007372:	9b01      	ldr	r3, [sp, #4]
 8007374:	6163      	str	r3, [r4, #20]
 8007376:	3020      	adds	r0, #32
 8007378:	2201      	movs	r2, #1
 800737a:	e7e5      	b.n	8007348 <__d2b+0x60>
 800737c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007380:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007384:	6038      	str	r0, [r7, #0]
 8007386:	6918      	ldr	r0, [r3, #16]
 8007388:	f7ff fd34 	bl	8006df4 <__hi0bits>
 800738c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007390:	e7e2      	b.n	8007358 <__d2b+0x70>
 8007392:	bf00      	nop
 8007394:	080085cc 	.word	0x080085cc
 8007398:	080085dd 	.word	0x080085dd

0800739c <__ssputs_r>:
 800739c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073a0:	688e      	ldr	r6, [r1, #8]
 80073a2:	461f      	mov	r7, r3
 80073a4:	42be      	cmp	r6, r7
 80073a6:	680b      	ldr	r3, [r1, #0]
 80073a8:	4682      	mov	sl, r0
 80073aa:	460c      	mov	r4, r1
 80073ac:	4690      	mov	r8, r2
 80073ae:	d82c      	bhi.n	800740a <__ssputs_r+0x6e>
 80073b0:	898a      	ldrh	r2, [r1, #12]
 80073b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80073b6:	d026      	beq.n	8007406 <__ssputs_r+0x6a>
 80073b8:	6965      	ldr	r5, [r4, #20]
 80073ba:	6909      	ldr	r1, [r1, #16]
 80073bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073c0:	eba3 0901 	sub.w	r9, r3, r1
 80073c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073c8:	1c7b      	adds	r3, r7, #1
 80073ca:	444b      	add	r3, r9
 80073cc:	106d      	asrs	r5, r5, #1
 80073ce:	429d      	cmp	r5, r3
 80073d0:	bf38      	it	cc
 80073d2:	461d      	movcc	r5, r3
 80073d4:	0553      	lsls	r3, r2, #21
 80073d6:	d527      	bpl.n	8007428 <__ssputs_r+0x8c>
 80073d8:	4629      	mov	r1, r5
 80073da:	f7ff fbd7 	bl	8006b8c <_malloc_r>
 80073de:	4606      	mov	r6, r0
 80073e0:	b360      	cbz	r0, 800743c <__ssputs_r+0xa0>
 80073e2:	6921      	ldr	r1, [r4, #16]
 80073e4:	464a      	mov	r2, r9
 80073e6:	f000 fa09 	bl	80077fc <memcpy>
 80073ea:	89a3      	ldrh	r3, [r4, #12]
 80073ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80073f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073f4:	81a3      	strh	r3, [r4, #12]
 80073f6:	6126      	str	r6, [r4, #16]
 80073f8:	6165      	str	r5, [r4, #20]
 80073fa:	444e      	add	r6, r9
 80073fc:	eba5 0509 	sub.w	r5, r5, r9
 8007400:	6026      	str	r6, [r4, #0]
 8007402:	60a5      	str	r5, [r4, #8]
 8007404:	463e      	mov	r6, r7
 8007406:	42be      	cmp	r6, r7
 8007408:	d900      	bls.n	800740c <__ssputs_r+0x70>
 800740a:	463e      	mov	r6, r7
 800740c:	6820      	ldr	r0, [r4, #0]
 800740e:	4632      	mov	r2, r6
 8007410:	4641      	mov	r1, r8
 8007412:	f000 f9c9 	bl	80077a8 <memmove>
 8007416:	68a3      	ldr	r3, [r4, #8]
 8007418:	1b9b      	subs	r3, r3, r6
 800741a:	60a3      	str	r3, [r4, #8]
 800741c:	6823      	ldr	r3, [r4, #0]
 800741e:	4433      	add	r3, r6
 8007420:	6023      	str	r3, [r4, #0]
 8007422:	2000      	movs	r0, #0
 8007424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007428:	462a      	mov	r2, r5
 800742a:	f000 fa3b 	bl	80078a4 <_realloc_r>
 800742e:	4606      	mov	r6, r0
 8007430:	2800      	cmp	r0, #0
 8007432:	d1e0      	bne.n	80073f6 <__ssputs_r+0x5a>
 8007434:	6921      	ldr	r1, [r4, #16]
 8007436:	4650      	mov	r0, sl
 8007438:	f7ff fb34 	bl	8006aa4 <_free_r>
 800743c:	230c      	movs	r3, #12
 800743e:	f8ca 3000 	str.w	r3, [sl]
 8007442:	89a3      	ldrh	r3, [r4, #12]
 8007444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007448:	81a3      	strh	r3, [r4, #12]
 800744a:	f04f 30ff 	mov.w	r0, #4294967295
 800744e:	e7e9      	b.n	8007424 <__ssputs_r+0x88>

08007450 <_svfiprintf_r>:
 8007450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007454:	4698      	mov	r8, r3
 8007456:	898b      	ldrh	r3, [r1, #12]
 8007458:	061b      	lsls	r3, r3, #24
 800745a:	b09d      	sub	sp, #116	; 0x74
 800745c:	4607      	mov	r7, r0
 800745e:	460d      	mov	r5, r1
 8007460:	4614      	mov	r4, r2
 8007462:	d50e      	bpl.n	8007482 <_svfiprintf_r+0x32>
 8007464:	690b      	ldr	r3, [r1, #16]
 8007466:	b963      	cbnz	r3, 8007482 <_svfiprintf_r+0x32>
 8007468:	2140      	movs	r1, #64	; 0x40
 800746a:	f7ff fb8f 	bl	8006b8c <_malloc_r>
 800746e:	6028      	str	r0, [r5, #0]
 8007470:	6128      	str	r0, [r5, #16]
 8007472:	b920      	cbnz	r0, 800747e <_svfiprintf_r+0x2e>
 8007474:	230c      	movs	r3, #12
 8007476:	603b      	str	r3, [r7, #0]
 8007478:	f04f 30ff 	mov.w	r0, #4294967295
 800747c:	e0d0      	b.n	8007620 <_svfiprintf_r+0x1d0>
 800747e:	2340      	movs	r3, #64	; 0x40
 8007480:	616b      	str	r3, [r5, #20]
 8007482:	2300      	movs	r3, #0
 8007484:	9309      	str	r3, [sp, #36]	; 0x24
 8007486:	2320      	movs	r3, #32
 8007488:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800748c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007490:	2330      	movs	r3, #48	; 0x30
 8007492:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007638 <_svfiprintf_r+0x1e8>
 8007496:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800749a:	f04f 0901 	mov.w	r9, #1
 800749e:	4623      	mov	r3, r4
 80074a0:	469a      	mov	sl, r3
 80074a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074a6:	b10a      	cbz	r2, 80074ac <_svfiprintf_r+0x5c>
 80074a8:	2a25      	cmp	r2, #37	; 0x25
 80074aa:	d1f9      	bne.n	80074a0 <_svfiprintf_r+0x50>
 80074ac:	ebba 0b04 	subs.w	fp, sl, r4
 80074b0:	d00b      	beq.n	80074ca <_svfiprintf_r+0x7a>
 80074b2:	465b      	mov	r3, fp
 80074b4:	4622      	mov	r2, r4
 80074b6:	4629      	mov	r1, r5
 80074b8:	4638      	mov	r0, r7
 80074ba:	f7ff ff6f 	bl	800739c <__ssputs_r>
 80074be:	3001      	adds	r0, #1
 80074c0:	f000 80a9 	beq.w	8007616 <_svfiprintf_r+0x1c6>
 80074c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074c6:	445a      	add	r2, fp
 80074c8:	9209      	str	r2, [sp, #36]	; 0x24
 80074ca:	f89a 3000 	ldrb.w	r3, [sl]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	f000 80a1 	beq.w	8007616 <_svfiprintf_r+0x1c6>
 80074d4:	2300      	movs	r3, #0
 80074d6:	f04f 32ff 	mov.w	r2, #4294967295
 80074da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074de:	f10a 0a01 	add.w	sl, sl, #1
 80074e2:	9304      	str	r3, [sp, #16]
 80074e4:	9307      	str	r3, [sp, #28]
 80074e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074ea:	931a      	str	r3, [sp, #104]	; 0x68
 80074ec:	4654      	mov	r4, sl
 80074ee:	2205      	movs	r2, #5
 80074f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074f4:	4850      	ldr	r0, [pc, #320]	; (8007638 <_svfiprintf_r+0x1e8>)
 80074f6:	f7f8 fe73 	bl	80001e0 <memchr>
 80074fa:	9a04      	ldr	r2, [sp, #16]
 80074fc:	b9d8      	cbnz	r0, 8007536 <_svfiprintf_r+0xe6>
 80074fe:	06d0      	lsls	r0, r2, #27
 8007500:	bf44      	itt	mi
 8007502:	2320      	movmi	r3, #32
 8007504:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007508:	0711      	lsls	r1, r2, #28
 800750a:	bf44      	itt	mi
 800750c:	232b      	movmi	r3, #43	; 0x2b
 800750e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007512:	f89a 3000 	ldrb.w	r3, [sl]
 8007516:	2b2a      	cmp	r3, #42	; 0x2a
 8007518:	d015      	beq.n	8007546 <_svfiprintf_r+0xf6>
 800751a:	9a07      	ldr	r2, [sp, #28]
 800751c:	4654      	mov	r4, sl
 800751e:	2000      	movs	r0, #0
 8007520:	f04f 0c0a 	mov.w	ip, #10
 8007524:	4621      	mov	r1, r4
 8007526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800752a:	3b30      	subs	r3, #48	; 0x30
 800752c:	2b09      	cmp	r3, #9
 800752e:	d94d      	bls.n	80075cc <_svfiprintf_r+0x17c>
 8007530:	b1b0      	cbz	r0, 8007560 <_svfiprintf_r+0x110>
 8007532:	9207      	str	r2, [sp, #28]
 8007534:	e014      	b.n	8007560 <_svfiprintf_r+0x110>
 8007536:	eba0 0308 	sub.w	r3, r0, r8
 800753a:	fa09 f303 	lsl.w	r3, r9, r3
 800753e:	4313      	orrs	r3, r2
 8007540:	9304      	str	r3, [sp, #16]
 8007542:	46a2      	mov	sl, r4
 8007544:	e7d2      	b.n	80074ec <_svfiprintf_r+0x9c>
 8007546:	9b03      	ldr	r3, [sp, #12]
 8007548:	1d19      	adds	r1, r3, #4
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	9103      	str	r1, [sp, #12]
 800754e:	2b00      	cmp	r3, #0
 8007550:	bfbb      	ittet	lt
 8007552:	425b      	neglt	r3, r3
 8007554:	f042 0202 	orrlt.w	r2, r2, #2
 8007558:	9307      	strge	r3, [sp, #28]
 800755a:	9307      	strlt	r3, [sp, #28]
 800755c:	bfb8      	it	lt
 800755e:	9204      	strlt	r2, [sp, #16]
 8007560:	7823      	ldrb	r3, [r4, #0]
 8007562:	2b2e      	cmp	r3, #46	; 0x2e
 8007564:	d10c      	bne.n	8007580 <_svfiprintf_r+0x130>
 8007566:	7863      	ldrb	r3, [r4, #1]
 8007568:	2b2a      	cmp	r3, #42	; 0x2a
 800756a:	d134      	bne.n	80075d6 <_svfiprintf_r+0x186>
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	1d1a      	adds	r2, r3, #4
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	9203      	str	r2, [sp, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	bfb8      	it	lt
 8007578:	f04f 33ff 	movlt.w	r3, #4294967295
 800757c:	3402      	adds	r4, #2
 800757e:	9305      	str	r3, [sp, #20]
 8007580:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007648 <_svfiprintf_r+0x1f8>
 8007584:	7821      	ldrb	r1, [r4, #0]
 8007586:	2203      	movs	r2, #3
 8007588:	4650      	mov	r0, sl
 800758a:	f7f8 fe29 	bl	80001e0 <memchr>
 800758e:	b138      	cbz	r0, 80075a0 <_svfiprintf_r+0x150>
 8007590:	9b04      	ldr	r3, [sp, #16]
 8007592:	eba0 000a 	sub.w	r0, r0, sl
 8007596:	2240      	movs	r2, #64	; 0x40
 8007598:	4082      	lsls	r2, r0
 800759a:	4313      	orrs	r3, r2
 800759c:	3401      	adds	r4, #1
 800759e:	9304      	str	r3, [sp, #16]
 80075a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075a4:	4825      	ldr	r0, [pc, #148]	; (800763c <_svfiprintf_r+0x1ec>)
 80075a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075aa:	2206      	movs	r2, #6
 80075ac:	f7f8 fe18 	bl	80001e0 <memchr>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d038      	beq.n	8007626 <_svfiprintf_r+0x1d6>
 80075b4:	4b22      	ldr	r3, [pc, #136]	; (8007640 <_svfiprintf_r+0x1f0>)
 80075b6:	bb1b      	cbnz	r3, 8007600 <_svfiprintf_r+0x1b0>
 80075b8:	9b03      	ldr	r3, [sp, #12]
 80075ba:	3307      	adds	r3, #7
 80075bc:	f023 0307 	bic.w	r3, r3, #7
 80075c0:	3308      	adds	r3, #8
 80075c2:	9303      	str	r3, [sp, #12]
 80075c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075c6:	4433      	add	r3, r6
 80075c8:	9309      	str	r3, [sp, #36]	; 0x24
 80075ca:	e768      	b.n	800749e <_svfiprintf_r+0x4e>
 80075cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80075d0:	460c      	mov	r4, r1
 80075d2:	2001      	movs	r0, #1
 80075d4:	e7a6      	b.n	8007524 <_svfiprintf_r+0xd4>
 80075d6:	2300      	movs	r3, #0
 80075d8:	3401      	adds	r4, #1
 80075da:	9305      	str	r3, [sp, #20]
 80075dc:	4619      	mov	r1, r3
 80075de:	f04f 0c0a 	mov.w	ip, #10
 80075e2:	4620      	mov	r0, r4
 80075e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075e8:	3a30      	subs	r2, #48	; 0x30
 80075ea:	2a09      	cmp	r2, #9
 80075ec:	d903      	bls.n	80075f6 <_svfiprintf_r+0x1a6>
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0c6      	beq.n	8007580 <_svfiprintf_r+0x130>
 80075f2:	9105      	str	r1, [sp, #20]
 80075f4:	e7c4      	b.n	8007580 <_svfiprintf_r+0x130>
 80075f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80075fa:	4604      	mov	r4, r0
 80075fc:	2301      	movs	r3, #1
 80075fe:	e7f0      	b.n	80075e2 <_svfiprintf_r+0x192>
 8007600:	ab03      	add	r3, sp, #12
 8007602:	9300      	str	r3, [sp, #0]
 8007604:	462a      	mov	r2, r5
 8007606:	4b0f      	ldr	r3, [pc, #60]	; (8007644 <_svfiprintf_r+0x1f4>)
 8007608:	a904      	add	r1, sp, #16
 800760a:	4638      	mov	r0, r7
 800760c:	f7fd fe30 	bl	8005270 <_printf_float>
 8007610:	1c42      	adds	r2, r0, #1
 8007612:	4606      	mov	r6, r0
 8007614:	d1d6      	bne.n	80075c4 <_svfiprintf_r+0x174>
 8007616:	89ab      	ldrh	r3, [r5, #12]
 8007618:	065b      	lsls	r3, r3, #25
 800761a:	f53f af2d 	bmi.w	8007478 <_svfiprintf_r+0x28>
 800761e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007620:	b01d      	add	sp, #116	; 0x74
 8007622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007626:	ab03      	add	r3, sp, #12
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	462a      	mov	r2, r5
 800762c:	4b05      	ldr	r3, [pc, #20]	; (8007644 <_svfiprintf_r+0x1f4>)
 800762e:	a904      	add	r1, sp, #16
 8007630:	4638      	mov	r0, r7
 8007632:	f7fe f8c1 	bl	80057b8 <_printf_i>
 8007636:	e7eb      	b.n	8007610 <_svfiprintf_r+0x1c0>
 8007638:	08008734 	.word	0x08008734
 800763c:	0800873e 	.word	0x0800873e
 8007640:	08005271 	.word	0x08005271
 8007644:	0800739d 	.word	0x0800739d
 8007648:	0800873a 	.word	0x0800873a

0800764c <__sflush_r>:
 800764c:	898a      	ldrh	r2, [r1, #12]
 800764e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007652:	4605      	mov	r5, r0
 8007654:	0710      	lsls	r0, r2, #28
 8007656:	460c      	mov	r4, r1
 8007658:	d458      	bmi.n	800770c <__sflush_r+0xc0>
 800765a:	684b      	ldr	r3, [r1, #4]
 800765c:	2b00      	cmp	r3, #0
 800765e:	dc05      	bgt.n	800766c <__sflush_r+0x20>
 8007660:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007662:	2b00      	cmp	r3, #0
 8007664:	dc02      	bgt.n	800766c <__sflush_r+0x20>
 8007666:	2000      	movs	r0, #0
 8007668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800766c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800766e:	2e00      	cmp	r6, #0
 8007670:	d0f9      	beq.n	8007666 <__sflush_r+0x1a>
 8007672:	2300      	movs	r3, #0
 8007674:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007678:	682f      	ldr	r7, [r5, #0]
 800767a:	6a21      	ldr	r1, [r4, #32]
 800767c:	602b      	str	r3, [r5, #0]
 800767e:	d032      	beq.n	80076e6 <__sflush_r+0x9a>
 8007680:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007682:	89a3      	ldrh	r3, [r4, #12]
 8007684:	075a      	lsls	r2, r3, #29
 8007686:	d505      	bpl.n	8007694 <__sflush_r+0x48>
 8007688:	6863      	ldr	r3, [r4, #4]
 800768a:	1ac0      	subs	r0, r0, r3
 800768c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800768e:	b10b      	cbz	r3, 8007694 <__sflush_r+0x48>
 8007690:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007692:	1ac0      	subs	r0, r0, r3
 8007694:	2300      	movs	r3, #0
 8007696:	4602      	mov	r2, r0
 8007698:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800769a:	6a21      	ldr	r1, [r4, #32]
 800769c:	4628      	mov	r0, r5
 800769e:	47b0      	blx	r6
 80076a0:	1c43      	adds	r3, r0, #1
 80076a2:	89a3      	ldrh	r3, [r4, #12]
 80076a4:	d106      	bne.n	80076b4 <__sflush_r+0x68>
 80076a6:	6829      	ldr	r1, [r5, #0]
 80076a8:	291d      	cmp	r1, #29
 80076aa:	d82b      	bhi.n	8007704 <__sflush_r+0xb8>
 80076ac:	4a29      	ldr	r2, [pc, #164]	; (8007754 <__sflush_r+0x108>)
 80076ae:	410a      	asrs	r2, r1
 80076b0:	07d6      	lsls	r6, r2, #31
 80076b2:	d427      	bmi.n	8007704 <__sflush_r+0xb8>
 80076b4:	2200      	movs	r2, #0
 80076b6:	6062      	str	r2, [r4, #4]
 80076b8:	04d9      	lsls	r1, r3, #19
 80076ba:	6922      	ldr	r2, [r4, #16]
 80076bc:	6022      	str	r2, [r4, #0]
 80076be:	d504      	bpl.n	80076ca <__sflush_r+0x7e>
 80076c0:	1c42      	adds	r2, r0, #1
 80076c2:	d101      	bne.n	80076c8 <__sflush_r+0x7c>
 80076c4:	682b      	ldr	r3, [r5, #0]
 80076c6:	b903      	cbnz	r3, 80076ca <__sflush_r+0x7e>
 80076c8:	6560      	str	r0, [r4, #84]	; 0x54
 80076ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076cc:	602f      	str	r7, [r5, #0]
 80076ce:	2900      	cmp	r1, #0
 80076d0:	d0c9      	beq.n	8007666 <__sflush_r+0x1a>
 80076d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076d6:	4299      	cmp	r1, r3
 80076d8:	d002      	beq.n	80076e0 <__sflush_r+0x94>
 80076da:	4628      	mov	r0, r5
 80076dc:	f7ff f9e2 	bl	8006aa4 <_free_r>
 80076e0:	2000      	movs	r0, #0
 80076e2:	6360      	str	r0, [r4, #52]	; 0x34
 80076e4:	e7c0      	b.n	8007668 <__sflush_r+0x1c>
 80076e6:	2301      	movs	r3, #1
 80076e8:	4628      	mov	r0, r5
 80076ea:	47b0      	blx	r6
 80076ec:	1c41      	adds	r1, r0, #1
 80076ee:	d1c8      	bne.n	8007682 <__sflush_r+0x36>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d0c5      	beq.n	8007682 <__sflush_r+0x36>
 80076f6:	2b1d      	cmp	r3, #29
 80076f8:	d001      	beq.n	80076fe <__sflush_r+0xb2>
 80076fa:	2b16      	cmp	r3, #22
 80076fc:	d101      	bne.n	8007702 <__sflush_r+0xb6>
 80076fe:	602f      	str	r7, [r5, #0]
 8007700:	e7b1      	b.n	8007666 <__sflush_r+0x1a>
 8007702:	89a3      	ldrh	r3, [r4, #12]
 8007704:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007708:	81a3      	strh	r3, [r4, #12]
 800770a:	e7ad      	b.n	8007668 <__sflush_r+0x1c>
 800770c:	690f      	ldr	r7, [r1, #16]
 800770e:	2f00      	cmp	r7, #0
 8007710:	d0a9      	beq.n	8007666 <__sflush_r+0x1a>
 8007712:	0793      	lsls	r3, r2, #30
 8007714:	680e      	ldr	r6, [r1, #0]
 8007716:	bf08      	it	eq
 8007718:	694b      	ldreq	r3, [r1, #20]
 800771a:	600f      	str	r7, [r1, #0]
 800771c:	bf18      	it	ne
 800771e:	2300      	movne	r3, #0
 8007720:	eba6 0807 	sub.w	r8, r6, r7
 8007724:	608b      	str	r3, [r1, #8]
 8007726:	f1b8 0f00 	cmp.w	r8, #0
 800772a:	dd9c      	ble.n	8007666 <__sflush_r+0x1a>
 800772c:	6a21      	ldr	r1, [r4, #32]
 800772e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007730:	4643      	mov	r3, r8
 8007732:	463a      	mov	r2, r7
 8007734:	4628      	mov	r0, r5
 8007736:	47b0      	blx	r6
 8007738:	2800      	cmp	r0, #0
 800773a:	dc06      	bgt.n	800774a <__sflush_r+0xfe>
 800773c:	89a3      	ldrh	r3, [r4, #12]
 800773e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007742:	81a3      	strh	r3, [r4, #12]
 8007744:	f04f 30ff 	mov.w	r0, #4294967295
 8007748:	e78e      	b.n	8007668 <__sflush_r+0x1c>
 800774a:	4407      	add	r7, r0
 800774c:	eba8 0800 	sub.w	r8, r8, r0
 8007750:	e7e9      	b.n	8007726 <__sflush_r+0xda>
 8007752:	bf00      	nop
 8007754:	dfbffffe 	.word	0xdfbffffe

08007758 <_fflush_r>:
 8007758:	b538      	push	{r3, r4, r5, lr}
 800775a:	690b      	ldr	r3, [r1, #16]
 800775c:	4605      	mov	r5, r0
 800775e:	460c      	mov	r4, r1
 8007760:	b913      	cbnz	r3, 8007768 <_fflush_r+0x10>
 8007762:	2500      	movs	r5, #0
 8007764:	4628      	mov	r0, r5
 8007766:	bd38      	pop	{r3, r4, r5, pc}
 8007768:	b118      	cbz	r0, 8007772 <_fflush_r+0x1a>
 800776a:	6a03      	ldr	r3, [r0, #32]
 800776c:	b90b      	cbnz	r3, 8007772 <_fflush_r+0x1a>
 800776e:	f7fe f9d1 	bl	8005b14 <__sinit>
 8007772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d0f3      	beq.n	8007762 <_fflush_r+0xa>
 800777a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800777c:	07d0      	lsls	r0, r2, #31
 800777e:	d404      	bmi.n	800778a <_fflush_r+0x32>
 8007780:	0599      	lsls	r1, r3, #22
 8007782:	d402      	bmi.n	800778a <_fflush_r+0x32>
 8007784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007786:	f7fe fb10 	bl	8005daa <__retarget_lock_acquire_recursive>
 800778a:	4628      	mov	r0, r5
 800778c:	4621      	mov	r1, r4
 800778e:	f7ff ff5d 	bl	800764c <__sflush_r>
 8007792:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007794:	07da      	lsls	r2, r3, #31
 8007796:	4605      	mov	r5, r0
 8007798:	d4e4      	bmi.n	8007764 <_fflush_r+0xc>
 800779a:	89a3      	ldrh	r3, [r4, #12]
 800779c:	059b      	lsls	r3, r3, #22
 800779e:	d4e1      	bmi.n	8007764 <_fflush_r+0xc>
 80077a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80077a2:	f7fe fb03 	bl	8005dac <__retarget_lock_release_recursive>
 80077a6:	e7dd      	b.n	8007764 <_fflush_r+0xc>

080077a8 <memmove>:
 80077a8:	4288      	cmp	r0, r1
 80077aa:	b510      	push	{r4, lr}
 80077ac:	eb01 0402 	add.w	r4, r1, r2
 80077b0:	d902      	bls.n	80077b8 <memmove+0x10>
 80077b2:	4284      	cmp	r4, r0
 80077b4:	4623      	mov	r3, r4
 80077b6:	d807      	bhi.n	80077c8 <memmove+0x20>
 80077b8:	1e43      	subs	r3, r0, #1
 80077ba:	42a1      	cmp	r1, r4
 80077bc:	d008      	beq.n	80077d0 <memmove+0x28>
 80077be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077c6:	e7f8      	b.n	80077ba <memmove+0x12>
 80077c8:	4402      	add	r2, r0
 80077ca:	4601      	mov	r1, r0
 80077cc:	428a      	cmp	r2, r1
 80077ce:	d100      	bne.n	80077d2 <memmove+0x2a>
 80077d0:	bd10      	pop	{r4, pc}
 80077d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077da:	e7f7      	b.n	80077cc <memmove+0x24>

080077dc <_sbrk_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	4d06      	ldr	r5, [pc, #24]	; (80077f8 <_sbrk_r+0x1c>)
 80077e0:	2300      	movs	r3, #0
 80077e2:	4604      	mov	r4, r0
 80077e4:	4608      	mov	r0, r1
 80077e6:	602b      	str	r3, [r5, #0]
 80077e8:	f7fa fc5c 	bl	80020a4 <_sbrk>
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	d102      	bne.n	80077f6 <_sbrk_r+0x1a>
 80077f0:	682b      	ldr	r3, [r5, #0]
 80077f2:	b103      	cbz	r3, 80077f6 <_sbrk_r+0x1a>
 80077f4:	6023      	str	r3, [r4, #0]
 80077f6:	bd38      	pop	{r3, r4, r5, pc}
 80077f8:	20000484 	.word	0x20000484

080077fc <memcpy>:
 80077fc:	440a      	add	r2, r1
 80077fe:	4291      	cmp	r1, r2
 8007800:	f100 33ff 	add.w	r3, r0, #4294967295
 8007804:	d100      	bne.n	8007808 <memcpy+0xc>
 8007806:	4770      	bx	lr
 8007808:	b510      	push	{r4, lr}
 800780a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800780e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007812:	4291      	cmp	r1, r2
 8007814:	d1f9      	bne.n	800780a <memcpy+0xe>
 8007816:	bd10      	pop	{r4, pc}

08007818 <__assert_func>:
 8007818:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800781a:	4614      	mov	r4, r2
 800781c:	461a      	mov	r2, r3
 800781e:	4b09      	ldr	r3, [pc, #36]	; (8007844 <__assert_func+0x2c>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4605      	mov	r5, r0
 8007824:	68d8      	ldr	r0, [r3, #12]
 8007826:	b14c      	cbz	r4, 800783c <__assert_func+0x24>
 8007828:	4b07      	ldr	r3, [pc, #28]	; (8007848 <__assert_func+0x30>)
 800782a:	9100      	str	r1, [sp, #0]
 800782c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007830:	4906      	ldr	r1, [pc, #24]	; (800784c <__assert_func+0x34>)
 8007832:	462b      	mov	r3, r5
 8007834:	f000 f872 	bl	800791c <fiprintf>
 8007838:	f000 f882 	bl	8007940 <abort>
 800783c:	4b04      	ldr	r3, [pc, #16]	; (8007850 <__assert_func+0x38>)
 800783e:	461c      	mov	r4, r3
 8007840:	e7f3      	b.n	800782a <__assert_func+0x12>
 8007842:	bf00      	nop
 8007844:	20000064 	.word	0x20000064
 8007848:	0800874f 	.word	0x0800874f
 800784c:	0800875c 	.word	0x0800875c
 8007850:	0800878a 	.word	0x0800878a

08007854 <_calloc_r>:
 8007854:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007856:	fba1 2402 	umull	r2, r4, r1, r2
 800785a:	b94c      	cbnz	r4, 8007870 <_calloc_r+0x1c>
 800785c:	4611      	mov	r1, r2
 800785e:	9201      	str	r2, [sp, #4]
 8007860:	f7ff f994 	bl	8006b8c <_malloc_r>
 8007864:	9a01      	ldr	r2, [sp, #4]
 8007866:	4605      	mov	r5, r0
 8007868:	b930      	cbnz	r0, 8007878 <_calloc_r+0x24>
 800786a:	4628      	mov	r0, r5
 800786c:	b003      	add	sp, #12
 800786e:	bd30      	pop	{r4, r5, pc}
 8007870:	220c      	movs	r2, #12
 8007872:	6002      	str	r2, [r0, #0]
 8007874:	2500      	movs	r5, #0
 8007876:	e7f8      	b.n	800786a <_calloc_r+0x16>
 8007878:	4621      	mov	r1, r4
 800787a:	f7fe fa18 	bl	8005cae <memset>
 800787e:	e7f4      	b.n	800786a <_calloc_r+0x16>

08007880 <__ascii_mbtowc>:
 8007880:	b082      	sub	sp, #8
 8007882:	b901      	cbnz	r1, 8007886 <__ascii_mbtowc+0x6>
 8007884:	a901      	add	r1, sp, #4
 8007886:	b142      	cbz	r2, 800789a <__ascii_mbtowc+0x1a>
 8007888:	b14b      	cbz	r3, 800789e <__ascii_mbtowc+0x1e>
 800788a:	7813      	ldrb	r3, [r2, #0]
 800788c:	600b      	str	r3, [r1, #0]
 800788e:	7812      	ldrb	r2, [r2, #0]
 8007890:	1e10      	subs	r0, r2, #0
 8007892:	bf18      	it	ne
 8007894:	2001      	movne	r0, #1
 8007896:	b002      	add	sp, #8
 8007898:	4770      	bx	lr
 800789a:	4610      	mov	r0, r2
 800789c:	e7fb      	b.n	8007896 <__ascii_mbtowc+0x16>
 800789e:	f06f 0001 	mvn.w	r0, #1
 80078a2:	e7f8      	b.n	8007896 <__ascii_mbtowc+0x16>

080078a4 <_realloc_r>:
 80078a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078a8:	4680      	mov	r8, r0
 80078aa:	4614      	mov	r4, r2
 80078ac:	460e      	mov	r6, r1
 80078ae:	b921      	cbnz	r1, 80078ba <_realloc_r+0x16>
 80078b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078b4:	4611      	mov	r1, r2
 80078b6:	f7ff b969 	b.w	8006b8c <_malloc_r>
 80078ba:	b92a      	cbnz	r2, 80078c8 <_realloc_r+0x24>
 80078bc:	f7ff f8f2 	bl	8006aa4 <_free_r>
 80078c0:	4625      	mov	r5, r4
 80078c2:	4628      	mov	r0, r5
 80078c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078c8:	f000 f841 	bl	800794e <_malloc_usable_size_r>
 80078cc:	4284      	cmp	r4, r0
 80078ce:	4607      	mov	r7, r0
 80078d0:	d802      	bhi.n	80078d8 <_realloc_r+0x34>
 80078d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078d6:	d812      	bhi.n	80078fe <_realloc_r+0x5a>
 80078d8:	4621      	mov	r1, r4
 80078da:	4640      	mov	r0, r8
 80078dc:	f7ff f956 	bl	8006b8c <_malloc_r>
 80078e0:	4605      	mov	r5, r0
 80078e2:	2800      	cmp	r0, #0
 80078e4:	d0ed      	beq.n	80078c2 <_realloc_r+0x1e>
 80078e6:	42bc      	cmp	r4, r7
 80078e8:	4622      	mov	r2, r4
 80078ea:	4631      	mov	r1, r6
 80078ec:	bf28      	it	cs
 80078ee:	463a      	movcs	r2, r7
 80078f0:	f7ff ff84 	bl	80077fc <memcpy>
 80078f4:	4631      	mov	r1, r6
 80078f6:	4640      	mov	r0, r8
 80078f8:	f7ff f8d4 	bl	8006aa4 <_free_r>
 80078fc:	e7e1      	b.n	80078c2 <_realloc_r+0x1e>
 80078fe:	4635      	mov	r5, r6
 8007900:	e7df      	b.n	80078c2 <_realloc_r+0x1e>

08007902 <__ascii_wctomb>:
 8007902:	b149      	cbz	r1, 8007918 <__ascii_wctomb+0x16>
 8007904:	2aff      	cmp	r2, #255	; 0xff
 8007906:	bf85      	ittet	hi
 8007908:	238a      	movhi	r3, #138	; 0x8a
 800790a:	6003      	strhi	r3, [r0, #0]
 800790c:	700a      	strbls	r2, [r1, #0]
 800790e:	f04f 30ff 	movhi.w	r0, #4294967295
 8007912:	bf98      	it	ls
 8007914:	2001      	movls	r0, #1
 8007916:	4770      	bx	lr
 8007918:	4608      	mov	r0, r1
 800791a:	4770      	bx	lr

0800791c <fiprintf>:
 800791c:	b40e      	push	{r1, r2, r3}
 800791e:	b503      	push	{r0, r1, lr}
 8007920:	4601      	mov	r1, r0
 8007922:	ab03      	add	r3, sp, #12
 8007924:	4805      	ldr	r0, [pc, #20]	; (800793c <fiprintf+0x20>)
 8007926:	f853 2b04 	ldr.w	r2, [r3], #4
 800792a:	6800      	ldr	r0, [r0, #0]
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	f000 f83f 	bl	80079b0 <_vfiprintf_r>
 8007932:	b002      	add	sp, #8
 8007934:	f85d eb04 	ldr.w	lr, [sp], #4
 8007938:	b003      	add	sp, #12
 800793a:	4770      	bx	lr
 800793c:	20000064 	.word	0x20000064

08007940 <abort>:
 8007940:	b508      	push	{r3, lr}
 8007942:	2006      	movs	r0, #6
 8007944:	f000 fa0c 	bl	8007d60 <raise>
 8007948:	2001      	movs	r0, #1
 800794a:	f7fa fb33 	bl	8001fb4 <_exit>

0800794e <_malloc_usable_size_r>:
 800794e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007952:	1f18      	subs	r0, r3, #4
 8007954:	2b00      	cmp	r3, #0
 8007956:	bfbc      	itt	lt
 8007958:	580b      	ldrlt	r3, [r1, r0]
 800795a:	18c0      	addlt	r0, r0, r3
 800795c:	4770      	bx	lr

0800795e <__sfputc_r>:
 800795e:	6893      	ldr	r3, [r2, #8]
 8007960:	3b01      	subs	r3, #1
 8007962:	2b00      	cmp	r3, #0
 8007964:	b410      	push	{r4}
 8007966:	6093      	str	r3, [r2, #8]
 8007968:	da08      	bge.n	800797c <__sfputc_r+0x1e>
 800796a:	6994      	ldr	r4, [r2, #24]
 800796c:	42a3      	cmp	r3, r4
 800796e:	db01      	blt.n	8007974 <__sfputc_r+0x16>
 8007970:	290a      	cmp	r1, #10
 8007972:	d103      	bne.n	800797c <__sfputc_r+0x1e>
 8007974:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007978:	f000 b934 	b.w	8007be4 <__swbuf_r>
 800797c:	6813      	ldr	r3, [r2, #0]
 800797e:	1c58      	adds	r0, r3, #1
 8007980:	6010      	str	r0, [r2, #0]
 8007982:	7019      	strb	r1, [r3, #0]
 8007984:	4608      	mov	r0, r1
 8007986:	f85d 4b04 	ldr.w	r4, [sp], #4
 800798a:	4770      	bx	lr

0800798c <__sfputs_r>:
 800798c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798e:	4606      	mov	r6, r0
 8007990:	460f      	mov	r7, r1
 8007992:	4614      	mov	r4, r2
 8007994:	18d5      	adds	r5, r2, r3
 8007996:	42ac      	cmp	r4, r5
 8007998:	d101      	bne.n	800799e <__sfputs_r+0x12>
 800799a:	2000      	movs	r0, #0
 800799c:	e007      	b.n	80079ae <__sfputs_r+0x22>
 800799e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079a2:	463a      	mov	r2, r7
 80079a4:	4630      	mov	r0, r6
 80079a6:	f7ff ffda 	bl	800795e <__sfputc_r>
 80079aa:	1c43      	adds	r3, r0, #1
 80079ac:	d1f3      	bne.n	8007996 <__sfputs_r+0xa>
 80079ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080079b0 <_vfiprintf_r>:
 80079b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b4:	460d      	mov	r5, r1
 80079b6:	b09d      	sub	sp, #116	; 0x74
 80079b8:	4614      	mov	r4, r2
 80079ba:	4698      	mov	r8, r3
 80079bc:	4606      	mov	r6, r0
 80079be:	b118      	cbz	r0, 80079c8 <_vfiprintf_r+0x18>
 80079c0:	6a03      	ldr	r3, [r0, #32]
 80079c2:	b90b      	cbnz	r3, 80079c8 <_vfiprintf_r+0x18>
 80079c4:	f7fe f8a6 	bl	8005b14 <__sinit>
 80079c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079ca:	07d9      	lsls	r1, r3, #31
 80079cc:	d405      	bmi.n	80079da <_vfiprintf_r+0x2a>
 80079ce:	89ab      	ldrh	r3, [r5, #12]
 80079d0:	059a      	lsls	r2, r3, #22
 80079d2:	d402      	bmi.n	80079da <_vfiprintf_r+0x2a>
 80079d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079d6:	f7fe f9e8 	bl	8005daa <__retarget_lock_acquire_recursive>
 80079da:	89ab      	ldrh	r3, [r5, #12]
 80079dc:	071b      	lsls	r3, r3, #28
 80079de:	d501      	bpl.n	80079e4 <_vfiprintf_r+0x34>
 80079e0:	692b      	ldr	r3, [r5, #16]
 80079e2:	b99b      	cbnz	r3, 8007a0c <_vfiprintf_r+0x5c>
 80079e4:	4629      	mov	r1, r5
 80079e6:	4630      	mov	r0, r6
 80079e8:	f000 f93a 	bl	8007c60 <__swsetup_r>
 80079ec:	b170      	cbz	r0, 8007a0c <_vfiprintf_r+0x5c>
 80079ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079f0:	07dc      	lsls	r4, r3, #31
 80079f2:	d504      	bpl.n	80079fe <_vfiprintf_r+0x4e>
 80079f4:	f04f 30ff 	mov.w	r0, #4294967295
 80079f8:	b01d      	add	sp, #116	; 0x74
 80079fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079fe:	89ab      	ldrh	r3, [r5, #12]
 8007a00:	0598      	lsls	r0, r3, #22
 8007a02:	d4f7      	bmi.n	80079f4 <_vfiprintf_r+0x44>
 8007a04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a06:	f7fe f9d1 	bl	8005dac <__retarget_lock_release_recursive>
 8007a0a:	e7f3      	b.n	80079f4 <_vfiprintf_r+0x44>
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a10:	2320      	movs	r3, #32
 8007a12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a16:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a1a:	2330      	movs	r3, #48	; 0x30
 8007a1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007bd0 <_vfiprintf_r+0x220>
 8007a20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a24:	f04f 0901 	mov.w	r9, #1
 8007a28:	4623      	mov	r3, r4
 8007a2a:	469a      	mov	sl, r3
 8007a2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a30:	b10a      	cbz	r2, 8007a36 <_vfiprintf_r+0x86>
 8007a32:	2a25      	cmp	r2, #37	; 0x25
 8007a34:	d1f9      	bne.n	8007a2a <_vfiprintf_r+0x7a>
 8007a36:	ebba 0b04 	subs.w	fp, sl, r4
 8007a3a:	d00b      	beq.n	8007a54 <_vfiprintf_r+0xa4>
 8007a3c:	465b      	mov	r3, fp
 8007a3e:	4622      	mov	r2, r4
 8007a40:	4629      	mov	r1, r5
 8007a42:	4630      	mov	r0, r6
 8007a44:	f7ff ffa2 	bl	800798c <__sfputs_r>
 8007a48:	3001      	adds	r0, #1
 8007a4a:	f000 80a9 	beq.w	8007ba0 <_vfiprintf_r+0x1f0>
 8007a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a50:	445a      	add	r2, fp
 8007a52:	9209      	str	r2, [sp, #36]	; 0x24
 8007a54:	f89a 3000 	ldrb.w	r3, [sl]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 80a1 	beq.w	8007ba0 <_vfiprintf_r+0x1f0>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f04f 32ff 	mov.w	r2, #4294967295
 8007a64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a68:	f10a 0a01 	add.w	sl, sl, #1
 8007a6c:	9304      	str	r3, [sp, #16]
 8007a6e:	9307      	str	r3, [sp, #28]
 8007a70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a74:	931a      	str	r3, [sp, #104]	; 0x68
 8007a76:	4654      	mov	r4, sl
 8007a78:	2205      	movs	r2, #5
 8007a7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a7e:	4854      	ldr	r0, [pc, #336]	; (8007bd0 <_vfiprintf_r+0x220>)
 8007a80:	f7f8 fbae 	bl	80001e0 <memchr>
 8007a84:	9a04      	ldr	r2, [sp, #16]
 8007a86:	b9d8      	cbnz	r0, 8007ac0 <_vfiprintf_r+0x110>
 8007a88:	06d1      	lsls	r1, r2, #27
 8007a8a:	bf44      	itt	mi
 8007a8c:	2320      	movmi	r3, #32
 8007a8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a92:	0713      	lsls	r3, r2, #28
 8007a94:	bf44      	itt	mi
 8007a96:	232b      	movmi	r3, #43	; 0x2b
 8007a98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007aa0:	2b2a      	cmp	r3, #42	; 0x2a
 8007aa2:	d015      	beq.n	8007ad0 <_vfiprintf_r+0x120>
 8007aa4:	9a07      	ldr	r2, [sp, #28]
 8007aa6:	4654      	mov	r4, sl
 8007aa8:	2000      	movs	r0, #0
 8007aaa:	f04f 0c0a 	mov.w	ip, #10
 8007aae:	4621      	mov	r1, r4
 8007ab0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ab4:	3b30      	subs	r3, #48	; 0x30
 8007ab6:	2b09      	cmp	r3, #9
 8007ab8:	d94d      	bls.n	8007b56 <_vfiprintf_r+0x1a6>
 8007aba:	b1b0      	cbz	r0, 8007aea <_vfiprintf_r+0x13a>
 8007abc:	9207      	str	r2, [sp, #28]
 8007abe:	e014      	b.n	8007aea <_vfiprintf_r+0x13a>
 8007ac0:	eba0 0308 	sub.w	r3, r0, r8
 8007ac4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	9304      	str	r3, [sp, #16]
 8007acc:	46a2      	mov	sl, r4
 8007ace:	e7d2      	b.n	8007a76 <_vfiprintf_r+0xc6>
 8007ad0:	9b03      	ldr	r3, [sp, #12]
 8007ad2:	1d19      	adds	r1, r3, #4
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	9103      	str	r1, [sp, #12]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	bfbb      	ittet	lt
 8007adc:	425b      	neglt	r3, r3
 8007ade:	f042 0202 	orrlt.w	r2, r2, #2
 8007ae2:	9307      	strge	r3, [sp, #28]
 8007ae4:	9307      	strlt	r3, [sp, #28]
 8007ae6:	bfb8      	it	lt
 8007ae8:	9204      	strlt	r2, [sp, #16]
 8007aea:	7823      	ldrb	r3, [r4, #0]
 8007aec:	2b2e      	cmp	r3, #46	; 0x2e
 8007aee:	d10c      	bne.n	8007b0a <_vfiprintf_r+0x15a>
 8007af0:	7863      	ldrb	r3, [r4, #1]
 8007af2:	2b2a      	cmp	r3, #42	; 0x2a
 8007af4:	d134      	bne.n	8007b60 <_vfiprintf_r+0x1b0>
 8007af6:	9b03      	ldr	r3, [sp, #12]
 8007af8:	1d1a      	adds	r2, r3, #4
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	9203      	str	r2, [sp, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	bfb8      	it	lt
 8007b02:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b06:	3402      	adds	r4, #2
 8007b08:	9305      	str	r3, [sp, #20]
 8007b0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007be0 <_vfiprintf_r+0x230>
 8007b0e:	7821      	ldrb	r1, [r4, #0]
 8007b10:	2203      	movs	r2, #3
 8007b12:	4650      	mov	r0, sl
 8007b14:	f7f8 fb64 	bl	80001e0 <memchr>
 8007b18:	b138      	cbz	r0, 8007b2a <_vfiprintf_r+0x17a>
 8007b1a:	9b04      	ldr	r3, [sp, #16]
 8007b1c:	eba0 000a 	sub.w	r0, r0, sl
 8007b20:	2240      	movs	r2, #64	; 0x40
 8007b22:	4082      	lsls	r2, r0
 8007b24:	4313      	orrs	r3, r2
 8007b26:	3401      	adds	r4, #1
 8007b28:	9304      	str	r3, [sp, #16]
 8007b2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b2e:	4829      	ldr	r0, [pc, #164]	; (8007bd4 <_vfiprintf_r+0x224>)
 8007b30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b34:	2206      	movs	r2, #6
 8007b36:	f7f8 fb53 	bl	80001e0 <memchr>
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	d03f      	beq.n	8007bbe <_vfiprintf_r+0x20e>
 8007b3e:	4b26      	ldr	r3, [pc, #152]	; (8007bd8 <_vfiprintf_r+0x228>)
 8007b40:	bb1b      	cbnz	r3, 8007b8a <_vfiprintf_r+0x1da>
 8007b42:	9b03      	ldr	r3, [sp, #12]
 8007b44:	3307      	adds	r3, #7
 8007b46:	f023 0307 	bic.w	r3, r3, #7
 8007b4a:	3308      	adds	r3, #8
 8007b4c:	9303      	str	r3, [sp, #12]
 8007b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b50:	443b      	add	r3, r7
 8007b52:	9309      	str	r3, [sp, #36]	; 0x24
 8007b54:	e768      	b.n	8007a28 <_vfiprintf_r+0x78>
 8007b56:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b5a:	460c      	mov	r4, r1
 8007b5c:	2001      	movs	r0, #1
 8007b5e:	e7a6      	b.n	8007aae <_vfiprintf_r+0xfe>
 8007b60:	2300      	movs	r3, #0
 8007b62:	3401      	adds	r4, #1
 8007b64:	9305      	str	r3, [sp, #20]
 8007b66:	4619      	mov	r1, r3
 8007b68:	f04f 0c0a 	mov.w	ip, #10
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b72:	3a30      	subs	r2, #48	; 0x30
 8007b74:	2a09      	cmp	r2, #9
 8007b76:	d903      	bls.n	8007b80 <_vfiprintf_r+0x1d0>
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d0c6      	beq.n	8007b0a <_vfiprintf_r+0x15a>
 8007b7c:	9105      	str	r1, [sp, #20]
 8007b7e:	e7c4      	b.n	8007b0a <_vfiprintf_r+0x15a>
 8007b80:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b84:	4604      	mov	r4, r0
 8007b86:	2301      	movs	r3, #1
 8007b88:	e7f0      	b.n	8007b6c <_vfiprintf_r+0x1bc>
 8007b8a:	ab03      	add	r3, sp, #12
 8007b8c:	9300      	str	r3, [sp, #0]
 8007b8e:	462a      	mov	r2, r5
 8007b90:	4b12      	ldr	r3, [pc, #72]	; (8007bdc <_vfiprintf_r+0x22c>)
 8007b92:	a904      	add	r1, sp, #16
 8007b94:	4630      	mov	r0, r6
 8007b96:	f7fd fb6b 	bl	8005270 <_printf_float>
 8007b9a:	4607      	mov	r7, r0
 8007b9c:	1c78      	adds	r0, r7, #1
 8007b9e:	d1d6      	bne.n	8007b4e <_vfiprintf_r+0x19e>
 8007ba0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ba2:	07d9      	lsls	r1, r3, #31
 8007ba4:	d405      	bmi.n	8007bb2 <_vfiprintf_r+0x202>
 8007ba6:	89ab      	ldrh	r3, [r5, #12]
 8007ba8:	059a      	lsls	r2, r3, #22
 8007baa:	d402      	bmi.n	8007bb2 <_vfiprintf_r+0x202>
 8007bac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bae:	f7fe f8fd 	bl	8005dac <__retarget_lock_release_recursive>
 8007bb2:	89ab      	ldrh	r3, [r5, #12]
 8007bb4:	065b      	lsls	r3, r3, #25
 8007bb6:	f53f af1d 	bmi.w	80079f4 <_vfiprintf_r+0x44>
 8007bba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bbc:	e71c      	b.n	80079f8 <_vfiprintf_r+0x48>
 8007bbe:	ab03      	add	r3, sp, #12
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	462a      	mov	r2, r5
 8007bc4:	4b05      	ldr	r3, [pc, #20]	; (8007bdc <_vfiprintf_r+0x22c>)
 8007bc6:	a904      	add	r1, sp, #16
 8007bc8:	4630      	mov	r0, r6
 8007bca:	f7fd fdf5 	bl	80057b8 <_printf_i>
 8007bce:	e7e4      	b.n	8007b9a <_vfiprintf_r+0x1ea>
 8007bd0:	08008734 	.word	0x08008734
 8007bd4:	0800873e 	.word	0x0800873e
 8007bd8:	08005271 	.word	0x08005271
 8007bdc:	0800798d 	.word	0x0800798d
 8007be0:	0800873a 	.word	0x0800873a

08007be4 <__swbuf_r>:
 8007be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be6:	460e      	mov	r6, r1
 8007be8:	4614      	mov	r4, r2
 8007bea:	4605      	mov	r5, r0
 8007bec:	b118      	cbz	r0, 8007bf6 <__swbuf_r+0x12>
 8007bee:	6a03      	ldr	r3, [r0, #32]
 8007bf0:	b90b      	cbnz	r3, 8007bf6 <__swbuf_r+0x12>
 8007bf2:	f7fd ff8f 	bl	8005b14 <__sinit>
 8007bf6:	69a3      	ldr	r3, [r4, #24]
 8007bf8:	60a3      	str	r3, [r4, #8]
 8007bfa:	89a3      	ldrh	r3, [r4, #12]
 8007bfc:	071a      	lsls	r2, r3, #28
 8007bfe:	d525      	bpl.n	8007c4c <__swbuf_r+0x68>
 8007c00:	6923      	ldr	r3, [r4, #16]
 8007c02:	b31b      	cbz	r3, 8007c4c <__swbuf_r+0x68>
 8007c04:	6823      	ldr	r3, [r4, #0]
 8007c06:	6922      	ldr	r2, [r4, #16]
 8007c08:	1a98      	subs	r0, r3, r2
 8007c0a:	6963      	ldr	r3, [r4, #20]
 8007c0c:	b2f6      	uxtb	r6, r6
 8007c0e:	4283      	cmp	r3, r0
 8007c10:	4637      	mov	r7, r6
 8007c12:	dc04      	bgt.n	8007c1e <__swbuf_r+0x3a>
 8007c14:	4621      	mov	r1, r4
 8007c16:	4628      	mov	r0, r5
 8007c18:	f7ff fd9e 	bl	8007758 <_fflush_r>
 8007c1c:	b9e0      	cbnz	r0, 8007c58 <__swbuf_r+0x74>
 8007c1e:	68a3      	ldr	r3, [r4, #8]
 8007c20:	3b01      	subs	r3, #1
 8007c22:	60a3      	str	r3, [r4, #8]
 8007c24:	6823      	ldr	r3, [r4, #0]
 8007c26:	1c5a      	adds	r2, r3, #1
 8007c28:	6022      	str	r2, [r4, #0]
 8007c2a:	701e      	strb	r6, [r3, #0]
 8007c2c:	6962      	ldr	r2, [r4, #20]
 8007c2e:	1c43      	adds	r3, r0, #1
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d004      	beq.n	8007c3e <__swbuf_r+0x5a>
 8007c34:	89a3      	ldrh	r3, [r4, #12]
 8007c36:	07db      	lsls	r3, r3, #31
 8007c38:	d506      	bpl.n	8007c48 <__swbuf_r+0x64>
 8007c3a:	2e0a      	cmp	r6, #10
 8007c3c:	d104      	bne.n	8007c48 <__swbuf_r+0x64>
 8007c3e:	4621      	mov	r1, r4
 8007c40:	4628      	mov	r0, r5
 8007c42:	f7ff fd89 	bl	8007758 <_fflush_r>
 8007c46:	b938      	cbnz	r0, 8007c58 <__swbuf_r+0x74>
 8007c48:	4638      	mov	r0, r7
 8007c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c4c:	4621      	mov	r1, r4
 8007c4e:	4628      	mov	r0, r5
 8007c50:	f000 f806 	bl	8007c60 <__swsetup_r>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d0d5      	beq.n	8007c04 <__swbuf_r+0x20>
 8007c58:	f04f 37ff 	mov.w	r7, #4294967295
 8007c5c:	e7f4      	b.n	8007c48 <__swbuf_r+0x64>
	...

08007c60 <__swsetup_r>:
 8007c60:	b538      	push	{r3, r4, r5, lr}
 8007c62:	4b2a      	ldr	r3, [pc, #168]	; (8007d0c <__swsetup_r+0xac>)
 8007c64:	4605      	mov	r5, r0
 8007c66:	6818      	ldr	r0, [r3, #0]
 8007c68:	460c      	mov	r4, r1
 8007c6a:	b118      	cbz	r0, 8007c74 <__swsetup_r+0x14>
 8007c6c:	6a03      	ldr	r3, [r0, #32]
 8007c6e:	b90b      	cbnz	r3, 8007c74 <__swsetup_r+0x14>
 8007c70:	f7fd ff50 	bl	8005b14 <__sinit>
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c7a:	0718      	lsls	r0, r3, #28
 8007c7c:	d422      	bmi.n	8007cc4 <__swsetup_r+0x64>
 8007c7e:	06d9      	lsls	r1, r3, #27
 8007c80:	d407      	bmi.n	8007c92 <__swsetup_r+0x32>
 8007c82:	2309      	movs	r3, #9
 8007c84:	602b      	str	r3, [r5, #0]
 8007c86:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c8a:	81a3      	strh	r3, [r4, #12]
 8007c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c90:	e034      	b.n	8007cfc <__swsetup_r+0x9c>
 8007c92:	0758      	lsls	r0, r3, #29
 8007c94:	d512      	bpl.n	8007cbc <__swsetup_r+0x5c>
 8007c96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c98:	b141      	cbz	r1, 8007cac <__swsetup_r+0x4c>
 8007c9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c9e:	4299      	cmp	r1, r3
 8007ca0:	d002      	beq.n	8007ca8 <__swsetup_r+0x48>
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	f7fe fefe 	bl	8006aa4 <_free_r>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	6363      	str	r3, [r4, #52]	; 0x34
 8007cac:	89a3      	ldrh	r3, [r4, #12]
 8007cae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007cb2:	81a3      	strh	r3, [r4, #12]
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	6063      	str	r3, [r4, #4]
 8007cb8:	6923      	ldr	r3, [r4, #16]
 8007cba:	6023      	str	r3, [r4, #0]
 8007cbc:	89a3      	ldrh	r3, [r4, #12]
 8007cbe:	f043 0308 	orr.w	r3, r3, #8
 8007cc2:	81a3      	strh	r3, [r4, #12]
 8007cc4:	6923      	ldr	r3, [r4, #16]
 8007cc6:	b94b      	cbnz	r3, 8007cdc <__swsetup_r+0x7c>
 8007cc8:	89a3      	ldrh	r3, [r4, #12]
 8007cca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007cce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cd2:	d003      	beq.n	8007cdc <__swsetup_r+0x7c>
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	4628      	mov	r0, r5
 8007cd8:	f000 f884 	bl	8007de4 <__smakebuf_r>
 8007cdc:	89a0      	ldrh	r0, [r4, #12]
 8007cde:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ce2:	f010 0301 	ands.w	r3, r0, #1
 8007ce6:	d00a      	beq.n	8007cfe <__swsetup_r+0x9e>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	60a3      	str	r3, [r4, #8]
 8007cec:	6963      	ldr	r3, [r4, #20]
 8007cee:	425b      	negs	r3, r3
 8007cf0:	61a3      	str	r3, [r4, #24]
 8007cf2:	6923      	ldr	r3, [r4, #16]
 8007cf4:	b943      	cbnz	r3, 8007d08 <__swsetup_r+0xa8>
 8007cf6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007cfa:	d1c4      	bne.n	8007c86 <__swsetup_r+0x26>
 8007cfc:	bd38      	pop	{r3, r4, r5, pc}
 8007cfe:	0781      	lsls	r1, r0, #30
 8007d00:	bf58      	it	pl
 8007d02:	6963      	ldrpl	r3, [r4, #20]
 8007d04:	60a3      	str	r3, [r4, #8]
 8007d06:	e7f4      	b.n	8007cf2 <__swsetup_r+0x92>
 8007d08:	2000      	movs	r0, #0
 8007d0a:	e7f7      	b.n	8007cfc <__swsetup_r+0x9c>
 8007d0c:	20000064 	.word	0x20000064

08007d10 <_raise_r>:
 8007d10:	291f      	cmp	r1, #31
 8007d12:	b538      	push	{r3, r4, r5, lr}
 8007d14:	4604      	mov	r4, r0
 8007d16:	460d      	mov	r5, r1
 8007d18:	d904      	bls.n	8007d24 <_raise_r+0x14>
 8007d1a:	2316      	movs	r3, #22
 8007d1c:	6003      	str	r3, [r0, #0]
 8007d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d22:	bd38      	pop	{r3, r4, r5, pc}
 8007d24:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007d26:	b112      	cbz	r2, 8007d2e <_raise_r+0x1e>
 8007d28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d2c:	b94b      	cbnz	r3, 8007d42 <_raise_r+0x32>
 8007d2e:	4620      	mov	r0, r4
 8007d30:	f000 f830 	bl	8007d94 <_getpid_r>
 8007d34:	462a      	mov	r2, r5
 8007d36:	4601      	mov	r1, r0
 8007d38:	4620      	mov	r0, r4
 8007d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d3e:	f000 b817 	b.w	8007d70 <_kill_r>
 8007d42:	2b01      	cmp	r3, #1
 8007d44:	d00a      	beq.n	8007d5c <_raise_r+0x4c>
 8007d46:	1c59      	adds	r1, r3, #1
 8007d48:	d103      	bne.n	8007d52 <_raise_r+0x42>
 8007d4a:	2316      	movs	r3, #22
 8007d4c:	6003      	str	r3, [r0, #0]
 8007d4e:	2001      	movs	r0, #1
 8007d50:	e7e7      	b.n	8007d22 <_raise_r+0x12>
 8007d52:	2400      	movs	r4, #0
 8007d54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007d58:	4628      	mov	r0, r5
 8007d5a:	4798      	blx	r3
 8007d5c:	2000      	movs	r0, #0
 8007d5e:	e7e0      	b.n	8007d22 <_raise_r+0x12>

08007d60 <raise>:
 8007d60:	4b02      	ldr	r3, [pc, #8]	; (8007d6c <raise+0xc>)
 8007d62:	4601      	mov	r1, r0
 8007d64:	6818      	ldr	r0, [r3, #0]
 8007d66:	f7ff bfd3 	b.w	8007d10 <_raise_r>
 8007d6a:	bf00      	nop
 8007d6c:	20000064 	.word	0x20000064

08007d70 <_kill_r>:
 8007d70:	b538      	push	{r3, r4, r5, lr}
 8007d72:	4d07      	ldr	r5, [pc, #28]	; (8007d90 <_kill_r+0x20>)
 8007d74:	2300      	movs	r3, #0
 8007d76:	4604      	mov	r4, r0
 8007d78:	4608      	mov	r0, r1
 8007d7a:	4611      	mov	r1, r2
 8007d7c:	602b      	str	r3, [r5, #0]
 8007d7e:	f7fa f909 	bl	8001f94 <_kill>
 8007d82:	1c43      	adds	r3, r0, #1
 8007d84:	d102      	bne.n	8007d8c <_kill_r+0x1c>
 8007d86:	682b      	ldr	r3, [r5, #0]
 8007d88:	b103      	cbz	r3, 8007d8c <_kill_r+0x1c>
 8007d8a:	6023      	str	r3, [r4, #0]
 8007d8c:	bd38      	pop	{r3, r4, r5, pc}
 8007d8e:	bf00      	nop
 8007d90:	20000484 	.word	0x20000484

08007d94 <_getpid_r>:
 8007d94:	f7fa b8f6 	b.w	8001f84 <_getpid>

08007d98 <__swhatbuf_r>:
 8007d98:	b570      	push	{r4, r5, r6, lr}
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da0:	2900      	cmp	r1, #0
 8007da2:	b096      	sub	sp, #88	; 0x58
 8007da4:	4615      	mov	r5, r2
 8007da6:	461e      	mov	r6, r3
 8007da8:	da0d      	bge.n	8007dc6 <__swhatbuf_r+0x2e>
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007db0:	f04f 0100 	mov.w	r1, #0
 8007db4:	bf0c      	ite	eq
 8007db6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007dba:	2340      	movne	r3, #64	; 0x40
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	6031      	str	r1, [r6, #0]
 8007dc0:	602b      	str	r3, [r5, #0]
 8007dc2:	b016      	add	sp, #88	; 0x58
 8007dc4:	bd70      	pop	{r4, r5, r6, pc}
 8007dc6:	466a      	mov	r2, sp
 8007dc8:	f000 f848 	bl	8007e5c <_fstat_r>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	dbec      	blt.n	8007daa <__swhatbuf_r+0x12>
 8007dd0:	9901      	ldr	r1, [sp, #4]
 8007dd2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007dd6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007dda:	4259      	negs	r1, r3
 8007ddc:	4159      	adcs	r1, r3
 8007dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007de2:	e7eb      	b.n	8007dbc <__swhatbuf_r+0x24>

08007de4 <__smakebuf_r>:
 8007de4:	898b      	ldrh	r3, [r1, #12]
 8007de6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007de8:	079d      	lsls	r5, r3, #30
 8007dea:	4606      	mov	r6, r0
 8007dec:	460c      	mov	r4, r1
 8007dee:	d507      	bpl.n	8007e00 <__smakebuf_r+0x1c>
 8007df0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007df4:	6023      	str	r3, [r4, #0]
 8007df6:	6123      	str	r3, [r4, #16]
 8007df8:	2301      	movs	r3, #1
 8007dfa:	6163      	str	r3, [r4, #20]
 8007dfc:	b002      	add	sp, #8
 8007dfe:	bd70      	pop	{r4, r5, r6, pc}
 8007e00:	ab01      	add	r3, sp, #4
 8007e02:	466a      	mov	r2, sp
 8007e04:	f7ff ffc8 	bl	8007d98 <__swhatbuf_r>
 8007e08:	9900      	ldr	r1, [sp, #0]
 8007e0a:	4605      	mov	r5, r0
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	f7fe febd 	bl	8006b8c <_malloc_r>
 8007e12:	b948      	cbnz	r0, 8007e28 <__smakebuf_r+0x44>
 8007e14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e18:	059a      	lsls	r2, r3, #22
 8007e1a:	d4ef      	bmi.n	8007dfc <__smakebuf_r+0x18>
 8007e1c:	f023 0303 	bic.w	r3, r3, #3
 8007e20:	f043 0302 	orr.w	r3, r3, #2
 8007e24:	81a3      	strh	r3, [r4, #12]
 8007e26:	e7e3      	b.n	8007df0 <__smakebuf_r+0xc>
 8007e28:	89a3      	ldrh	r3, [r4, #12]
 8007e2a:	6020      	str	r0, [r4, #0]
 8007e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e30:	81a3      	strh	r3, [r4, #12]
 8007e32:	9b00      	ldr	r3, [sp, #0]
 8007e34:	6163      	str	r3, [r4, #20]
 8007e36:	9b01      	ldr	r3, [sp, #4]
 8007e38:	6120      	str	r0, [r4, #16]
 8007e3a:	b15b      	cbz	r3, 8007e54 <__smakebuf_r+0x70>
 8007e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e40:	4630      	mov	r0, r6
 8007e42:	f000 f81d 	bl	8007e80 <_isatty_r>
 8007e46:	b128      	cbz	r0, 8007e54 <__smakebuf_r+0x70>
 8007e48:	89a3      	ldrh	r3, [r4, #12]
 8007e4a:	f023 0303 	bic.w	r3, r3, #3
 8007e4e:	f043 0301 	orr.w	r3, r3, #1
 8007e52:	81a3      	strh	r3, [r4, #12]
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	431d      	orrs	r5, r3
 8007e58:	81a5      	strh	r5, [r4, #12]
 8007e5a:	e7cf      	b.n	8007dfc <__smakebuf_r+0x18>

08007e5c <_fstat_r>:
 8007e5c:	b538      	push	{r3, r4, r5, lr}
 8007e5e:	4d07      	ldr	r5, [pc, #28]	; (8007e7c <_fstat_r+0x20>)
 8007e60:	2300      	movs	r3, #0
 8007e62:	4604      	mov	r4, r0
 8007e64:	4608      	mov	r0, r1
 8007e66:	4611      	mov	r1, r2
 8007e68:	602b      	str	r3, [r5, #0]
 8007e6a:	f7fa f8f2 	bl	8002052 <_fstat>
 8007e6e:	1c43      	adds	r3, r0, #1
 8007e70:	d102      	bne.n	8007e78 <_fstat_r+0x1c>
 8007e72:	682b      	ldr	r3, [r5, #0]
 8007e74:	b103      	cbz	r3, 8007e78 <_fstat_r+0x1c>
 8007e76:	6023      	str	r3, [r4, #0]
 8007e78:	bd38      	pop	{r3, r4, r5, pc}
 8007e7a:	bf00      	nop
 8007e7c:	20000484 	.word	0x20000484

08007e80 <_isatty_r>:
 8007e80:	b538      	push	{r3, r4, r5, lr}
 8007e82:	4d06      	ldr	r5, [pc, #24]	; (8007e9c <_isatty_r+0x1c>)
 8007e84:	2300      	movs	r3, #0
 8007e86:	4604      	mov	r4, r0
 8007e88:	4608      	mov	r0, r1
 8007e8a:	602b      	str	r3, [r5, #0]
 8007e8c:	f7fa f8f1 	bl	8002072 <_isatty>
 8007e90:	1c43      	adds	r3, r0, #1
 8007e92:	d102      	bne.n	8007e9a <_isatty_r+0x1a>
 8007e94:	682b      	ldr	r3, [r5, #0]
 8007e96:	b103      	cbz	r3, 8007e9a <_isatty_r+0x1a>
 8007e98:	6023      	str	r3, [r4, #0]
 8007e9a:	bd38      	pop	{r3, r4, r5, pc}
 8007e9c:	20000484 	.word	0x20000484

08007ea0 <atan2f>:
 8007ea0:	f000 b822 	b.w	8007ee8 <__ieee754_atan2f>

08007ea4 <sqrtf>:
 8007ea4:	b508      	push	{r3, lr}
 8007ea6:	ed2d 8b02 	vpush	{d8}
 8007eaa:	eeb0 8a40 	vmov.f32	s16, s0
 8007eae:	f000 f817 	bl	8007ee0 <__ieee754_sqrtf>
 8007eb2:	eeb4 8a48 	vcmp.f32	s16, s16
 8007eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eba:	d60c      	bvs.n	8007ed6 <sqrtf+0x32>
 8007ebc:	eddf 8a07 	vldr	s17, [pc, #28]	; 8007edc <sqrtf+0x38>
 8007ec0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ec8:	d505      	bpl.n	8007ed6 <sqrtf+0x32>
 8007eca:	f7fd ff43 	bl	8005d54 <__errno>
 8007ece:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007ed2:	2321      	movs	r3, #33	; 0x21
 8007ed4:	6003      	str	r3, [r0, #0]
 8007ed6:	ecbd 8b02 	vpop	{d8}
 8007eda:	bd08      	pop	{r3, pc}
 8007edc:	00000000 	.word	0x00000000

08007ee0 <__ieee754_sqrtf>:
 8007ee0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007ee4:	4770      	bx	lr
	...

08007ee8 <__ieee754_atan2f>:
 8007ee8:	ee10 2a90 	vmov	r2, s1
 8007eec:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8007ef0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	eef0 7a40 	vmov.f32	s15, s0
 8007efa:	dc06      	bgt.n	8007f0a <__ieee754_atan2f+0x22>
 8007efc:	ee10 0a10 	vmov	r0, s0
 8007f00:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8007f04:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007f08:	dd04      	ble.n	8007f14 <__ieee754_atan2f+0x2c>
 8007f0a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007f0e:	eeb0 0a67 	vmov.f32	s0, s15
 8007f12:	bd10      	pop	{r4, pc}
 8007f14:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8007f18:	d103      	bne.n	8007f22 <__ieee754_atan2f+0x3a>
 8007f1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f1e:	f000 b883 	b.w	8008028 <atanf>
 8007f22:	1794      	asrs	r4, r2, #30
 8007f24:	f004 0402 	and.w	r4, r4, #2
 8007f28:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8007f2c:	b943      	cbnz	r3, 8007f40 <__ieee754_atan2f+0x58>
 8007f2e:	2c02      	cmp	r4, #2
 8007f30:	d05e      	beq.n	8007ff0 <__ieee754_atan2f+0x108>
 8007f32:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008004 <__ieee754_atan2f+0x11c>
 8007f36:	2c03      	cmp	r4, #3
 8007f38:	bf08      	it	eq
 8007f3a:	eef0 7a47 	vmoveq.f32	s15, s14
 8007f3e:	e7e6      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007f40:	b941      	cbnz	r1, 8007f54 <__ieee754_atan2f+0x6c>
 8007f42:	eddf 7a31 	vldr	s15, [pc, #196]	; 8008008 <__ieee754_atan2f+0x120>
 8007f46:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800800c <__ieee754_atan2f+0x124>
 8007f4a:	2800      	cmp	r0, #0
 8007f4c:	bfb8      	it	lt
 8007f4e:	eef0 7a47 	vmovlt.f32	s15, s14
 8007f52:	e7dc      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007f54:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007f58:	d110      	bne.n	8007f7c <__ieee754_atan2f+0x94>
 8007f5a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007f5e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007f62:	d107      	bne.n	8007f74 <__ieee754_atan2f+0x8c>
 8007f64:	2c02      	cmp	r4, #2
 8007f66:	d846      	bhi.n	8007ff6 <__ieee754_atan2f+0x10e>
 8007f68:	4b29      	ldr	r3, [pc, #164]	; (8008010 <__ieee754_atan2f+0x128>)
 8007f6a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007f6e:	edd3 7a00 	vldr	s15, [r3]
 8007f72:	e7cc      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007f74:	2c02      	cmp	r4, #2
 8007f76:	d841      	bhi.n	8007ffc <__ieee754_atan2f+0x114>
 8007f78:	4b26      	ldr	r3, [pc, #152]	; (8008014 <__ieee754_atan2f+0x12c>)
 8007f7a:	e7f6      	b.n	8007f6a <__ieee754_atan2f+0x82>
 8007f7c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007f80:	d0df      	beq.n	8007f42 <__ieee754_atan2f+0x5a>
 8007f82:	1a5b      	subs	r3, r3, r1
 8007f84:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8007f88:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8007f8c:	da1a      	bge.n	8007fc4 <__ieee754_atan2f+0xdc>
 8007f8e:	2a00      	cmp	r2, #0
 8007f90:	da01      	bge.n	8007f96 <__ieee754_atan2f+0xae>
 8007f92:	313c      	adds	r1, #60	; 0x3c
 8007f94:	db19      	blt.n	8007fca <__ieee754_atan2f+0xe2>
 8007f96:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8007f9a:	f000 f919 	bl	80081d0 <fabsf>
 8007f9e:	f000 f843 	bl	8008028 <atanf>
 8007fa2:	eef0 7a40 	vmov.f32	s15, s0
 8007fa6:	2c01      	cmp	r4, #1
 8007fa8:	d012      	beq.n	8007fd0 <__ieee754_atan2f+0xe8>
 8007faa:	2c02      	cmp	r4, #2
 8007fac:	d017      	beq.n	8007fde <__ieee754_atan2f+0xf6>
 8007fae:	2c00      	cmp	r4, #0
 8007fb0:	d0ad      	beq.n	8007f0e <__ieee754_atan2f+0x26>
 8007fb2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8008018 <__ieee754_atan2f+0x130>
 8007fb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fba:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800801c <__ieee754_atan2f+0x134>
 8007fbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007fc2:	e7a4      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007fc4:	eddf 7a10 	vldr	s15, [pc, #64]	; 8008008 <__ieee754_atan2f+0x120>
 8007fc8:	e7ed      	b.n	8007fa6 <__ieee754_atan2f+0xbe>
 8007fca:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008020 <__ieee754_atan2f+0x138>
 8007fce:	e7ea      	b.n	8007fa6 <__ieee754_atan2f+0xbe>
 8007fd0:	ee17 3a90 	vmov	r3, s15
 8007fd4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007fd8:	ee07 3a90 	vmov	s15, r3
 8007fdc:	e797      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007fde:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8008018 <__ieee754_atan2f+0x130>
 8007fe2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fe6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800801c <__ieee754_atan2f+0x134>
 8007fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007fee:	e78e      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007ff0:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800801c <__ieee754_atan2f+0x134>
 8007ff4:	e78b      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007ff6:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8008024 <__ieee754_atan2f+0x13c>
 8007ffa:	e788      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8007ffc:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008020 <__ieee754_atan2f+0x138>
 8008000:	e785      	b.n	8007f0e <__ieee754_atan2f+0x26>
 8008002:	bf00      	nop
 8008004:	c0490fdb 	.word	0xc0490fdb
 8008008:	3fc90fdb 	.word	0x3fc90fdb
 800800c:	bfc90fdb 	.word	0xbfc90fdb
 8008010:	0800888c 	.word	0x0800888c
 8008014:	08008898 	.word	0x08008898
 8008018:	33bbbd2e 	.word	0x33bbbd2e
 800801c:	40490fdb 	.word	0x40490fdb
 8008020:	00000000 	.word	0x00000000
 8008024:	3f490fdb 	.word	0x3f490fdb

08008028 <atanf>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	ee10 5a10 	vmov	r5, s0
 800802e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8008032:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8008036:	eef0 7a40 	vmov.f32	s15, s0
 800803a:	db10      	blt.n	800805e <atanf+0x36>
 800803c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008040:	dd04      	ble.n	800804c <atanf+0x24>
 8008042:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008046:	eeb0 0a67 	vmov.f32	s0, s15
 800804a:	bd38      	pop	{r3, r4, r5, pc}
 800804c:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8008184 <atanf+0x15c>
 8008050:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8008188 <atanf+0x160>
 8008054:	2d00      	cmp	r5, #0
 8008056:	bfd8      	it	le
 8008058:	eef0 7a47 	vmovle.f32	s15, s14
 800805c:	e7f3      	b.n	8008046 <atanf+0x1e>
 800805e:	4b4b      	ldr	r3, [pc, #300]	; (800818c <atanf+0x164>)
 8008060:	429c      	cmp	r4, r3
 8008062:	dc10      	bgt.n	8008086 <atanf+0x5e>
 8008064:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8008068:	da0a      	bge.n	8008080 <atanf+0x58>
 800806a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008190 <atanf+0x168>
 800806e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008072:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008076:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800807a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800807e:	dce2      	bgt.n	8008046 <atanf+0x1e>
 8008080:	f04f 33ff 	mov.w	r3, #4294967295
 8008084:	e013      	b.n	80080ae <atanf+0x86>
 8008086:	f000 f8a3 	bl	80081d0 <fabsf>
 800808a:	4b42      	ldr	r3, [pc, #264]	; (8008194 <atanf+0x16c>)
 800808c:	429c      	cmp	r4, r3
 800808e:	dc4f      	bgt.n	8008130 <atanf+0x108>
 8008090:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8008094:	429c      	cmp	r4, r3
 8008096:	dc41      	bgt.n	800811c <atanf+0xf4>
 8008098:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800809c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80080a0:	eea0 7a27 	vfma.f32	s14, s0, s15
 80080a4:	2300      	movs	r3, #0
 80080a6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80080aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80080ae:	1c5a      	adds	r2, r3, #1
 80080b0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80080b4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008198 <atanf+0x170>
 80080b8:	eddf 5a38 	vldr	s11, [pc, #224]	; 800819c <atanf+0x174>
 80080bc:	ed9f 5a38 	vldr	s10, [pc, #224]	; 80081a0 <atanf+0x178>
 80080c0:	ee66 6a06 	vmul.f32	s13, s12, s12
 80080c4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80080c8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80081a4 <atanf+0x17c>
 80080cc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80080d0:	eddf 5a35 	vldr	s11, [pc, #212]	; 80081a8 <atanf+0x180>
 80080d4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80080d8:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80081ac <atanf+0x184>
 80080dc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80080e0:	eddf 5a33 	vldr	s11, [pc, #204]	; 80081b0 <atanf+0x188>
 80080e4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80080e8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80081b4 <atanf+0x18c>
 80080ec:	eea6 5a87 	vfma.f32	s10, s13, s14
 80080f0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80081b8 <atanf+0x190>
 80080f4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80080f8:	ed9f 5a30 	vldr	s10, [pc, #192]	; 80081bc <atanf+0x194>
 80080fc:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008100:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80081c0 <atanf+0x198>
 8008104:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008108:	ee27 7a26 	vmul.f32	s14, s14, s13
 800810c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008110:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008114:	d121      	bne.n	800815a <atanf+0x132>
 8008116:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800811a:	e794      	b.n	8008046 <atanf+0x1e>
 800811c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008120:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008124:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008128:	2301      	movs	r3, #1
 800812a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800812e:	e7be      	b.n	80080ae <atanf+0x86>
 8008130:	4b24      	ldr	r3, [pc, #144]	; (80081c4 <atanf+0x19c>)
 8008132:	429c      	cmp	r4, r3
 8008134:	dc0b      	bgt.n	800814e <atanf+0x126>
 8008136:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800813a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800813e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008142:	2302      	movs	r3, #2
 8008144:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800814c:	e7af      	b.n	80080ae <atanf+0x86>
 800814e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008152:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008156:	2303      	movs	r3, #3
 8008158:	e7a9      	b.n	80080ae <atanf+0x86>
 800815a:	4a1b      	ldr	r2, [pc, #108]	; (80081c8 <atanf+0x1a0>)
 800815c:	491b      	ldr	r1, [pc, #108]	; (80081cc <atanf+0x1a4>)
 800815e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008162:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008166:	edd3 6a00 	vldr	s13, [r3]
 800816a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800816e:	2d00      	cmp	r5, #0
 8008170:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008174:	edd2 7a00 	vldr	s15, [r2]
 8008178:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800817c:	bfb8      	it	lt
 800817e:	eef1 7a67 	vneglt.f32	s15, s15
 8008182:	e760      	b.n	8008046 <atanf+0x1e>
 8008184:	3fc90fdb 	.word	0x3fc90fdb
 8008188:	bfc90fdb 	.word	0xbfc90fdb
 800818c:	3edfffff 	.word	0x3edfffff
 8008190:	7149f2ca 	.word	0x7149f2ca
 8008194:	3f97ffff 	.word	0x3f97ffff
 8008198:	3c8569d7 	.word	0x3c8569d7
 800819c:	3d4bda59 	.word	0x3d4bda59
 80081a0:	bd6ef16b 	.word	0xbd6ef16b
 80081a4:	3d886b35 	.word	0x3d886b35
 80081a8:	3dba2e6e 	.word	0x3dba2e6e
 80081ac:	3e124925 	.word	0x3e124925
 80081b0:	3eaaaaab 	.word	0x3eaaaaab
 80081b4:	bd15a221 	.word	0xbd15a221
 80081b8:	bd9d8795 	.word	0xbd9d8795
 80081bc:	bde38e38 	.word	0xbde38e38
 80081c0:	be4ccccd 	.word	0xbe4ccccd
 80081c4:	401bffff 	.word	0x401bffff
 80081c8:	080088a4 	.word	0x080088a4
 80081cc:	080088b4 	.word	0x080088b4

080081d0 <fabsf>:
 80081d0:	ee10 3a10 	vmov	r3, s0
 80081d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081d8:	ee00 3a10 	vmov	s0, r3
 80081dc:	4770      	bx	lr
	...

080081e0 <_init>:
 80081e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e2:	bf00      	nop
 80081e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081e6:	bc08      	pop	{r3}
 80081e8:	469e      	mov	lr, r3
 80081ea:	4770      	bx	lr

080081ec <_fini>:
 80081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ee:	bf00      	nop
 80081f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081f2:	bc08      	pop	{r3}
 80081f4:	469e      	mov	lr, r3
 80081f6:	4770      	bx	lr
