// Seed: 1558519547
module module_0 (
    output wire id_0,
    output wor  id_1
);
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri id_4,
    input supply1 id_5
);
  always force id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wire id_7
);
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
  assign id_5 = 1;
  wire id_10, id_11, id_12;
  wire  id_13;
  uwire id_14;
  assign id_14 = 1;
endmodule
