#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x653173a3ade0 .scope module, "main" "main" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_I";
    .port_info 3 /OUTPUT 32 "Instr_I";
L_0x653173abd270 .functor BUFZ 32, v0x653173ab77b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x653173abd2e0 .functor BUFZ 32, v0x653173ab5c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x653173abadb0_0 .net "ALUctrl_src", 0 0, v0x653173ab6df0_0;  1 drivers
v0x653173abaec0_0 .net "ALUmux", 31 0, v0x653173ab2b30_0;  1 drivers
v0x653173abafd0_0 .net "ALUop_ctrl", 1 0, v0x653173ab6d10_0;  1 drivers
v0x653173abb0c0_0 .net "ALUr", 31 0, v0x653173ab61f0_0;  1 drivers
v0x653173abb180_0 .net "ALUselOp", 3 0, v0x653173ab2840_0;  1 drivers
v0x653173abb2e0_0 .net "ALUzero", 0 0, v0x653173ab6480_0;  1 drivers
v0x653173abb3d0_0 .net "Branch_beq_ctrl", 0 0, v0x653173ab6ec0_0;  1 drivers
v0x653173abb4c0_0 .net "Branch_flag", 0 0, v0x653173ab9290_0;  1 drivers
v0x653173abb5b0_0 .net "DataMem_ReadOut", 31 0, v0x653173ab4660_0;  1 drivers
v0x653173abb700_0 .net "Imm", 31 0, v0x653173ab5790_0;  1 drivers
v0x653173abb7c0_0 .net "Instr", 31 0, v0x653173ab5c90_0;  1 drivers
v0x653173abb8d0_0 .net "Instr_I", 31 0, L_0x653173abd2e0;  1 drivers
v0x653173abb9b0_0 .net "MemRead_ctrl", 0 0, v0x653173ab6f90_0;  1 drivers
v0x653173abbaa0_0 .net "MemReg_ctrl", 0 0, v0x653173ab7150_0;  1 drivers
v0x653173abbb90_0 .net "MemWrite_ctrl", 0 0, v0x653173ab7060_0;  1 drivers
v0x653173abbc80_0 .net "PC4", 31 0, v0x653173aba590_0;  1 drivers
v0x653173abbd90_0 .net "PC_I", 31 0, L_0x653173abd270;  1 drivers
v0x653173abbf80_0 .net "PC_Mux", 31 0, v0x653173ab9cf0_0;  1 drivers
v0x653173abc090_0 .net "PC_S", 31 0, v0x653173ab77b0_0;  1 drivers
v0x653173abc150_0 .net "PC_branch", 31 0, v0x653173ab9900_0;  1 drivers
v0x653173abc210_0 .net "ReadData1", 31 0, v0x653173ab7ee0_0;  1 drivers
v0x653173abc320_0 .net "ReadData2", 31 0, v0x653173ab7fc0_0;  1 drivers
v0x653173abc3e0_0 .net "RegWrite_ctrl", 0 0, v0x653173ab7290_0;  1 drivers
v0x653173abc4d0_0 .net "WriteB", 31 0, v0x653173aba9a0_0;  1 drivers
v0x653173abc5e0_0 .net *"_ivl_19", 0 0, L_0x653173acd400;  1 drivers
o0x77eb2ece7158 .functor BUFZ 1, C4<z>; HiZ drive
v0x653173abc6c0_0 .net "clk", 0 0, o0x77eb2ece7158;  0 drivers
v0x653173abc760_0 .net "funct3", 2 0, L_0x653173abcf10;  1 drivers
v0x653173abc820_0 .net "funct7", 6 0, L_0x653173abd190;  1 drivers
v0x653173abc8e0_0 .net "opcode", 6 0, L_0x653173abcc80;  1 drivers
v0x653173abc9a0_0 .net "rd", 4 0, L_0x653173abcd90;  1 drivers
o0x77eb2ece71e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x653173abca40_0 .net "reset", 0 0, o0x77eb2ece71e8;  0 drivers
v0x653173abcae0_0 .net "rs1", 4 0, L_0x653173abcfb0;  1 drivers
v0x653173abcb80_0 .net "rs2", 4 0, L_0x653173abd0a0;  1 drivers
L_0x653173abcc80 .part v0x653173ab5c90_0, 0, 7;
L_0x653173abcd90 .part v0x653173ab5c90_0, 7, 5;
L_0x653173abcf10 .part v0x653173ab5c90_0, 12, 3;
L_0x653173abcfb0 .part v0x653173ab5c90_0, 15, 5;
L_0x653173abd0a0 .part v0x653173ab5c90_0, 20, 5;
L_0x653173abd190 .part v0x653173ab5c90_0, 25, 7;
L_0x653173acd400 .part L_0x653173abd190, 5, 1;
L_0x653173acd4f0 .concat [ 3 1 0 0], L_0x653173abcf10, L_0x653173acd400;
S_0x653173a39fd0 .scope module, "Alu_Control_Unit" "ALUc" 2 103, 3 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Op";
v0x653173a83f60_0 .net "ALUop", 1 0, v0x653173ab6d10_0;  alias, 1 drivers
v0x653173a7da80_0 .net "Funct", 3 0, L_0x653173acd4f0;  1 drivers
v0x653173ab2840_0 .var "Op", 3 0;
E_0x653173a3d6e0 .event anyedge, v0x653173a83f60_0, v0x653173a7da80_0;
S_0x653173ab2980 .scope module, "Alu_mux_operand2" "Mux" 2 109, 4 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v0x653173ab2b30_0 .var "data_S", 31 0;
v0x653173ab2c30_0 .net "num1", 31 0, v0x653173ab7fc0_0;  alias, 1 drivers
v0x653173ab2d10_0 .net "num2", 31 0, v0x653173ab5790_0;  alias, 1 drivers
v0x653173ab2dd0_0 .net "sel", 0 0, v0x653173ab6df0_0;  alias, 1 drivers
E_0x653173a3da60 .event anyedge, v0x653173ab2dd0_0, v0x653173ab2c30_0, v0x653173ab2d10_0;
S_0x653173ab2f10 .scope module, "Data_Mem_Module" "Data_Mem" 2 136, 5 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "MemSum";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 3 "Funct3";
L_0x77eb2ec9d060 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0x653173acd630 .functor AND 32, v0x653173ab61f0_0, L_0x77eb2ec9d060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x653173ab3660_0 .var "Byte_Selec", 7 0;
v0x653173ab3760_0 .net "Funct3", 2 0, L_0x653173abcf10;  alias, 1 drivers
v0x653173ab3840 .array "Mem", 63 0, 31 0;
v0x653173ab4110_0 .net "MemRead", 0 0, v0x653173ab6f90_0;  alias, 1 drivers
v0x653173ab41d0_0 .net "MemSum", 31 0, v0x653173ab61f0_0;  alias, 1 drivers
v0x653173ab4300_0 .net "MemWrite", 0 0, v0x653173ab7060_0;  alias, 1 drivers
v0x653173ab43c0_0 .net "Palavra_Sum", 31 0, L_0x653173acd630;  1 drivers
v0x653173ab44a0_0 .var "Palavra_lida", 31 0;
v0x653173ab4580_0 .var "Palavra_temp", 31 0;
v0x653173ab4660_0 .var "ReadData", 31 0;
v0x653173ab4740_0 .net "WriteData", 31 0, v0x653173ab7fc0_0;  alias, 1 drivers
v0x653173ab4800_0 .net/2u *"_ivl_0", 31 0, L_0x77eb2ec9d060;  1 drivers
v0x653173ab48c0_0 .net *"_ivl_4", 31 0, L_0x653173acd790;  1 drivers
v0x653173ab49a0_0 .net *"_ivl_6", 29 0, L_0x653173acd6a0;  1 drivers
L_0x77eb2ec9d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x653173ab4a80_0 .net *"_ivl_8", 1 0, L_0x77eb2ec9d0a8;  1 drivers
v0x653173ab4b60_0 .net "bytePalavra", 1 0, L_0x653173acd9c0;  1 drivers
v0x653173ab4c40_0 .net "clk", 0 0, o0x77eb2ece7158;  alias, 0 drivers
v0x653173ab4d00_0 .var/i "i", 31 0;
v0x653173ab4de0_0 .net "idPalavra", 5 0, L_0x653173acd8d0;  1 drivers
v0x653173ab4ec0_0 .net "reset", 0 0, o0x77eb2ece71e8;  alias, 0 drivers
E_0x653173a3e390 .event posedge, v0x653173ab4c40_0;
v0x653173ab3840_0 .array/port v0x653173ab3840, 0;
v0x653173ab3840_1 .array/port v0x653173ab3840, 1;
E_0x653173a27430/0 .event anyedge, v0x653173ab4110_0, v0x653173ab4de0_0, v0x653173ab3840_0, v0x653173ab3840_1;
v0x653173ab3840_2 .array/port v0x653173ab3840, 2;
v0x653173ab3840_3 .array/port v0x653173ab3840, 3;
v0x653173ab3840_4 .array/port v0x653173ab3840, 4;
v0x653173ab3840_5 .array/port v0x653173ab3840, 5;
E_0x653173a27430/1 .event anyedge, v0x653173ab3840_2, v0x653173ab3840_3, v0x653173ab3840_4, v0x653173ab3840_5;
v0x653173ab3840_6 .array/port v0x653173ab3840, 6;
v0x653173ab3840_7 .array/port v0x653173ab3840, 7;
v0x653173ab3840_8 .array/port v0x653173ab3840, 8;
v0x653173ab3840_9 .array/port v0x653173ab3840, 9;
E_0x653173a27430/2 .event anyedge, v0x653173ab3840_6, v0x653173ab3840_7, v0x653173ab3840_8, v0x653173ab3840_9;
v0x653173ab3840_10 .array/port v0x653173ab3840, 10;
v0x653173ab3840_11 .array/port v0x653173ab3840, 11;
v0x653173ab3840_12 .array/port v0x653173ab3840, 12;
v0x653173ab3840_13 .array/port v0x653173ab3840, 13;
E_0x653173a27430/3 .event anyedge, v0x653173ab3840_10, v0x653173ab3840_11, v0x653173ab3840_12, v0x653173ab3840_13;
v0x653173ab3840_14 .array/port v0x653173ab3840, 14;
v0x653173ab3840_15 .array/port v0x653173ab3840, 15;
v0x653173ab3840_16 .array/port v0x653173ab3840, 16;
v0x653173ab3840_17 .array/port v0x653173ab3840, 17;
E_0x653173a27430/4 .event anyedge, v0x653173ab3840_14, v0x653173ab3840_15, v0x653173ab3840_16, v0x653173ab3840_17;
v0x653173ab3840_18 .array/port v0x653173ab3840, 18;
v0x653173ab3840_19 .array/port v0x653173ab3840, 19;
v0x653173ab3840_20 .array/port v0x653173ab3840, 20;
v0x653173ab3840_21 .array/port v0x653173ab3840, 21;
E_0x653173a27430/5 .event anyedge, v0x653173ab3840_18, v0x653173ab3840_19, v0x653173ab3840_20, v0x653173ab3840_21;
v0x653173ab3840_22 .array/port v0x653173ab3840, 22;
v0x653173ab3840_23 .array/port v0x653173ab3840, 23;
v0x653173ab3840_24 .array/port v0x653173ab3840, 24;
v0x653173ab3840_25 .array/port v0x653173ab3840, 25;
E_0x653173a27430/6 .event anyedge, v0x653173ab3840_22, v0x653173ab3840_23, v0x653173ab3840_24, v0x653173ab3840_25;
v0x653173ab3840_26 .array/port v0x653173ab3840, 26;
v0x653173ab3840_27 .array/port v0x653173ab3840, 27;
v0x653173ab3840_28 .array/port v0x653173ab3840, 28;
v0x653173ab3840_29 .array/port v0x653173ab3840, 29;
E_0x653173a27430/7 .event anyedge, v0x653173ab3840_26, v0x653173ab3840_27, v0x653173ab3840_28, v0x653173ab3840_29;
v0x653173ab3840_30 .array/port v0x653173ab3840, 30;
v0x653173ab3840_31 .array/port v0x653173ab3840, 31;
v0x653173ab3840_32 .array/port v0x653173ab3840, 32;
v0x653173ab3840_33 .array/port v0x653173ab3840, 33;
E_0x653173a27430/8 .event anyedge, v0x653173ab3840_30, v0x653173ab3840_31, v0x653173ab3840_32, v0x653173ab3840_33;
v0x653173ab3840_34 .array/port v0x653173ab3840, 34;
v0x653173ab3840_35 .array/port v0x653173ab3840, 35;
v0x653173ab3840_36 .array/port v0x653173ab3840, 36;
v0x653173ab3840_37 .array/port v0x653173ab3840, 37;
E_0x653173a27430/9 .event anyedge, v0x653173ab3840_34, v0x653173ab3840_35, v0x653173ab3840_36, v0x653173ab3840_37;
v0x653173ab3840_38 .array/port v0x653173ab3840, 38;
v0x653173ab3840_39 .array/port v0x653173ab3840, 39;
v0x653173ab3840_40 .array/port v0x653173ab3840, 40;
v0x653173ab3840_41 .array/port v0x653173ab3840, 41;
E_0x653173a27430/10 .event anyedge, v0x653173ab3840_38, v0x653173ab3840_39, v0x653173ab3840_40, v0x653173ab3840_41;
v0x653173ab3840_42 .array/port v0x653173ab3840, 42;
v0x653173ab3840_43 .array/port v0x653173ab3840, 43;
v0x653173ab3840_44 .array/port v0x653173ab3840, 44;
v0x653173ab3840_45 .array/port v0x653173ab3840, 45;
E_0x653173a27430/11 .event anyedge, v0x653173ab3840_42, v0x653173ab3840_43, v0x653173ab3840_44, v0x653173ab3840_45;
v0x653173ab3840_46 .array/port v0x653173ab3840, 46;
v0x653173ab3840_47 .array/port v0x653173ab3840, 47;
v0x653173ab3840_48 .array/port v0x653173ab3840, 48;
v0x653173ab3840_49 .array/port v0x653173ab3840, 49;
E_0x653173a27430/12 .event anyedge, v0x653173ab3840_46, v0x653173ab3840_47, v0x653173ab3840_48, v0x653173ab3840_49;
v0x653173ab3840_50 .array/port v0x653173ab3840, 50;
v0x653173ab3840_51 .array/port v0x653173ab3840, 51;
v0x653173ab3840_52 .array/port v0x653173ab3840, 52;
v0x653173ab3840_53 .array/port v0x653173ab3840, 53;
E_0x653173a27430/13 .event anyedge, v0x653173ab3840_50, v0x653173ab3840_51, v0x653173ab3840_52, v0x653173ab3840_53;
v0x653173ab3840_54 .array/port v0x653173ab3840, 54;
v0x653173ab3840_55 .array/port v0x653173ab3840, 55;
v0x653173ab3840_56 .array/port v0x653173ab3840, 56;
v0x653173ab3840_57 .array/port v0x653173ab3840, 57;
E_0x653173a27430/14 .event anyedge, v0x653173ab3840_54, v0x653173ab3840_55, v0x653173ab3840_56, v0x653173ab3840_57;
v0x653173ab3840_58 .array/port v0x653173ab3840, 58;
v0x653173ab3840_59 .array/port v0x653173ab3840, 59;
v0x653173ab3840_60 .array/port v0x653173ab3840, 60;
v0x653173ab3840_61 .array/port v0x653173ab3840, 61;
E_0x653173a27430/15 .event anyedge, v0x653173ab3840_58, v0x653173ab3840_59, v0x653173ab3840_60, v0x653173ab3840_61;
v0x653173ab3840_62 .array/port v0x653173ab3840, 62;
v0x653173ab3840_63 .array/port v0x653173ab3840, 63;
E_0x653173a27430/16 .event anyedge, v0x653173ab3840_62, v0x653173ab3840_63;
E_0x653173a27430 .event/or E_0x653173a27430/0, E_0x653173a27430/1, E_0x653173a27430/2, E_0x653173a27430/3, E_0x653173a27430/4, E_0x653173a27430/5, E_0x653173a27430/6, E_0x653173a27430/7, E_0x653173a27430/8, E_0x653173a27430/9, E_0x653173a27430/10, E_0x653173a27430/11, E_0x653173a27430/12, E_0x653173a27430/13, E_0x653173a27430/14, E_0x653173a27430/15, E_0x653173a27430/16;
E_0x653173a99e20/0 .event anyedge, v0x653173ab3840_0, v0x653173ab3840_1, v0x653173ab3840_2, v0x653173ab3840_3;
E_0x653173a99e20/1 .event anyedge, v0x653173ab3840_4, v0x653173ab3840_5, v0x653173ab3840_6, v0x653173ab3840_7;
E_0x653173a99e20/2 .event anyedge, v0x653173ab3840_8, v0x653173ab3840_9, v0x653173ab3840_10, v0x653173ab3840_11;
E_0x653173a99e20/3 .event anyedge, v0x653173ab3840_12, v0x653173ab3840_13, v0x653173ab3840_14, v0x653173ab3840_15;
E_0x653173a99e20/4 .event anyedge, v0x653173ab3840_16, v0x653173ab3840_17, v0x653173ab3840_18, v0x653173ab3840_19;
E_0x653173a99e20/5 .event anyedge, v0x653173ab3840_20, v0x653173ab3840_21, v0x653173ab3840_22, v0x653173ab3840_23;
E_0x653173a99e20/6 .event anyedge, v0x653173ab3840_24, v0x653173ab3840_25, v0x653173ab3840_26, v0x653173ab3840_27;
E_0x653173a99e20/7 .event anyedge, v0x653173ab3840_28, v0x653173ab3840_29, v0x653173ab3840_30, v0x653173ab3840_31;
E_0x653173a99e20/8 .event anyedge, v0x653173ab3840_32, v0x653173ab3840_33, v0x653173ab3840_34, v0x653173ab3840_35;
E_0x653173a99e20/9 .event anyedge, v0x653173ab3840_36, v0x653173ab3840_37, v0x653173ab3840_38, v0x653173ab3840_39;
E_0x653173a99e20/10 .event anyedge, v0x653173ab3840_40, v0x653173ab3840_41, v0x653173ab3840_42, v0x653173ab3840_43;
E_0x653173a99e20/11 .event anyedge, v0x653173ab3840_44, v0x653173ab3840_45, v0x653173ab3840_46, v0x653173ab3840_47;
E_0x653173a99e20/12 .event anyedge, v0x653173ab3840_48, v0x653173ab3840_49, v0x653173ab3840_50, v0x653173ab3840_51;
E_0x653173a99e20/13 .event anyedge, v0x653173ab3840_52, v0x653173ab3840_53, v0x653173ab3840_54, v0x653173ab3840_55;
E_0x653173a99e20/14 .event anyedge, v0x653173ab3840_56, v0x653173ab3840_57, v0x653173ab3840_58, v0x653173ab3840_59;
E_0x653173a99e20/15 .event anyedge, v0x653173ab3840_60, v0x653173ab3840_61, v0x653173ab3840_62, v0x653173ab3840_63;
E_0x653173a99e20 .event/or E_0x653173a99e20/0, E_0x653173a99e20/1, E_0x653173a99e20/2, E_0x653173a99e20/3, E_0x653173a99e20/4, E_0x653173a99e20/5, E_0x653173a99e20/6, E_0x653173a99e20/7, E_0x653173a99e20/8, E_0x653173a99e20/9, E_0x653173a99e20/10, E_0x653173a99e20/11, E_0x653173a99e20/12, E_0x653173a99e20/13, E_0x653173a99e20/14, E_0x653173a99e20/15;
L_0x653173acd6a0 .part L_0x653173acd630, 2, 30;
L_0x653173acd790 .concat [ 30 2 0 0], L_0x653173acd6a0, L_0x77eb2ec9d0a8;
L_0x653173acd8d0 .part L_0x653173acd790, 0, 6;
L_0x653173acd9c0 .part v0x653173ab61f0_0, 0, 2;
S_0x653173ab5080 .scope module, "Immediate_Generator" "Imm" 2 98, 6 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /OUTPUT 32 "imm_data";
P_0x653173ab5210 .param/l "B_TYPE" 1 6 11, C4<1100011>;
P_0x653173ab5250 .param/l "I_ARITH" 1 6 9, C4<0010011>;
P_0x653173ab5290 .param/l "I_LOAD" 1 6 8, C4<0000011>;
P_0x653173ab52d0 .param/l "S_TYPE" 1 6 10, C4<0100011>;
v0x653173ab55b0_0 .net "Instr", 31 0, v0x653173ab5c90_0;  alias, 1 drivers
v0x653173ab56b0_0 .net "Opcode", 6 0, L_0x653173acd360;  1 drivers
v0x653173ab5790_0 .var "imm_data", 31 0;
E_0x653173ab5530 .event anyedge, v0x653173ab56b0_0, v0x653173ab55b0_0;
L_0x653173acd360 .part v0x653173ab5c90_0, 0, 7;
S_0x653173ab58a0 .scope module, "Instrucao_Memoria" "Instr_Mem" 2 70, 7 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Ender_Instr";
    .port_info 1 /OUTPUT 32 "Instrucao";
v0x653173ab5b90_0 .net "Ender_Instr", 31 0, v0x653173ab77b0_0;  alias, 1 drivers
v0x653173ab5c90_0 .var "Instrucao", 31 0;
v0x653173ab5d50 .array "Mem", 31 0, 31 0;
E_0x653173ab5b10 .event anyedge, v0x653173ab5b90_0;
S_0x653173ab5e60 .scope module, "Main_ALU" "ALU" 2 116, 8 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "zero";
v0x653173ab60e0_0 .net "ALUop", 3 0, v0x653173ab2840_0;  alias, 1 drivers
v0x653173ab61f0_0 .var "S", 31 0;
v0x653173ab62c0_0 .net "num1", 31 0, v0x653173ab7ee0_0;  alias, 1 drivers
v0x653173ab6390_0 .net "num2", 31 0, v0x653173ab2b30_0;  alias, 1 drivers
v0x653173ab6480_0 .var "zero", 0 0;
E_0x653173ab6070 .event anyedge, v0x653173ab2840_0, v0x653173ab62c0_0, v0x653173ab2b30_0, v0x653173ab41d0_0;
S_0x653173ab6610 .scope module, "Main_Control" "Controle" 2 75, 9 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_0x653173ab67f0 .param/l "I_ARITH" 1 9 14, C4<0010011>;
P_0x653173ab6830 .param/l "I_LOAD" 1 9 13, C4<0000011>;
P_0x653173ab6870 .param/l "TYPE_B" 1 9 12, C4<1100011>;
P_0x653173ab68b0 .param/l "TYPE_R" 1 9 10, C4<0110011>;
P_0x653173ab68f0 .param/l "TYPE_S" 1 9 11, C4<0100011>;
v0x653173ab6d10_0 .var "ALUOp", 1 0;
v0x653173ab6df0_0 .var "ALUSrc", 0 0;
v0x653173ab6ec0_0 .var "Branch", 0 0;
v0x653173ab6f90_0 .var "MemRead", 0 0;
v0x653173ab7060_0 .var "MemWrite", 0 0;
v0x653173ab7150_0 .var "MemtoReg", 0 0;
v0x653173ab71f0_0 .net "Opcode", 6 0, L_0x653173abcc80;  alias, 1 drivers
v0x653173ab7290_0 .var "RegWrite", 0 0;
E_0x653173ab6c90 .event anyedge, v0x653173ab71f0_0;
S_0x653173ab7480 .scope module, "Program_Counter" "PC" 2 57, 10 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_E";
    .port_info 3 /OUTPUT 32 "PC_S";
v0x653173ab76b0_0 .net "PC_E", 31 0, v0x653173ab9cf0_0;  alias, 1 drivers
v0x653173ab77b0_0 .var "PC_S", 31 0;
v0x653173ab78a0_0 .net "clk", 0 0, o0x77eb2ece7158;  alias, 0 drivers
v0x653173ab79a0_0 .net "reset", 0 0, o0x77eb2ece71e8;  alias, 0 drivers
S_0x653173ab7aa0 .scope module, "Reg_File" "Registradores" 2 86, 11 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "WriteRegister";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0x653173ab7ee0_0 .var "ReadData1", 31 0;
v0x653173ab7fc0_0 .var "ReadData2", 31 0;
v0x653173ab80b0_0 .net "RegWrite", 0 0, v0x653173ab7290_0;  alias, 1 drivers
v0x653173ab8180 .array "Registrador", 31 0, 31 0;
v0x653173ab8710_0 .net "WriteData", 31 0, v0x653173aba9a0_0;  alias, 1 drivers
v0x653173ab8840_0 .net "WriteRegister", 4 0, L_0x653173abcd90;  alias, 1 drivers
v0x653173ab8920_0 .net "clk", 0 0, o0x77eb2ece7158;  alias, 0 drivers
v0x653173ab8a10_0 .var/i "i", 31 0;
v0x653173ab8af0_0 .net "reset", 0 0, o0x77eb2ece71e8;  alias, 0 drivers
v0x653173ab8c20_0 .net "rs1", 4 0, L_0x653173abcfb0;  alias, 1 drivers
v0x653173ab8d00_0 .net "rs2", 4 0, L_0x653173abd0a0;  alias, 1 drivers
v0x653173ab8180_0 .array/port v0x653173ab8180, 0;
v0x653173ab8180_1 .array/port v0x653173ab8180, 1;
v0x653173ab8180_2 .array/port v0x653173ab8180, 2;
E_0x653173ab7d60/0 .event anyedge, v0x653173ab8c20_0, v0x653173ab8180_0, v0x653173ab8180_1, v0x653173ab8180_2;
v0x653173ab8180_3 .array/port v0x653173ab8180, 3;
v0x653173ab8180_4 .array/port v0x653173ab8180, 4;
v0x653173ab8180_5 .array/port v0x653173ab8180, 5;
v0x653173ab8180_6 .array/port v0x653173ab8180, 6;
E_0x653173ab7d60/1 .event anyedge, v0x653173ab8180_3, v0x653173ab8180_4, v0x653173ab8180_5, v0x653173ab8180_6;
v0x653173ab8180_7 .array/port v0x653173ab8180, 7;
v0x653173ab8180_8 .array/port v0x653173ab8180, 8;
v0x653173ab8180_9 .array/port v0x653173ab8180, 9;
v0x653173ab8180_10 .array/port v0x653173ab8180, 10;
E_0x653173ab7d60/2 .event anyedge, v0x653173ab8180_7, v0x653173ab8180_8, v0x653173ab8180_9, v0x653173ab8180_10;
v0x653173ab8180_11 .array/port v0x653173ab8180, 11;
v0x653173ab8180_12 .array/port v0x653173ab8180, 12;
v0x653173ab8180_13 .array/port v0x653173ab8180, 13;
v0x653173ab8180_14 .array/port v0x653173ab8180, 14;
E_0x653173ab7d60/3 .event anyedge, v0x653173ab8180_11, v0x653173ab8180_12, v0x653173ab8180_13, v0x653173ab8180_14;
v0x653173ab8180_15 .array/port v0x653173ab8180, 15;
v0x653173ab8180_16 .array/port v0x653173ab8180, 16;
v0x653173ab8180_17 .array/port v0x653173ab8180, 17;
v0x653173ab8180_18 .array/port v0x653173ab8180, 18;
E_0x653173ab7d60/4 .event anyedge, v0x653173ab8180_15, v0x653173ab8180_16, v0x653173ab8180_17, v0x653173ab8180_18;
v0x653173ab8180_19 .array/port v0x653173ab8180, 19;
v0x653173ab8180_20 .array/port v0x653173ab8180, 20;
v0x653173ab8180_21 .array/port v0x653173ab8180, 21;
v0x653173ab8180_22 .array/port v0x653173ab8180, 22;
E_0x653173ab7d60/5 .event anyedge, v0x653173ab8180_19, v0x653173ab8180_20, v0x653173ab8180_21, v0x653173ab8180_22;
v0x653173ab8180_23 .array/port v0x653173ab8180, 23;
v0x653173ab8180_24 .array/port v0x653173ab8180, 24;
v0x653173ab8180_25 .array/port v0x653173ab8180, 25;
v0x653173ab8180_26 .array/port v0x653173ab8180, 26;
E_0x653173ab7d60/6 .event anyedge, v0x653173ab8180_23, v0x653173ab8180_24, v0x653173ab8180_25, v0x653173ab8180_26;
v0x653173ab8180_27 .array/port v0x653173ab8180, 27;
v0x653173ab8180_28 .array/port v0x653173ab8180, 28;
v0x653173ab8180_29 .array/port v0x653173ab8180, 29;
v0x653173ab8180_30 .array/port v0x653173ab8180, 30;
E_0x653173ab7d60/7 .event anyedge, v0x653173ab8180_27, v0x653173ab8180_28, v0x653173ab8180_29, v0x653173ab8180_30;
v0x653173ab8180_31 .array/port v0x653173ab8180, 31;
E_0x653173ab7d60/8 .event anyedge, v0x653173ab8180_31, v0x653173ab8d00_0;
E_0x653173ab7d60 .event/or E_0x653173ab7d60/0, E_0x653173ab7d60/1, E_0x653173ab7d60/2, E_0x653173ab7d60/3, E_0x653173ab7d60/4, E_0x653173ab7d60/5, E_0x653173ab7d60/6, E_0x653173ab7d60/7, E_0x653173ab7d60/8;
S_0x653173ab8f50 .scope module, "branch_logic" "branch" 2 130, 12 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "Branch_S";
v0x653173ab91d0_0 .net "Branch", 0 0, v0x653173ab6ec0_0;  alias, 1 drivers
v0x653173ab9290_0 .var "Branch_S", 0 0;
v0x653173ab9330_0 .net "zero", 0 0, v0x653173ab6480_0;  alias, 1 drivers
E_0x653173ab9150 .event anyedge, v0x653173ab6ec0_0, v0x653173ab6480_0;
S_0x653173ab9410 .scope module, "pc_adder_branch" "somador" 2 124, 13 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v0x653173ab96c0_0 .net "a", 31 0, v0x653173ab77b0_0;  alias, 1 drivers
v0x653173ab97f0_0 .net "b", 31 0, v0x653173ab5790_0;  alias, 1 drivers
v0x653173ab9900_0 .var "soma", 31 0;
E_0x653173ab9640 .event anyedge, v0x653173ab5b90_0, v0x653173ab2d10_0;
S_0x653173ab9a40 .scope module, "pc_next_mux" "Mux" 2 154, 4 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v0x653173ab9cf0_0 .var "data_S", 31 0;
v0x653173ab9e00_0 .net "num1", 31 0, v0x653173aba590_0;  alias, 1 drivers
v0x653173ab9ec0_0 .net "num2", 31 0, v0x653173ab9900_0;  alias, 1 drivers
v0x653173ab9fc0_0 .net "sel", 0 0, v0x653173ab9290_0;  alias, 1 drivers
E_0x653173ab9c90 .event anyedge, v0x653173ab9290_0, v0x653173ab9e00_0, v0x653173ab9900_0;
S_0x653173aba100 .scope module, "soma4" "somador" 2 64, 13 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v0x653173aba3d0_0 .net "a", 31 0, v0x653173ab77b0_0;  alias, 1 drivers
L_0x77eb2ec9d018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x653173aba4b0_0 .net "b", 31 0, L_0x77eb2ec9d018;  1 drivers
v0x653173aba590_0 .var "soma", 31 0;
E_0x653173aba350 .event anyedge, v0x653173ab5b90_0, v0x653173aba4b0_0;
S_0x653173aba6c0 .scope module, "writeback_mux" "Mux" 2 147, 4 1 0, S_0x653173a3ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v0x653173aba9a0_0 .var "data_S", 31 0;
v0x653173abaab0_0 .net "num1", 31 0, v0x653173ab61f0_0;  alias, 1 drivers
v0x653173ababa0_0 .net "num2", 31 0, v0x653173ab4660_0;  alias, 1 drivers
v0x653173abac70_0 .net "sel", 0 0, v0x653173ab7150_0;  alias, 1 drivers
E_0x653173aba940 .event anyedge, v0x653173ab7150_0, v0x653173ab41d0_0, v0x653173ab4660_0;
    .scope S_0x653173ab7480;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab77b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x653173ab7480;
T_1 ;
    %wait E_0x653173a3e390;
    %load/vec4 v0x653173ab79a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x653173ab77b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x653173ab76b0_0;
    %assign/vec4 v0x653173ab77b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x653173aba100;
T_2 ;
    %wait E_0x653173aba350;
    %load/vec4 v0x653173aba3d0_0;
    %load/vec4 v0x653173aba4b0_0;
    %add;
    %store/vec4 v0x653173aba590_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x653173ab58a0;
T_3 ;
    %vpi_call 7 11 "$readmemb", "instr_gp22.txt", v0x653173ab5d50 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x653173ab58a0;
T_4 ;
    %wait E_0x653173ab5b10;
    %load/vec4 v0x653173ab5b90_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x653173ab5d50, 4;
    %store/vec4 v0x653173ab5c90_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x653173ab6610;
T_5 ;
    %wait E_0x653173ab6c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7290_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x653173ab6d10_0, 0, 2;
    %load/vec4 v0x653173ab71f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab7290_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x653173ab6d10_0, 0, 2;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab6f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab7150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab6df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab7290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x653173ab6d10_0, 0, 2;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6f90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x653173ab7150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab7060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab6df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7290_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x653173ab6d10_0, 0, 2;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6f90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x653173ab7150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7290_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x653173ab6d10_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab7060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab6df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab7290_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x653173ab6d10_0, 0, 2;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x653173ab7aa0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab8a10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x653173ab8a10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x653173ab8a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x653173ab8180, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x653173ab8a10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x653173ab8a10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x653173ab7aa0;
T_7 ;
    %wait E_0x653173a3e390;
    %load/vec4 v0x653173ab8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab8a10_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x653173ab8a10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x653173ab8a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x653173ab8180, 0, 4;
    %load/vec4 v0x653173ab8a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x653173ab8a10_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x653173ab80b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v0x653173ab8840_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x653173ab8710_0;
    %load/vec4 v0x653173ab8840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x653173ab8180, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x653173ab7aa0;
T_8 ;
    %wait E_0x653173ab7d60;
    %load/vec4 v0x653173ab8c20_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab7ee0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x653173ab8c20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x653173ab8180, 4;
    %store/vec4 v0x653173ab7ee0_0, 0, 32;
T_8.1 ;
    %load/vec4 v0x653173ab8d00_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab7fc0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x653173ab8d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x653173ab8180, 4;
    %store/vec4 v0x653173ab7fc0_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x653173ab5080;
T_9 ;
    %wait E_0x653173ab5530;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x653173ab5790_0, 0, 32;
    %load/vec4 v0x653173ab56b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x653173ab5790_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x653173ab5790_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x653173ab5790_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x653173ab5790_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x653173ab55b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x653173ab5790_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x653173a39fd0;
T_10 ;
    %wait E_0x653173a3d6e0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %load/vec4 v0x653173a83f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x653173a7da80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x653173ab2840_0, 0, 4;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x653173ab2980;
T_11 ;
    %wait E_0x653173a3da60;
    %load/vec4 v0x653173ab2dd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x653173ab2c30_0;
    %assign/vec4 v0x653173ab2b30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x653173ab2d10_0;
    %assign/vec4 v0x653173ab2b30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x653173ab5e60;
T_12 ;
    %wait E_0x653173ab6070;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %load/vec4 v0x653173ab60e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x653173ab62c0_0;
    %load/vec4 v0x653173ab6390_0;
    %sub;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x653173ab62c0_0;
    %load/vec4 v0x653173ab6390_0;
    %add;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x653173ab62c0_0;
    %load/vec4 v0x653173ab6390_0;
    %and;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x653173ab62c0_0;
    %load/vec4 v0x653173ab6390_0;
    %or;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x653173ab62c0_0;
    %load/vec4 v0x653173ab6390_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x653173ab61f0_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %load/vec4 v0x653173ab61f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab6480_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x653173ab61f0_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab6480_0, 0, 1;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x653173ab6480_0, 0, 1;
T_12.10 ;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x653173ab9410;
T_13 ;
    %wait E_0x653173ab9640;
    %load/vec4 v0x653173ab96c0_0;
    %load/vec4 v0x653173ab97f0_0;
    %add;
    %store/vec4 v0x653173ab9900_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x653173ab8f50;
T_14 ;
    %wait E_0x653173ab9150;
    %load/vec4 v0x653173ab91d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x653173ab9330_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x653173ab9290_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x653173ab9290_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x653173ab2f10;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab4d00_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x653173ab4d00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x653173ab4d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x653173ab3840, 0, 4;
    %load/vec4 v0x653173ab4d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x653173ab4d00_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x653173ab2f10;
T_16 ;
    %wait E_0x653173a99e20;
    %vpi_func 5 22 "$test$plusargs" 32, "NO_MEM_DISPLAY" {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab4d00_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x653173ab4d00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %ix/getv/s 4, v0x653173ab4d00_0;
    %load/vec4a v0x653173ab3840, 4;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_16.4, 6;
    %vpi_call 5 25 "$display", "Memoria[%0d] = %0b", v0x653173ab4d00_0, &A<v0x653173ab3840, v0x653173ab4d00_0 > {0 0 0};
T_16.4 ;
    %load/vec4 v0x653173ab4d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x653173ab4d00_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x653173ab2f10;
T_17 ;
    %wait E_0x653173a27430;
    %load/vec4 v0x653173ab4110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x653173ab4de0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x653173ab3840, 4;
    %store/vec4 v0x653173ab44a0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x653173ab44a0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x653173ab2f10;
T_18 ;
    %wait E_0x653173a3e390;
    %load/vec4 v0x653173ab4ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x653173ab4660_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x653173ab4d00_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x653173ab4d00_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x653173ab4d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x653173ab3840, 0, 4;
    %load/vec4 v0x653173ab4d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x653173ab4d00_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x653173ab4300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x653173ab3760_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v0x653173ab4de0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x653173ab3840, 4;
    %store/vec4 v0x653173ab4580_0, 0, 32;
    %load/vec4 v0x653173ab4b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %jmp T_18.12;
T_18.8 ;
    %load/vec4 v0x653173ab4740_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653173ab4580_0, 4, 8;
    %jmp T_18.12;
T_18.9 ;
    %load/vec4 v0x653173ab4740_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653173ab4580_0, 4, 8;
    %jmp T_18.12;
T_18.10 ;
    %load/vec4 v0x653173ab4740_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653173ab4580_0, 4, 8;
    %jmp T_18.12;
T_18.11 ;
    %load/vec4 v0x653173ab4740_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x653173ab4580_0, 4, 8;
    %jmp T_18.12;
T_18.12 ;
    %pop/vec4 1;
    %load/vec4 v0x653173ab4580_0;
    %load/vec4 v0x653173ab4de0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x653173ab3840, 0, 4;
T_18.6 ;
T_18.4 ;
    %load/vec4 v0x653173ab4110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0x653173ab3760_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_18.15, 4;
    %load/vec4 v0x653173ab4b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x653173ab3660_0, 0, 8;
    %jmp T_18.22;
T_18.17 ;
    %load/vec4 v0x653173ab44a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x653173ab3660_0, 0, 8;
    %jmp T_18.22;
T_18.18 ;
    %load/vec4 v0x653173ab44a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x653173ab3660_0, 0, 8;
    %jmp T_18.22;
T_18.19 ;
    %load/vec4 v0x653173ab44a0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x653173ab3660_0, 0, 8;
    %jmp T_18.22;
T_18.20 ;
    %load/vec4 v0x653173ab44a0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x653173ab3660_0, 0, 8;
    %jmp T_18.22;
T_18.22 ;
    %pop/vec4 1;
    %load/vec4 v0x653173ab3660_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x653173ab3660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x653173ab4660_0, 0;
    %jmp T_18.16;
T_18.15 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x653173ab4660_0, 0;
T_18.16 ;
    %jmp T_18.14;
T_18.13 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x653173ab4660_0, 0;
T_18.14 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x653173aba6c0;
T_19 ;
    %wait E_0x653173aba940;
    %load/vec4 v0x653173abac70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x653173abaab0_0;
    %assign/vec4 v0x653173aba9a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x653173ababa0_0;
    %assign/vec4 v0x653173aba9a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x653173ab9a40;
T_20 ;
    %wait E_0x653173ab9c90;
    %load/vec4 v0x653173ab9fc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x653173ab9e00_0;
    %assign/vec4 v0x653173ab9cf0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x653173ab9ec0_0;
    %assign/vec4 v0x653173ab9cf0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "main.v";
    "./ALUc.v";
    "./Mux.v";
    "./Data_Mem.v";
    "./Imm.v";
    "./Instr_Mem.v";
    "./ALU.v";
    "./Controle.v";
    "./PC.v";
    "./Registradores.v";
    "./branch.v";
    "./somador.v";
