

================================================================
== Vivado HLS Report for 'linebuffer_Loop_1_pr'
================================================================
* Date:           Sun Mar 15 16:57:17 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      3.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   18|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         2|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      20|     27|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|      23|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      43|    117|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvar_flatten_next_fu_80_p2      |     +    |      0|  20|  10|           5|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|   0|   2|           1|           1|
    |start_write                       |    and   |      0|   0|   2|           1|           1|
    |exitcond_flatten_fu_74_p2         |   icmp   |      0|   0|   3|           5|           6|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|   0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0|  20|  27|          17|          16|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |in_axi_stream_V_last_V_blk_n   |   9|          2|    1|          2|
    |in_axi_stream_V_value_V_blk_n  |   9|          2|    1|          2|
    |in_stream_V_value_V_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_63          |   9|          2|    5|         10|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  90|         19|   12|         27|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |exitcond_flatten_reg_90  |  1|   0|    1|          0|
    |indvar_flatten_reg_63    |  5|   0|    5|          0|
    |real_start_status_reg    |  1|   0|    1|          0|
    |start_control_reg        |  1|   0|    1|          0|
    |start_once_reg           |  1|   0|    1|          0|
    |tmp_value_V_reg_99       |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   23|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|start_out                       | out |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|start_write                     | out |    1| ap_ctrl_hs |   linebuffer_Loop_1_pr  | return value |
|in_axi_stream_V_value_V         |  in |    8|    ap_hs   | in_axi_stream_V_value_V |    pointer   |
|in_axi_stream_V_value_V_ap_vld  |  in |    1|    ap_hs   | in_axi_stream_V_value_V |    pointer   |
|in_axi_stream_V_value_V_ap_ack  | out |    1|    ap_hs   | in_axi_stream_V_value_V |    pointer   |
|in_axi_stream_V_last_V          |  in |    1|    ap_hs   |  in_axi_stream_V_last_V |    pointer   |
|in_axi_stream_V_last_V_ap_vld   |  in |    1|    ap_hs   |  in_axi_stream_V_last_V |    pointer   |
|in_axi_stream_V_last_V_ap_ack   | out |    1|    ap_hs   |  in_axi_stream_V_last_V |    pointer   |
|in_stream_V_value_V_din         | out |    8|   ap_fifo  |   in_stream_V_value_V   |    pointer   |
|in_stream_V_value_V_full_n      |  in |    1|   ap_fifo  |   in_stream_V_value_V   |    pointer   |
|in_stream_V_value_V_write       | out |    1|   ap_fifo  |   in_stream_V_value_V   |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

