{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550004367701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550004367706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 12 15:46:07 2019 " "Processing started: Tue Feb 12 15:46:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550004367706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004367706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004367706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550004368415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550004368416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Project.v(133) " "Verilog HDL information at Project.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550004377184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 2 2 " "Found 2 design units, including 2 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550004377193 ""} { "Info" "ISGN_ENTITY_NAME" "2 SXT " "Found entity 2: SXT" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550004377193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004377193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550004377198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004377198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550004377202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004377202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_0002 " "Found entity 1: Pll_0002" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550004377206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004377206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_test.v 1 1 " "Found 1 design units, including 1 entities, in source file project_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project_test " "Found entity 1: Project_test" {  } { { "Project_test.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550004377211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004377211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550004377286 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Project.v(105) " "Verilog HDL warning at Project.v(105): object imem used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 105 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1550004377404 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_ID Project.v(169) " "Verilog HDL or VHDL warning at Project.v(169): object \"PC_ID\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377404 "|Project"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immval_ID Project.v(173) " "Verilog HDL warning at Project.v(173): object immval_ID used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 173 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wregno_ID Project.v(177) " "Verilog HDL or VHDL warning at Project.v(177): object \"wregno_ID\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_ID Project.v(181) " "Verilog HDL or VHDL warning at Project.v(181): object \"inst_ID\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_br_EX_w Project.v(260) " "Verilog HDL or VHDL warning at Project.v(260): object \"is_br_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jmp_EX_w Project.v(261) " "Verilog HDL or VHDL warning at Project.v(261): object \"is_jmp_EX_w\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_cond_EX Project.v(265) " "Verilog HDL or VHDL warning at Project.v(265): object \"br_cond_EX\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluout_EX_r Project.v(268) " "Verilog HDL or VHDL warning at Project.v(268): object \"aluout_EX_r\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_MEM Project.v(335) " "Verilog HDL or VHDL warning at Project.v(335): object \"inst_MEM\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550004377405 "|Project"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LEDR_out Project.v(422) " "Verilog HDL warning at Project.v(422): object LEDR_out used but never assigned" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 422 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1550004377561 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"inst_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluout_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"aluout_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wregno_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"wregno_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlsig_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"ctrlsig_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mispred_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"mispred_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcgood_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"pcgood_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regval2_EX Project.v(311) " "Verilog HDL Always Construct warning at Project.v(311): inferring latch(es) for variable \"regval2_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550004377601 "|Project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR_out 0 Project.v(422) " "Net \"LEDR_out\" at Project.v(422) has no driver or initial value, using a default initial value '0'" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 422 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1550004378008 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[0\] Project.v(311) " "Inferred latch for \"regval2_EX\[0\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378020 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[1\] Project.v(311) " "Inferred latch for \"regval2_EX\[1\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378020 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[2\] Project.v(311) " "Inferred latch for \"regval2_EX\[2\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[3\] Project.v(311) " "Inferred latch for \"regval2_EX\[3\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[4\] Project.v(311) " "Inferred latch for \"regval2_EX\[4\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[5\] Project.v(311) " "Inferred latch for \"regval2_EX\[5\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[6\] Project.v(311) " "Inferred latch for \"regval2_EX\[6\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[7\] Project.v(311) " "Inferred latch for \"regval2_EX\[7\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[8\] Project.v(311) " "Inferred latch for \"regval2_EX\[8\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[9\] Project.v(311) " "Inferred latch for \"regval2_EX\[9\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[10\] Project.v(311) " "Inferred latch for \"regval2_EX\[10\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[11\] Project.v(311) " "Inferred latch for \"regval2_EX\[11\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[12\] Project.v(311) " "Inferred latch for \"regval2_EX\[12\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[13\] Project.v(311) " "Inferred latch for \"regval2_EX\[13\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[14\] Project.v(311) " "Inferred latch for \"regval2_EX\[14\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[15\] Project.v(311) " "Inferred latch for \"regval2_EX\[15\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[16\] Project.v(311) " "Inferred latch for \"regval2_EX\[16\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[17\] Project.v(311) " "Inferred latch for \"regval2_EX\[17\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[18\] Project.v(311) " "Inferred latch for \"regval2_EX\[18\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[19\] Project.v(311) " "Inferred latch for \"regval2_EX\[19\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[20\] Project.v(311) " "Inferred latch for \"regval2_EX\[20\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[21\] Project.v(311) " "Inferred latch for \"regval2_EX\[21\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378021 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[22\] Project.v(311) " "Inferred latch for \"regval2_EX\[22\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regval2_EX\[23\] Project.v(311) " "Inferred latch for \"regval2_EX\[23\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[2\] Project.v(311) " "Inferred latch for \"pcgood_EX\[2\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[3\] Project.v(311) " "Inferred latch for \"pcgood_EX\[3\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[4\] Project.v(311) " "Inferred latch for \"pcgood_EX\[4\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[5\] Project.v(311) " "Inferred latch for \"pcgood_EX\[5\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[6\] Project.v(311) " "Inferred latch for \"pcgood_EX\[6\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[7\] Project.v(311) " "Inferred latch for \"pcgood_EX\[7\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[8\] Project.v(311) " "Inferred latch for \"pcgood_EX\[8\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[9\] Project.v(311) " "Inferred latch for \"pcgood_EX\[9\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[10\] Project.v(311) " "Inferred latch for \"pcgood_EX\[10\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[11\] Project.v(311) " "Inferred latch for \"pcgood_EX\[11\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[12\] Project.v(311) " "Inferred latch for \"pcgood_EX\[12\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[13\] Project.v(311) " "Inferred latch for \"pcgood_EX\[13\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[14\] Project.v(311) " "Inferred latch for \"pcgood_EX\[14\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[15\] Project.v(311) " "Inferred latch for \"pcgood_EX\[15\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[16\] Project.v(311) " "Inferred latch for \"pcgood_EX\[16\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[17\] Project.v(311) " "Inferred latch for \"pcgood_EX\[17\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[18\] Project.v(311) " "Inferred latch for \"pcgood_EX\[18\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[19\] Project.v(311) " "Inferred latch for \"pcgood_EX\[19\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[20\] Project.v(311) " "Inferred latch for \"pcgood_EX\[20\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[21\] Project.v(311) " "Inferred latch for \"pcgood_EX\[21\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[22\] Project.v(311) " "Inferred latch for \"pcgood_EX\[22\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378022 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[23\] Project.v(311) " "Inferred latch for \"pcgood_EX\[23\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[24\] Project.v(311) " "Inferred latch for \"pcgood_EX\[24\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[25\] Project.v(311) " "Inferred latch for \"pcgood_EX\[25\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[26\] Project.v(311) " "Inferred latch for \"pcgood_EX\[26\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[27\] Project.v(311) " "Inferred latch for \"pcgood_EX\[27\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[28\] Project.v(311) " "Inferred latch for \"pcgood_EX\[28\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[29\] Project.v(311) " "Inferred latch for \"pcgood_EX\[29\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[30\] Project.v(311) " "Inferred latch for \"pcgood_EX\[30\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcgood_EX\[31\] Project.v(311) " "Inferred latch for \"pcgood_EX\[31\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mispred_EX Project.v(311) " "Inferred latch for \"mispred_EX\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlsig_EX\[0\] Project.v(311) " "Inferred latch for \"ctrlsig_EX\[0\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlsig_EX\[1\] Project.v(311) " "Inferred latch for \"ctrlsig_EX\[1\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[0\] Project.v(311) " "Inferred latch for \"wregno_EX\[0\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[1\] Project.v(311) " "Inferred latch for \"wregno_EX\[1\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[2\] Project.v(311) " "Inferred latch for \"wregno_EX\[2\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wregno_EX\[3\] Project.v(311) " "Inferred latch for \"wregno_EX\[3\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[0\] Project.v(311) " "Inferred latch for \"aluout_EX\[0\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[1\] Project.v(311) " "Inferred latch for \"aluout_EX\[1\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[2\] Project.v(311) " "Inferred latch for \"aluout_EX\[2\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[3\] Project.v(311) " "Inferred latch for \"aluout_EX\[3\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[4\] Project.v(311) " "Inferred latch for \"aluout_EX\[4\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378023 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[5\] Project.v(311) " "Inferred latch for \"aluout_EX\[5\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[6\] Project.v(311) " "Inferred latch for \"aluout_EX\[6\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[7\] Project.v(311) " "Inferred latch for \"aluout_EX\[7\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[8\] Project.v(311) " "Inferred latch for \"aluout_EX\[8\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[9\] Project.v(311) " "Inferred latch for \"aluout_EX\[9\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[10\] Project.v(311) " "Inferred latch for \"aluout_EX\[10\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[11\] Project.v(311) " "Inferred latch for \"aluout_EX\[11\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[12\] Project.v(311) " "Inferred latch for \"aluout_EX\[12\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[13\] Project.v(311) " "Inferred latch for \"aluout_EX\[13\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[14\] Project.v(311) " "Inferred latch for \"aluout_EX\[14\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[15\] Project.v(311) " "Inferred latch for \"aluout_EX\[15\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[16\] Project.v(311) " "Inferred latch for \"aluout_EX\[16\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[17\] Project.v(311) " "Inferred latch for \"aluout_EX\[17\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[18\] Project.v(311) " "Inferred latch for \"aluout_EX\[18\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[19\] Project.v(311) " "Inferred latch for \"aluout_EX\[19\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[20\] Project.v(311) " "Inferred latch for \"aluout_EX\[20\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[21\] Project.v(311) " "Inferred latch for \"aluout_EX\[21\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[22\] Project.v(311) " "Inferred latch for \"aluout_EX\[22\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[23\] Project.v(311) " "Inferred latch for \"aluout_EX\[23\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[24\] Project.v(311) " "Inferred latch for \"aluout_EX\[24\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[25\] Project.v(311) " "Inferred latch for \"aluout_EX\[25\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[26\] Project.v(311) " "Inferred latch for \"aluout_EX\[26\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378024 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[27\] Project.v(311) " "Inferred latch for \"aluout_EX\[27\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378025 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[28\] Project.v(311) " "Inferred latch for \"aluout_EX\[28\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378025 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[29\] Project.v(311) " "Inferred latch for \"aluout_EX\[29\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378025 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[30\] Project.v(311) " "Inferred latch for \"aluout_EX\[30\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378025 "|Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluout_EX\[31\] Project.v(311) " "Inferred latch for \"aluout_EX\[31\]\" at Project.v(311)" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 311 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004378025 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:myPll " "Elaborating entity \"Pll\" for hierarchy \"Pll:myPll\"" {  } { { "Project.v" "myPll" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004378121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_0002 Pll:myPll\|Pll_0002:pll_inst " "Elaborating entity \"Pll_0002\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\"" {  } { { "Pll.v" "pll_inst" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004378130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "altera_pll_i" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004378202 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1550004378213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004378213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550004378214 ""}  } { { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550004378214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:mysxt " "Elaborating entity \"SXT\" for hierarchy \"SXT:mysxt\"" {  } { { "Project.v" "mysxt" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004378219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:ss5 " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:ss5\"" {  } { { "Project.v" "ss5" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004378230 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Pll/Pll_0002.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll/Pll_0002.v" 85 0 0 } } { "Pll.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Pll.v" 20 0 0 } } { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004378707 "|Project|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1550004378707 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1550004378707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1550004378873 "|Project|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1550004378873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg " "Generated suppressed messages file C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004379016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550004379260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550004379260 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/Jared/Documents/CS3220/cs3220_assgn3/Project.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1550004379419 "|Project|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1550004379419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550004379422 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550004379422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550004379422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550004379502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 12 15:46:19 2019 " "Processing ended: Tue Feb 12 15:46:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550004379502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550004379502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550004379502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550004379502 ""}
