\hypertarget{struct_____d_m_a___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____d_m_a___handle_type_def}\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}


DMA handle Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+dma.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
void $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}{Instance}}
\item 
\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}{Init}}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}{State}}
\item 
void $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}{Parent}}
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}{Xfer\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}{Xfer\+Half\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}{Xfer\+M1\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}{Xfer\+M1\+Half\+Cplt\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}{Xfer\+Error\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void($\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}{Xfer\+Abort\+Callback}} )(struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}{Stream\+Base\+Address}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}{Stream\+Index}}
\item 
\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}{DMAmux\+Channel}}
\item 
\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}{DMAmux\+Channel\+Status}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}{DMAmux\+Channel\+Status\+Mask}}
\item 
\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}{DMAmux\+Request\+Gen}}
\item 
\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}{DMAmux\+Request\+Gen\+Status}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}{DMAmux\+Request\+Gen\+Status\+Mask}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00137}{137}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}\label{struct_____d_m_a___handle_type_def_a63aa7a453f14433a93bfc300db7e8eeb}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DMAmuxChannel@{DMAmuxChannel}}
\index{DMAmuxChannel@{DMAmuxChannel}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAmuxChannel}{DMAmuxChannel}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}}$\ast$ DMAmux\+Channel}

DMAMUX Channel Base Address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00167}{167}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}\label{struct_____d_m_a___handle_type_def_a382fc8a5a3c3eb587b7c75ece3448c93}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DMAmuxChannelStatus@{DMAmuxChannelStatus}}
\index{DMAmuxChannelStatus@{DMAmuxChannelStatus}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAmuxChannelStatus}{DMAmuxChannelStatus}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}}$\ast$ DMAmux\+Channel\+Status}

DMAMUX Channels Status Base Address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00169}{169}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}\label{struct_____d_m_a___handle_type_def_aa96798fa1c9d4cb63d4f80835de42984}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DMAmuxChannelStatusMask@{DMAmuxChannelStatusMask}}
\index{DMAmuxChannelStatusMask@{DMAmuxChannelStatusMask}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAmuxChannelStatusMask}{DMAmuxChannelStatusMask}}
{\footnotesize\ttfamily uint32\+\_\+t DMAmux\+Channel\+Status\+Mask}

DMAMUX Channel Status Mask ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}\label{struct_____d_m_a___handle_type_def_a7a9b5a2cdc6c1f7adbba53d8e4d86b83}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DMAmuxRequestGen@{DMAmuxRequestGen}}
\index{DMAmuxRequestGen@{DMAmuxRequestGen}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAmuxRequestGen}{DMAmuxRequestGen}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}}$\ast$ DMAmux\+Request\+Gen}

DMAMUX request generator Base Address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00174}{174}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}\label{struct_____d_m_a___handle_type_def_ad3f4a59882ebacecb280c8569c9e9010}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DMAmuxRequestGenStatus@{DMAmuxRequestGenStatus}}
\index{DMAmuxRequestGenStatus@{DMAmuxRequestGenStatus}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAmuxRequestGenStatus}{DMAmuxRequestGenStatus}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}}$\ast$ DMAmux\+Request\+Gen\+Status}

DMAMUX request generator Status Address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}\label{struct_____d_m_a___handle_type_def_a38f76cde279730ad689ac03a85fffc02}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!DMAmuxRequestGenStatusMask@{DMAmuxRequestGenStatusMask}}
\index{DMAmuxRequestGenStatusMask@{DMAmuxRequestGenStatusMask}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAmuxRequestGenStatusMask}{DMAmuxRequestGenStatusMask}}
{\footnotesize\ttfamily uint32\+\_\+t DMAmux\+Request\+Gen\+Status\+Mask}

DMAMUX request generator Status mask ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00178}{178}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_____d_m_a___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

DMA Error code ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}\label{struct_____d_m_a___handle_type_def_a4352c7144ad5e1e4ab54a87d3be6eb62}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} Init}

DMA communication parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}\label{struct_____d_m_a___handle_type_def_a87e0ffa82129f6f1062cb521defa8724}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily void$\ast$ Instance}

Register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00139}{139}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_____d_m_a___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

DMA locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}\label{struct_____d_m_a___handle_type_def_a6ee5f2130887847bbc051932ea43b73d}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!Parent@{Parent}}
\index{Parent@{Parent}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Parent}{Parent}}
{\footnotesize\ttfamily void$\ast$ Parent}

Parent object state ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}\label{struct_____d_m_a___handle_type_def_a2263083d2bfa96222f3d7b8339c6faf8}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___d_m_a___exported___types_ga9c012af359987a240826f29073bbe463}{HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def}} State}

DMA transfer state ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}\label{struct_____d_m_a___handle_type_def_a053ff68722cdf5ac37aa305e04e2b1c8}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!StreamBaseAddress@{StreamBaseAddress}}
\index{StreamBaseAddress@{StreamBaseAddress}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{StreamBaseAddress}{StreamBaseAddress}}
{\footnotesize\ttfamily uint32\+\_\+t Stream\+Base\+Address}

DMA Stream Base Address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00163}{163}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}\label{struct_____d_m_a___handle_type_def_aa3ca4a9a3d300e05d7ff46613f43fd54}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!StreamIndex@{StreamIndex}}
\index{StreamIndex@{StreamIndex}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{StreamIndex}{StreamIndex}}
{\footnotesize\ttfamily uint32\+\_\+t Stream\+Index}

DMA Stream Index ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00165}{165}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}\label{struct_____d_m_a___handle_type_def_a6253dc8680e566bbc244228374dd647d}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferAbortCallback@{XferAbortCallback}}
\index{XferAbortCallback@{XferAbortCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferAbortCallback}{XferAbortCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Abort\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer Abort callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}\label{struct_____d_m_a___handle_type_def_a3d7716d1d7a5717f09525efd19334864}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferCpltCallback@{XferCpltCallback}}
\index{XferCpltCallback@{XferCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCpltCallback}{XferCpltCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer complete callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}\label{struct_____d_m_a___handle_type_def_a695c6fe664a7baf827e461652ebdb9e0}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferErrorCallback@{XferErrorCallback}}
\index{XferErrorCallback@{XferErrorCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferErrorCallback}{XferErrorCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Error\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer error callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00157}{157}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}\label{struct_____d_m_a___handle_type_def_aea6af14bab20d3f9a82f08df1abea01a}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferHalfCpltCallback@{XferHalfCpltCallback}}
\index{XferHalfCpltCallback@{XferHalfCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferHalfCpltCallback}{XferHalfCpltCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+Half\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA Half transfer complete callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00151}{151}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}\label{struct_____d_m_a___handle_type_def_a7055720d00fe66e27f3910087cb6524a}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferM1CpltCallback@{XferM1CpltCallback}}
\index{XferM1CpltCallback@{XferM1CpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferM1CpltCallback}{XferM1CpltCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+M1\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer complete Memory1 callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00153}{153}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.

\mbox{\Hypertarget{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}\label{struct_____d_m_a___handle_type_def_a5f01e4cd22742ea0ae056adc50b68ed3}} 
\index{\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}!XferM1HalfCpltCallback@{XferM1HalfCpltCallback}}
\index{XferM1HalfCpltCallback@{XferM1HalfCpltCallback}!\_\_DMA\_HandleTypeDef@{\_\_DMA\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferM1HalfCpltCallback}{XferM1HalfCpltCallback}}
{\footnotesize\ttfamily void($\ast$ Xfer\+M1\+Half\+Cplt\+Callback) (struct \mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)}

DMA transfer Half complete Memory1 callback ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32h7xx__hal__dma_8h_source}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__dma_8h}{stm32h7xx\+\_\+hal\+\_\+dma.\+h}}\end{DoxyCompactItemize}
