;redcode
;assert 1
	SPL -9, #-12
	MOV -1, <-26
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -12, @10
	MOV -9, <-20
	SUB -12, @10
	SUB 1, <-1
	SUB 1, <-1
	SUB -12, @10
	ADD @-127, 100
	SUB -12, @10
	JMZ 3, 60
	SUB -12, @10
	SUB 601, <-1
	SUB -7, <-122
	SUB @109, 40
	MOV 121, 0
	MOV 121, 0
	SPL -9, @-12
	JMP 1, @-1
	SUB 1, <-1
	JMP 1, @-1
	SUB #0, -13
	SUB -12, @10
	SLT 121, 0
	SLT 121, 0
	SUB @3, 4
	SUB #12, @100
	DJN @100, 10
	SUB @3, 4
	SUB -12, @10
	SUB -12, @10
	SUB -12, @10
	SPL 901, 30
	SPL 901, 30
	SUB #121, 100
	SUB #121, 100
	JMZ 83, 60
	JMP @12, #100
	SUB -7, <-122
	SUB -7, <-122
	JMP @12, #100
	SPL 0, <-742
	MOV -1, <-26
	SPL 0, <-742
