//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Mon Nov 11 20:26:41 2024

//Source file index table:
//file0 "\/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v"
//file1 "\/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v"
`timescale 100 ps/100 ps
module InstructionCache (
  main_clkout0,
  iBus_cmd_ready,
  n30131_5,
  IBusCachedPlugin_iBusRsp_stages_2_input_ready,
  _zz_iBus_rsp_valid,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1,
  n19436_7,
  _zz__zz_decode_IS_RS2_SIGNED_31_0_6,
  n19032_6,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid,
  when_IBusCachedPlugin_l256_11,
  IBusCachedPlugin_fetchPc_pc,
  iBusWishbone_DAT_MISO_regNext,
  IBusCachedPlugin_fetchPc_pcReg,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload,
  lineLoader_cmdSent,
  _zz_when_InstructionCache_l342,
  decodeStage_hit_valid,
  lineLoader_write_tag_0_valid_5,
  lineLoader_flushPending_9,
  lineLoader_valid,
  lineLoader_flushPending,
  lineLoader_address,
  IBusCachedPlugin_cache_io_cpu_decode_data,
  lineLoader_flushCounter,
  IBusCachedPlugin_cache_io_cpu_fetch_data
)
;
input main_clkout0;
input iBus_cmd_ready;
input n30131_5;
input IBusCachedPlugin_iBusRsp_stages_2_input_ready;
input _zz_iBus_rsp_valid;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
input n19436_7;
input _zz__zz_decode_IS_RS2_SIGNED_31_0_6;
input n19032_6;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
input when_IBusCachedPlugin_l256_11;
input [11:2] IBusCachedPlugin_fetchPc_pc;
input [31:0] iBusWishbone_DAT_MISO_regNext;
input [31:12] IBusCachedPlugin_fetchPc_pcReg;
input [31:5] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
output lineLoader_cmdSent;
output _zz_when_InstructionCache_l342;
output decodeStage_hit_valid;
output lineLoader_write_tag_0_valid_5;
output lineLoader_flushPending_9;
output lineLoader_valid;
output lineLoader_flushPending;
output [31:5] lineLoader_address;
output [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
output [7:7] lineLoader_flushCounter;
output [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire when_InstructionCache_l351;
wire lineLoader_write_tag_0_valid;
wire n702_3;
wire n703_3;
wire n704_4;
wire n1144_3;
wire n747_5;
wire n746_5;
wire n745_5;
wire n744_5;
wire n743_5;
wire n742_5;
wire n741_5;
wire n740_5;
wire n739_5;
wire n738_5;
wire n737_5;
wire n736_5;
wire n735_5;
wire n734_5;
wire n733_5;
wire n732_5;
wire n731_5;
wire n730_5;
wire n729_5;
wire n728_5;
wire n727_5;
wire n726_5;
wire n725_5;
wire n724_5;
wire n723_5;
wire n722_5;
wire n721_5;
wire n761_8;
wire n693_11;
wire n693_13;
wire fetchStage_hit_hits_0;
wire n760_1;
wire n760_2;
wire n759_1;
wire n759_2;
wire n758_1;
wire n758_2;
wire n757_1;
wire n757_2;
wire n756_1;
wire n756_2;
wire n755_1;
wire n755_2;
wire n754_1;
wire n754_0_COUT;
wire n457_1_SUM;
wire n457_3;
wire n458_1_SUM;
wire n458_3;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n465_1_SUM;
wire n465_3;
wire n466_1_SUM;
wire n466_3;
wire n467_1_SUM;
wire n467_3;
wire n468_1_SUM;
wire n468_3;
wire n469_1_SUM;
wire n469_3;
wire n470_1_SUM;
wire n470_3;
wire n471_1_SUM;
wire n471_3;
wire n472_1_SUM;
wire n472_3;
wire n473_1_SUM;
wire n473_3;
wire n474_1_SUM;
wire n474_3;
wire n475_1_SUM;
wire n475_3;
wire lineLoader_flushCounter_6_9;
wire [6:0] lineLoader_write_tag_0_payload_address;
wire [2:0] lineLoader_wordIndex;
wire [6:0] lineLoader_flushCounter_0;
wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_data_0;
wire [21:0] _zz_ways_0_tags_port1;
wire [31:16] DO;
wire [31:16] DO_0;
wire [31:21] DO_1;
wire VCC;
wire GND;
  LUT3 when_InstructionCache_l351_s0 (
    .F(when_InstructionCache_l351),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I1(lineLoader_valid),
    .I2(lineLoader_flushPending) 
);
defparam when_InstructionCache_l351_s0.INIT=8'h10;
  LUT2 lineLoader_write_tag_0_valid_s1 (
    .F(lineLoader_write_tag_0_valid),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_valid_s1.INIT=4'hB;
  LUT3 lineLoader_write_tag_0_payload_address_6_s2 (
    .F(lineLoader_write_tag_0_payload_address[6]),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(lineLoader_address[11]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_6_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_5_s2 (
    .F(lineLoader_write_tag_0_payload_address[5]),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(lineLoader_address[10]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_5_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_4_s2 (
    .F(lineLoader_write_tag_0_payload_address[4]),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(lineLoader_address[9]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_4_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_3_s2 (
    .F(lineLoader_write_tag_0_payload_address[3]),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(lineLoader_address[8]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_3_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_2_s2 (
    .F(lineLoader_write_tag_0_payload_address[2]),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(lineLoader_address[7]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_2_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_1_s2 (
    .F(lineLoader_write_tag_0_payload_address[1]),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_address[6]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_1_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_0_s2 (
    .F(lineLoader_write_tag_0_payload_address[0]),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_address[5]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_0_s2.INIT=8'hCA;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(_zz_iBus_rsp_valid),
    .I3(lineLoader_wordIndex[2]) 
);
defparam n702_s0.INIT=16'h7F80;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid),
    .I2(lineLoader_wordIndex[1]) 
);
defparam n703_s0.INIT=8'h78;
  LUT2 n704_s1 (
    .F(n704_4),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid) 
);
defparam n704_s1.INIT=4'h6;
  LUT2 n1144_s0 (
    .F(n1144_3),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(n19436_7) 
);
defparam n1144_s0.INIT=4'hB;
  LUT4 lineLoader_write_tag_0_valid_s2 (
    .F(lineLoader_write_tag_0_valid_5),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(lineLoader_wordIndex[2]),
    .I3(_zz_iBus_rsp_valid) 
);
defparam lineLoader_write_tag_0_valid_s2.INIT=16'h8000;
  LUT4 lineLoader_flushPending_s4 (
    .F(lineLoader_flushPending_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_31_0_6),
    .I3(n19032_6) 
);
defparam lineLoader_flushPending_s4.INIT=16'h4000;
  LUT4 n747_s1 (
    .F(n747_5),
    .I0(lineLoader_address[5]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n747_s1.INIT=16'hACAA;
  LUT4 n746_s1 (
    .F(n746_5),
    .I0(lineLoader_address[6]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n746_s1.INIT=16'hACAA;
  LUT4 n745_s1 (
    .F(n745_5),
    .I0(lineLoader_address[7]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n745_s1.INIT=16'hACAA;
  LUT4 n744_s1 (
    .F(n744_5),
    .I0(lineLoader_address[8]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n744_s1.INIT=16'hACAA;
  LUT4 n743_s1 (
    .F(n743_5),
    .I0(lineLoader_address[9]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n743_s1.INIT=16'hACAA;
  LUT4 n742_s1 (
    .F(n742_5),
    .I0(lineLoader_address[10]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n742_s1.INIT=16'hACAA;
  LUT4 n741_s1 (
    .F(n741_5),
    .I0(lineLoader_address[11]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n741_s1.INIT=16'hACAA;
  LUT4 n740_s1 (
    .F(n740_5),
    .I0(lineLoader_address[12]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n740_s1.INIT=16'hACAA;
  LUT4 n739_s1 (
    .F(n739_5),
    .I0(lineLoader_address[13]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n739_s1.INIT=16'hACAA;
  LUT4 n738_s1 (
    .F(n738_5),
    .I0(lineLoader_address[14]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n738_s1.INIT=16'hACAA;
  LUT4 n737_s1 (
    .F(n737_5),
    .I0(lineLoader_address[15]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n737_s1.INIT=16'hACAA;
  LUT4 n736_s1 (
    .F(n736_5),
    .I0(lineLoader_address[16]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n736_s1.INIT=16'hACAA;
  LUT4 n735_s1 (
    .F(n735_5),
    .I0(lineLoader_address[17]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n735_s1.INIT=16'hACAA;
  LUT4 n734_s1 (
    .F(n734_5),
    .I0(lineLoader_address[18]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n734_s1.INIT=16'hACAA;
  LUT4 n733_s1 (
    .F(n733_5),
    .I0(lineLoader_address[19]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n733_s1.INIT=16'hACAA;
  LUT4 n732_s1 (
    .F(n732_5),
    .I0(lineLoader_address[20]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n732_s1.INIT=16'hACAA;
  LUT4 n731_s1 (
    .F(n731_5),
    .I0(lineLoader_address[21]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n731_s1.INIT=16'hACAA;
  LUT4 n730_s1 (
    .F(n730_5),
    .I0(lineLoader_address[22]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n730_s1.INIT=16'hACAA;
  LUT4 n729_s1 (
    .F(n729_5),
    .I0(lineLoader_address[23]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n729_s1.INIT=16'hACAA;
  LUT4 n728_s1 (
    .F(n728_5),
    .I0(lineLoader_address[24]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n728_s1.INIT=16'hACAA;
  LUT4 n727_s1 (
    .F(n727_5),
    .I0(lineLoader_address[25]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n727_s1.INIT=16'hACAA;
  LUT4 n726_s1 (
    .F(n726_5),
    .I0(lineLoader_address[26]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n726_s1.INIT=16'hACAA;
  LUT4 n725_s1 (
    .F(n725_5),
    .I0(lineLoader_address[27]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n725_s1.INIT=16'hACAA;
  LUT4 n724_s1 (
    .F(n724_5),
    .I0(lineLoader_address[28]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n724_s1.INIT=16'hACAA;
  LUT4 n723_s1 (
    .F(n723_5),
    .I0(lineLoader_address[29]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n723_s1.INIT=16'hACAA;
  LUT4 n722_s1 (
    .F(n722_5),
    .I0(lineLoader_address[30]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n722_s1.INIT=16'hACAA;
  LUT4 n721_s1 (
    .F(n721_5),
    .I0(lineLoader_address[31]),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n721_s1.INIT=16'hACAA;
  LUT2 n761_s3 (
    .F(n761_8),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_flushCounter[7]) 
);
defparam n761_s3.INIT=4'h9;
  LUT3 n693_s5 (
    .F(n693_11),
    .I0(n693_13),
    .I1(lineLoader_flushPending),
    .I2(lineLoader_flushPending_9) 
);
defparam n693_s5.INIT=8'hA8;
  LUT3 n693_s6 (
    .F(n693_13),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1) 
);
defparam n693_s6.INIT=8'hFB;
  LUT4 fetchStage_hit_hits_0_s1 (
    .F(fetchStage_hit_hits_0),
    .I0(_zz_ways_0_tags_port1[21]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I2(n475_3),
    .I3(_zz_ways_0_tags_port1[0]) 
);
defparam fetchStage_hit_hits_0_s1.INIT=16'h0900;
  DFFRE lineLoader_cmdSent_s0 (
    .Q(lineLoader_cmdSent),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1144_3),
    .CE(iBus_cmd_ready) 
);
  DFFRE lineLoader_wordIndex_2_s1 (
    .Q(lineLoader_wordIndex[2]),
    .D(n702_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE lineLoader_wordIndex_1_s1 (
    .Q(lineLoader_wordIndex[1]),
    .D(n703_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE lineLoader_wordIndex_0_s1 (
    .Q(lineLoader_wordIndex[0]),
    .D(n704_4),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE lineLoader_address_31_s1 (
    .Q(lineLoader_address[31]),
    .D(n721_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_30_s1 (
    .Q(lineLoader_address[30]),
    .D(n722_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_29_s1 (
    .Q(lineLoader_address[29]),
    .D(n723_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_28_s1 (
    .Q(lineLoader_address[28]),
    .D(n724_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_27_s1 (
    .Q(lineLoader_address[27]),
    .D(n725_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_26_s1 (
    .Q(lineLoader_address[26]),
    .D(n726_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_25_s1 (
    .Q(lineLoader_address[25]),
    .D(n727_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_24_s1 (
    .Q(lineLoader_address[24]),
    .D(n728_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_23_s1 (
    .Q(lineLoader_address[23]),
    .D(n729_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_22_s1 (
    .Q(lineLoader_address[22]),
    .D(n730_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_21_s1 (
    .Q(lineLoader_address[21]),
    .D(n731_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_20_s1 (
    .Q(lineLoader_address[20]),
    .D(n732_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_19_s1 (
    .Q(lineLoader_address[19]),
    .D(n733_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_18_s1 (
    .Q(lineLoader_address[18]),
    .D(n734_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_17_s1 (
    .Q(lineLoader_address[17]),
    .D(n735_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_16_s1 (
    .Q(lineLoader_address[16]),
    .D(n736_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_15_s1 (
    .Q(lineLoader_address[15]),
    .D(n737_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_14_s1 (
    .Q(lineLoader_address[14]),
    .D(n738_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_13_s1 (
    .Q(lineLoader_address[13]),
    .D(n739_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_12_s1 (
    .Q(lineLoader_address[12]),
    .D(n740_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_11_s1 (
    .Q(lineLoader_address[11]),
    .D(n741_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_10_s1 (
    .Q(lineLoader_address[10]),
    .D(n742_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_9_s1 (
    .Q(lineLoader_address[9]),
    .D(n743_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_8_s1 (
    .Q(lineLoader_address[8]),
    .D(n744_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_7_s1 (
    .Q(lineLoader_address[7]),
    .D(n745_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_6_s1 (
    .Q(lineLoader_address[6]),
    .D(n746_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_address_5_s1 (
    .Q(lineLoader_address[5]),
    .D(n747_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE lineLoader_flushCounter_6_s0 (
    .Q(lineLoader_flushCounter_0[6]),
    .D(n755_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_5_s0 (
    .Q(lineLoader_flushCounter_0[5]),
    .D(n756_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_4_s0 (
    .Q(lineLoader_flushCounter_0[4]),
    .D(n757_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_3_s0 (
    .Q(lineLoader_flushCounter_0[3]),
    .D(n758_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_2_s0 (
    .Q(lineLoader_flushCounter_0[2]),
    .D(n759_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE lineLoader_flushCounter_1_s0 (
    .Q(lineLoader_flushCounter_0[1]),
    .D(n760_1),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(lineLoader_flushCounter_6_9) 
);
  DFFRE _zz_when_InstructionCache_l342_s0 (
    .Q(_zz_when_InstructionCache_l342),
    .D(lineLoader_flushCounter[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_31_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_30_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_29_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_28_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_27_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_26_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_25_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_24_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_23_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_22_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_21_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_20_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_19_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_18_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_17_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_16_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_15_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_14_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_13_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_12_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_11_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_10_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_9_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_8_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_7_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_6_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_5_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_4_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_3_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_2_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_1_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE io_cpu_fetch_data_regNextWhen_0_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE decodeStage_hit_valid_s0 (
    .Q(decodeStage_hit_valid),
    .D(fetchStage_hit_hits_0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE lineLoader_flushCounter_7_s1 (
    .Q(lineLoader_flushCounter[7]),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(n754_1) 
);
defparam lineLoader_flushCounter_7_s1.INIT=1'b0;
  DFFRE lineLoader_flushCounter_0_s2 (
    .Q(lineLoader_flushCounter_0[0]),
    .D(n761_8),
    .CLK(main_clkout0),
    .RESET(when_InstructionCache_l351),
    .CE(VCC) 
);
defparam lineLoader_flushCounter_0_s2.INIT=1'b0;
  DFFRE lineLoader_valid_s5 (
    .Q(lineLoader_valid),
    .D(when_IBusCachedPlugin_l256_11),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
defparam lineLoader_valid_s5.INIT=1'b0;
  DFFSE lineLoader_flushPending_s6 (
    .Q(lineLoader_flushPending),
    .D(n693_11),
    .CLK(main_clkout0),
    .SET(n30131_5),
    .CE(VCC) 
);
defparam lineLoader_flushPending_s6.INIT=1'b1;
  SDPB banks_0_banks_0_0_0_s (
    .DO({DO[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data[15],IBusCachedPlugin_cache_io_cpu_fetch_data_0[14:0]}),
    .CLKA(main_clkout0),
    .CEA(_zz_iBus_rsp_valid),
    .CLKB(main_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_0_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_0_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_0_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB banks_0_banks_0_0_1_s (
    .DO({DO_0[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data_0[31:25],IBusCachedPlugin_cache_io_cpu_fetch_data[24:16]}),
    .CLKA(main_clkout0),
    .CEA(_zz_iBus_rsp_valid),
    .CLKB(main_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[31:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_1_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_1_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_1_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_1_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_1[31:21],_zz_ways_0_tags_port1[21:2],_zz_ways_0_tags_port1[0]}),
    .CLKA(main_clkout0),
    .CEA(lineLoader_write_tag_0_valid),
    .CLKB(main_clkout0),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,lineLoader_write_tag_0_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,IBusCachedPlugin_fetchPc_pc[11:5],GND,GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,lineLoader_address[31:12],lineLoader_flushCounter[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n760_s (
    .SUM(n760_1),
    .COUT(n760_2),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_flushCounter_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n760_s.ALU_MODE=0;
  ALU n759_s (
    .SUM(n759_1),
    .COUT(n759_2),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n760_2) 
);
defparam n759_s.ALU_MODE=0;
  ALU n758_s (
    .SUM(n758_1),
    .COUT(n758_2),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n759_2) 
);
defparam n758_s.ALU_MODE=0;
  ALU n757_s (
    .SUM(n757_1),
    .COUT(n757_2),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n758_2) 
);
defparam n757_s.ALU_MODE=0;
  ALU n756_s (
    .SUM(n756_1),
    .COUT(n756_2),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n757_2) 
);
defparam n756_s.ALU_MODE=0;
  ALU n755_s (
    .SUM(n755_1),
    .COUT(n755_2),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n756_2) 
);
defparam n755_s.ALU_MODE=0;
  ALU n754_s (
    .SUM(n754_1),
    .COUT(n754_0_COUT),
    .I0(lineLoader_flushCounter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n755_2) 
);
defparam n754_s.ALU_MODE=0;
  ALU n457_s0 (
    .SUM(n457_1_SUM),
    .COUT(n457_3),
    .I0(_zz_ways_0_tags_port1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n457_s0.ALU_MODE=3;
  ALU n458_s0 (
    .SUM(n458_1_SUM),
    .COUT(n458_3),
    .I0(_zz_ways_0_tags_port1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n457_3) 
);
defparam n458_s0.ALU_MODE=3;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(_zz_ways_0_tags_port1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n458_3) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(_zz_ways_0_tags_port1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(_zz_ways_0_tags_port1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(_zz_ways_0_tags_port1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(_zz_ways_0_tags_port1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(_zz_ways_0_tags_port1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n465_s0 (
    .SUM(n465_1_SUM),
    .COUT(n465_3),
    .I0(_zz_ways_0_tags_port1[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n465_s0.ALU_MODE=3;
  ALU n466_s0 (
    .SUM(n466_1_SUM),
    .COUT(n466_3),
    .I0(_zz_ways_0_tags_port1[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n466_s0.ALU_MODE=3;
  ALU n467_s0 (
    .SUM(n467_1_SUM),
    .COUT(n467_3),
    .I0(_zz_ways_0_tags_port1[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n467_s0.ALU_MODE=3;
  ALU n468_s0 (
    .SUM(n468_1_SUM),
    .COUT(n468_3),
    .I0(_zz_ways_0_tags_port1[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n468_s0.ALU_MODE=3;
  ALU n469_s0 (
    .SUM(n469_1_SUM),
    .COUT(n469_3),
    .I0(_zz_ways_0_tags_port1[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n469_s0.ALU_MODE=3;
  ALU n470_s0 (
    .SUM(n470_1_SUM),
    .COUT(n470_3),
    .I0(_zz_ways_0_tags_port1[15]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n470_s0.ALU_MODE=3;
  ALU n471_s0 (
    .SUM(n471_1_SUM),
    .COUT(n471_3),
    .I0(_zz_ways_0_tags_port1[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n471_s0.ALU_MODE=3;
  ALU n472_s0 (
    .SUM(n472_1_SUM),
    .COUT(n472_3),
    .I0(_zz_ways_0_tags_port1[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n472_s0.ALU_MODE=3;
  ALU n473_s0 (
    .SUM(n473_1_SUM),
    .COUT(n473_3),
    .I0(_zz_ways_0_tags_port1[18]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n473_s0.ALU_MODE=3;
  ALU n474_s0 (
    .SUM(n474_1_SUM),
    .COUT(n474_3),
    .I0(_zz_ways_0_tags_port1[19]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n474_s0.ALU_MODE=3;
  ALU n475_s0 (
    .SUM(n475_1_SUM),
    .COUT(n475_3),
    .I0(_zz_ways_0_tags_port1[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n474_3) 
);
defparam n475_s0.ALU_MODE=3;
  INV lineLoader_flushCounter_6_s4 (
    .O(lineLoader_flushCounter_6_9),
    .I(lineLoader_flushCounter[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* InstructionCache */
module DataCache (
  main_clkout0,
  n20645_6,
  execute_to_memory_MEMORY_WR,
  memory_to_writeBack_INSTRUCTION_29_10,
  n30131_5,
  execute_arbitration_isValid,
  decode_to_execute_MEMORY_ENABLE,
  toplevel_dataCache_1_io_mem_cmd_rValidN,
  n19436_7,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6,
  _zz_execute_SRC1_0_10,
  decode_to_execute_SRC2_FORCE_ZERO,
  DBusCachedPlugin_exceptionBus_valid_8,
  _zz_dBus_rsp_valid,
  decode_to_execute_MEMORY_MANAGMENT,
  _zz_execute_SRC1_1_9,
  writeBack_arbitration_isValid,
  memory_to_writeBack_MEMORY_ENABLE,
  execute_to_memory_MEMORY_ENABLE,
  memory_arbitration_isValid,
  execute_to_memory_INSTRUCTION,
  execute_to_memory_REGFILE_WRITE_DATA,
  execute_SrcPlugin_addSub,
  execute_RS1,
  decode_to_execute_INSTRUCTION_12,
  decode_to_execute_INSTRUCTION_13,
  decode_to_execute_INSTRUCTION_15,
  decode_to_execute_INSTRUCTION_16,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_19,
  _zz_execute_SrcPlugin_addSub,
  dBusWishbone_DAT_MISO_regNext,
  dataCache_1_io_mem_cmd_payload_data,
  stageB_request_wr,
  stageB_unaligned,
  dataCache_1_io_cpu_execute_refilling,
  stageB_flusher_waitDone,
  n1546_5,
  io_mem_cmd_payload_address_4_5,
  n1248_5,
  stage0_mask_3_3,
  io_mem_cmd_payload_size_2_6,
  dataCache_1_io_mem_cmd_valid,
  io_mem_cmd_payload_size_2_8,
  stageB_request_size,
  dataCache_1_io_mem_cmd_payload_address,
  stageB_mmuRsp_physicalAddress,
  stageB_waysHitsBeforeInvalidate,
  dataCache_1_io_mem_cmd_payload_mask,
  stageB_flusher_counter,
  stageB_dataReadRsp_0
)
;
input main_clkout0;
input n20645_6;
input execute_to_memory_MEMORY_WR;
input memory_to_writeBack_INSTRUCTION_29_10;
input n30131_5;
input execute_arbitration_isValid;
input decode_to_execute_MEMORY_ENABLE;
input toplevel_dataCache_1_io_mem_cmd_rValidN;
input n19436_7;
input toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
input _zz_execute_SRC1_0_10;
input decode_to_execute_SRC2_FORCE_ZERO;
input DBusCachedPlugin_exceptionBus_valid_8;
input _zz_dBus_rsp_valid;
input decode_to_execute_MEMORY_MANAGMENT;
input _zz_execute_SRC1_1_9;
input writeBack_arbitration_isValid;
input memory_to_writeBack_MEMORY_ENABLE;
input execute_to_memory_MEMORY_ENABLE;
input memory_arbitration_isValid;
input [13:12] execute_to_memory_INSTRUCTION;
input [31:0] execute_to_memory_REGFILE_WRITE_DATA;
input [11:2] execute_SrcPlugin_addSub;
input [11:5] execute_RS1;
input decode_to_execute_INSTRUCTION_12;
input decode_to_execute_INSTRUCTION_13;
input decode_to_execute_INSTRUCTION_15;
input decode_to_execute_INSTRUCTION_16;
input decode_to_execute_INSTRUCTION_17;
input decode_to_execute_INSTRUCTION_18;
input decode_to_execute_INSTRUCTION_19;
input [1:0] _zz_execute_SrcPlugin_addSub;
input [31:0] dBusWishbone_DAT_MISO_regNext;
input [31:0] dataCache_1_io_mem_cmd_payload_data;
output stageB_request_wr;
output stageB_unaligned;
output dataCache_1_io_cpu_execute_refilling;
output stageB_flusher_waitDone;
output n1546_5;
output io_mem_cmd_payload_address_4_5;
output n1248_5;
output stage0_mask_3_3;
output io_mem_cmd_payload_size_2_6;
output dataCache_1_io_mem_cmd_valid;
output io_mem_cmd_payload_size_2_8;
output [1:0] stageB_request_size;
output [31:5] dataCache_1_io_mem_cmd_payload_address;
output [4:2] stageB_mmuRsp_physicalAddress;
output [0:0] stageB_waysHitsBeforeInvalidate;
output [3:0] dataCache_1_io_mem_cmd_payload_mask;
output [7:7] stageB_flusher_counter;
output [31:0] stageB_dataReadRsp_0;
wire when_DataCache_l667;
wire io_mem_cmd_fire;
wire when_DataCache_l829;
wire loader_counter_willOverflow;
wire n1230_3;
wire n1231_3;
wire n1232_3;
wire n1233_3;
wire n1234_3;
wire n1235_3;
wire n1236_3;
wire n1248_4;
wire n1571_3;
wire n1572_3;
wire n1052_5;
wire n1277_4;
wire stageB_flusher_waitDone_8;
wire stageB_flusher_counter_6_8;
wire n4_6;
wire n1220_5;
wire tagsWriteCmd_valid;
wire n3_7;
wire n919_4;
wire dataWriteCmd_payload_address_2_12;
wire stage0_dataColisions_0_4;
wire stage0_dataColisions_0_6;
wire stageA_dataColisions_0_4;
wire n1230_4;
wire n1230_5;
wire n1231_4;
wire n1232_4;
wire n1233_4;
wire n1234_4;
wire n1235_4;
wire n1248_6;
wire dataCache_1_io_mem_cmd_valid_4;
wire n1220_6;
wire stage0_dataColisions_0_7;
wire stage0_dataColisions_0_8;
wire stageA_dataColisions_0_5;
wire n1230_6;
wire n1230_7;
wire n1248_7;
wire n1248_8;
wire n1248_9;
wire stageA_dataColisions_0_6;
wire \o[1]_8 ;
wire stageB_loaderValid;
wire stageA_dataColisions_0_9;
wire stage0_dataColisions_0_11;
wire stage0_dataColisions_0_13;
wire n920_6;
wire n921_6;
wire ways_0_data_symbol0_7;
wire ways_0_data_symbol1_7;
wire ways_0_data_symbol2_7;
wire ways_0_data_symbol3_7;
wire loader_valid_regNext;
wire memCmdSent;
wire stageB_flusher_start;
wire n490_1_SUM;
wire n490_3;
wire n491_1_SUM;
wire n491_3;
wire n492_1_SUM;
wire n492_3;
wire n493_1_SUM;
wire n493_3;
wire n494_1_SUM;
wire n494_3;
wire n495_1_SUM;
wire n495_3;
wire n496_1_SUM;
wire n496_3;
wire n497_1_SUM;
wire n497_3;
wire n498_1_SUM;
wire n498_3;
wire n499_1_SUM;
wire n499_3;
wire n515_1_SUM;
wire n515_3;
wire n516_1_SUM;
wire n516_3;
wire n517_1_SUM;
wire n517_3;
wire n518_1_SUM;
wire n518_3;
wire n519_1_SUM;
wire n519_3;
wire n520_1_SUM;
wire n520_3;
wire n521_1_SUM;
wire n521_3;
wire n522_1_SUM;
wire n522_3;
wire n523_1_SUM;
wire n523_3;
wire n524_1_SUM;
wire n524_3;
wire n525_1_SUM;
wire n525_3;
wire n526_1_SUM;
wire n526_3;
wire n527_1_SUM;
wire n527_3;
wire n528_1_SUM;
wire n528_3;
wire n529_1_SUM;
wire n529_3;
wire n530_1_SUM;
wire n530_3;
wire n531_1_SUM;
wire n531_3;
wire n532_1_SUM;
wire n532_3;
wire n533_1_SUM;
wire n533_3;
wire n540_1_SUM;
wire n540_3;
wire n541_1_SUM;
wire n541_3;
wire n542_1_SUM;
wire n542_3;
wire n543_1_SUM;
wire n543_3;
wire n544_1_SUM;
wire n544_3;
wire n545_1_SUM;
wire n545_3;
wire n546_1_SUM;
wire n546_3;
wire n547_1_SUM;
wire n547_3;
wire n548_1_SUM;
wire n548_3;
wire n549_1_SUM;
wire n549_3;
wire [6:0] tagsWriteCmd_payload_address;
wire [0:0] stage0_dataColisions;
wire [0:0] stageA_dataColisions;
wire [3:2] stage0_mask;
wire [31:0] dataWriteCmd_payload_data;
wire [2:0] dataWriteCmd_payload_address;
wire [0:0] stageA_wayHits;
wire [3:0] stageA_mask;
wire [0:0] stage0_dataColisions_regNextWhen;
wire [0:0] stageB_dataColisions;
wire [2:0] loader_counter_value;
wire [6:0] stageB_flusher_counter_0;
wire [21:0] _zz_ways_0_tags_port0;
wire [31:8] DO;
wire [31:8] DO_0;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire [31:21] DO_3;
wire VCC;
wire GND;
  LUT3 tagsWriteCmd_payload_address_6_s2 (
    .F(tagsWriteCmd_payload_address[6]),
    .I0(stageB_flusher_counter_0[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_6_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_5_s2 (
    .F(tagsWriteCmd_payload_address[5]),
    .I0(stageB_flusher_counter_0[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_5_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_4_s2 (
    .F(tagsWriteCmd_payload_address[4]),
    .I0(stageB_flusher_counter_0[4]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_4_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_3_s2 (
    .F(tagsWriteCmd_payload_address[3]),
    .I0(stageB_flusher_counter_0[3]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_3_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_2_s2 (
    .F(tagsWriteCmd_payload_address[2]),
    .I0(stageB_flusher_counter_0[2]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_2_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_1_s2 (
    .F(tagsWriteCmd_payload_address[1]),
    .I0(stageB_flusher_counter_0[1]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_1_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_0_s2 (
    .F(tagsWriteCmd_payload_address[0]),
    .I0(stageB_flusher_counter_0[0]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_0_s2.INIT=8'hCA;
  LUT3 when_DataCache_l667_s1 (
    .F(when_DataCache_l667),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_MEMORY_ENABLE),
    .I2(n20645_6) 
);
defparam when_DataCache_l667_s1.INIT=8'h80;
  LUT2 io_mem_cmd_fire_s0 (
    .F(io_mem_cmd_fire),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(dataCache_1_io_mem_cmd_valid) 
);
defparam io_mem_cmd_fire_s0.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s0 (
    .F(stage0_dataColisions[0]),
    .I0(stage0_dataColisions_0_4),
    .I1(stage0_dataColisions_0_13),
    .I2(n499_3),
    .I3(stage0_dataColisions_0_6) 
);
defparam stage0_dataColisions_0_s0.INIT=16'h000D;
  LUT4 stageA_dataColisions_0_s0 (
    .F(stageA_dataColisions[0]),
    .I0(n549_3),
    .I1(stage0_dataColisions_0_6),
    .I2(stageA_dataColisions_0_4),
    .I3(stage0_dataColisions_regNextWhen[0]) 
);
defparam stageA_dataColisions_0_s0.INIT=16'hFF01;
  LUT2 when_DataCache_l829_s1 (
    .F(when_DataCache_l829),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam when_DataCache_l829_s1.INIT=4'h4;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam n1546_s2.INIT=8'h01;
  LUT4 loader_counter_willOverflow_s0 (
    .F(loader_counter_willOverflow),
    .I0(loader_counter_value[2]),
    .I1(loader_counter_value[1]),
    .I2(loader_counter_value[0]),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam loader_counter_willOverflow_s0.INIT=16'h8000;
  LUT4 n1230_s0 (
    .F(n1230_3),
    .I0(n1230_4),
    .I1(execute_RS1[11]),
    .I2(n1230_5),
    .I3(stageB_flusher_start) 
);
defparam n1230_s0.INIT=16'h88F0;
  LUT4 n1231_s0 (
    .F(n1231_3),
    .I0(n1230_4),
    .I1(execute_RS1[10]),
    .I2(n1231_4),
    .I3(stageB_flusher_start) 
);
defparam n1231_s0.INIT=16'h88F0;
  LUT4 n1232_s0 (
    .F(n1232_3),
    .I0(n1230_4),
    .I1(execute_RS1[9]),
    .I2(n1232_4),
    .I3(stageB_flusher_start) 
);
defparam n1232_s0.INIT=16'h88F0;
  LUT4 n1233_s0 (
    .F(n1233_3),
    .I0(n1230_4),
    .I1(execute_RS1[8]),
    .I2(n1233_4),
    .I3(stageB_flusher_start) 
);
defparam n1233_s0.INIT=16'h88F0;
  LUT4 n1234_s0 (
    .F(n1234_3),
    .I0(n1230_4),
    .I1(execute_RS1[7]),
    .I2(n1234_4),
    .I3(stageB_flusher_start) 
);
defparam n1234_s0.INIT=16'h88F0;
  LUT4 n1235_s0 (
    .F(n1235_3),
    .I0(n1230_4),
    .I1(execute_RS1[6]),
    .I2(n1235_4),
    .I3(stageB_flusher_start) 
);
defparam n1235_s0.INIT=16'h88F0;
  LUT4 n1236_s0 (
    .F(n1236_3),
    .I0(execute_RS1[5]),
    .I1(n1230_4),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_start) 
);
defparam n1236_s0.INIT=16'h880F;
  LUT3 n1248_s1 (
    .F(n1248_4),
    .I0(decode_to_execute_MEMORY_ENABLE),
    .I1(n1248_5),
    .I2(n1248_6) 
);
defparam n1248_s1.INIT=8'h40;
  LUT2 n1571_s0 (
    .F(n1571_3),
    .I0(stageB_flusher_start),
    .I1(n19436_7) 
);
defparam n1571_s0.INIT=4'hB;
  LUT2 n1572_s0 (
    .F(n1572_3),
    .I0(loader_counter_willOverflow),
    .I1(n19436_7) 
);
defparam n1572_s0.INIT=4'hB;
  LUT3 stage0_mask_3_s (
    .F(stage0_mask[3]),
    .I0(n3_7),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(stage0_mask_3_3) 
);
defparam stage0_mask_3_s.INIT=8'hAC;
  LUT4 stage0_mask_2_s (
    .F(stage0_mask[2]),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(n4_6),
    .I2(decode_to_execute_INSTRUCTION_13),
    .I3(stage0_mask_3_3) 
);
defparam stage0_mask_2_s.INIT=16'hCCD2;
  LUT4 n1052_s1 (
    .F(n1052_5),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_INSTRUCTION[13]),
    .I3(execute_to_memory_INSTRUCTION[12]) 
);
defparam n1052_s1.INIT=16'h0CE0;
  LUT2 io_mem_cmd_payload_wr_s3 (
    .F(io_mem_cmd_payload_address_4_5),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam io_mem_cmd_payload_wr_s3.INIT=4'h8;
  LUT2 n1277_s1 (
    .F(n1277_4),
    .I0(memory_to_writeBack_INSTRUCTION_29_10),
    .I1(n19436_7) 
);
defparam n1277_s1.INIT=4'hB;
  LUT3 stageB_flusher_waitDone_s3 (
    .F(stageB_flusher_waitDone_8),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_counter[7]),
    .I2(stageB_flusher_start) 
);
defparam stageB_flusher_waitDone_s3.INIT=8'hF8;
  LUT2 stageB_flusher_counter_6_s3 (
    .F(stageB_flusher_counter_6_8),
    .I0(stageB_flusher_start),
    .I1(stageB_flusher_counter[7]) 
);
defparam stageB_flusher_counter_6_s3.INIT=4'hB;
  LUT3 n4_s2 (
    .F(n4_6),
    .I0(_zz_execute_SrcPlugin_addSub[0]),
    .I1(_zz_execute_SRC1_0_10),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n4_s2.INIT=8'h35;
  LUT3 n1220_s1 (
    .F(n1220_5),
    .I0(n1230_4),
    .I1(stageB_flusher_counter[7]),
    .I2(n1220_6) 
);
defparam n1220_s1.INIT=8'hBE;
  LUT3 tagsWriteCmd_valid_s1 (
    .F(tagsWriteCmd_valid),
    .I0(DBusCachedPlugin_exceptionBus_valid_8),
    .I1(stageB_flusher_counter[7]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_valid_s1.INIT=8'hF1;
  LUT3 n3_s2 (
    .F(n3_7),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(n4_6) 
);
defparam n3_s2.INIT=8'h6F;
  LUT4 n919_s0 (
    .F(n919_4),
    .I0(loader_counter_value[1]),
    .I1(loader_counter_value[0]),
    .I2(dataWriteCmd_payload_address_2_12),
    .I3(loader_counter_value[2]) 
);
defparam n919_s0.INIT=16'h7F80;
  LUT2 dataWriteCmd_payload_address_2_s9 (
    .F(dataWriteCmd_payload_address_2_12),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s9.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s1 (
    .F(stage0_dataColisions_0_4),
    .I0(dataWriteCmd_payload_address_2_12),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(stage0_mask[3]),
    .I3(stage0_dataColisions_0_7) 
);
defparam stage0_dataColisions_0_s1.INIT=16'h001F;
  LUT4 stage0_dataColisions_0_s3 (
    .F(stage0_dataColisions_0_6),
    .I0(stageB_unaligned),
    .I1(io_mem_cmd_payload_size_2_6),
    .I2(stage0_dataColisions_0_8),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam stage0_dataColisions_0_s3.INIT=16'h00BF;
  LUT4 stageA_dataColisions_0_s1 (
    .F(stageA_dataColisions_0_4),
    .I0(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[3]),
    .I3(stageA_dataColisions_0_5) 
);
defparam stageA_dataColisions_0_s1.INIT=16'h1F00;
  LUT4 n1230_s1 (
    .F(n1230_4),
    .I0(n1230_6),
    .I1(decode_to_execute_INSTRUCTION_15),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_MEMORY_MANAGMENT) 
);
defparam n1230_s1.INIT=16'hD000;
  LUT4 n1230_s2 (
    .F(n1230_5),
    .I0(stageB_flusher_counter_0[5]),
    .I1(stageB_flusher_counter_0[4]),
    .I2(n1230_7),
    .I3(stageB_flusher_counter_0[6]) 
);
defparam n1230_s2.INIT=16'h7F80;
  LUT3 n1231_s1 (
    .F(n1231_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7),
    .I2(stageB_flusher_counter_0[5]) 
);
defparam n1231_s1.INIT=8'h78;
  LUT2 n1232_s1 (
    .F(n1232_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7) 
);
defparam n1232_s1.INIT=4'h6;
  LUT4 n1233_s1 (
    .F(n1233_4),
    .I0(stageB_flusher_counter_0[2]),
    .I1(stageB_flusher_counter_0[1]),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_counter_0[3]) 
);
defparam n1233_s1.INIT=16'h7F80;
  LUT3 n1234_s1 (
    .F(n1234_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]),
    .I2(stageB_flusher_counter_0[2]) 
);
defparam n1234_s1.INIT=8'h78;
  LUT2 n1235_s1 (
    .F(n1235_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]) 
);
defparam n1235_s1.INIT=4'h6;
  LUT4 n1248_s2 (
    .F(n1248_5),
    .I0(n1248_7),
    .I1(n1248_8),
    .I2(loader_valid_regNext),
    .I3(dataCache_1_io_cpu_execute_refilling) 
);
defparam n1248_s2.INIT=16'h7077;
  LUT4 n1248_s3 (
    .F(n1248_6),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_start),
    .I2(io_mem_cmd_payload_size_2_6),
    .I3(n1248_9) 
);
defparam n1248_s3.INIT=16'h0100;
  LUT3 stage0_mask_3_s0 (
    .F(stage0_mask_3_3),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam stage0_mask_3_s0.INIT=8'hCA;
  LUT2 io_mem_cmd_payload_size_2_s4 (
    .F(io_mem_cmd_payload_size_2_6),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam io_mem_cmd_payload_size_2_s4.INIT=4'h8;
  LUT4 dataCache_1_io_mem_cmd_valid_s0 (
    .F(dataCache_1_io_mem_cmd_valid_4),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(memCmdSent),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_wr) 
);
defparam dataCache_1_io_mem_cmd_valid_s0.INIT=16'hC0CE;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(stageB_flusher_counter_0[6]),
    .I1(stageB_flusher_counter_0[5]),
    .I2(stageB_flusher_counter_0[4]),
    .I3(n1230_7) 
);
defparam n1220_s2.INIT=16'h8000;
  LUT4 stage0_dataColisions_0_s4 (
    .F(stage0_dataColisions_0_7),
    .I0(n3_7),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(stage0_dataColisions_0_11),
    .I3(stage0_mask_3_3) 
);
defparam stage0_dataColisions_0_s4.INIT=16'h008F;
  LUT3 stage0_dataColisions_0_s5 (
    .F(stage0_dataColisions_0_8),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam stage0_dataColisions_0_s5.INIT=8'h40;
  LUT4 stageA_dataColisions_0_s2 (
    .F(stageA_dataColisions_0_5),
    .I0(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[0]),
    .I3(stageA_dataColisions_0_6) 
);
defparam stageA_dataColisions_0_s2.INIT=16'h1F00;
  LUT4 n1230_s3 (
    .F(n1230_6),
    .I0(decode_to_execute_INSTRUCTION_16),
    .I1(decode_to_execute_INSTRUCTION_17),
    .I2(decode_to_execute_INSTRUCTION_18),
    .I3(decode_to_execute_INSTRUCTION_19) 
);
defparam n1230_s3.INIT=16'h0001;
  LUT4 n1230_s4 (
    .F(n1230_7),
    .I0(stageB_flusher_counter_0[3]),
    .I1(stageB_flusher_counter_0[2]),
    .I2(stageB_flusher_counter_0[1]),
    .I3(stageB_flusher_counter_0[0]) 
);
defparam n1230_s4.INIT=16'h8000;
  LUT4 n1248_s4 (
    .F(n1248_7),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(writeBack_arbitration_isValid) 
);
defparam n1248_s4.INIT=16'h1000;
  LUT2 n1248_s5 (
    .F(n1248_8),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(stageB_dataColisions[0]) 
);
defparam n1248_s5.INIT=4'h8;
  LUT4 n1248_s6 (
    .F(n1248_9),
    .I0(execute_to_memory_MEMORY_ENABLE),
    .I1(memory_arbitration_isValid),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(execute_arbitration_isValid) 
);
defparam n1248_s6.INIT=16'h7000;
  LUT4 stageA_dataColisions_0_s3 (
    .F(stageA_dataColisions_0_6),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[2]),
    .I3(stageA_dataColisions_0_9) 
);
defparam stageA_dataColisions_0_s3.INIT=16'h001F;
  LUT4 \o[1]_s5  (
    .F(\o[1]_8 ),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO),
    .I3(n20645_6) 
);
defparam \o[1]_s5 .INIT=16'hCA00;
  LUT3 stageB_loaderValid_s4 (
    .F(stageB_loaderValid),
    .I0(stageB_unaligned),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam stageB_loaderValid_s4.INIT=8'h40;
  LUT4 dataCache_1_io_mem_cmd_valid_s1 (
    .F(dataCache_1_io_mem_cmd_valid),
    .I0(stageB_unaligned),
    .I1(dataCache_1_io_mem_cmd_valid_4),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam dataCache_1_io_mem_cmd_valid_s1.INIT=16'h1000;
  LUT3 io_mem_cmd_payload_size_2_s5 (
    .F(io_mem_cmd_payload_size_2_8),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam io_mem_cmd_payload_size_2_s5.INIT=8'h70;
  LUT4 stageA_dataColisions_0_s5 (
    .F(stageA_dataColisions_0_9),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stageA_mask[1]) 
);
defparam stageA_dataColisions_0_s5.INIT=16'hF800;
  LUT4 stage0_dataColisions_0_s7 (
    .F(stage0_dataColisions_0_11),
    .I0(n4_6),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam stage0_dataColisions_0_s7.INIT=16'h0777;
  LUT4 stage0_dataColisions_0_s8 (
    .F(stage0_dataColisions_0_13),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I3(stage0_mask[2]) 
);
defparam stage0_dataColisions_0_s8.INIT=16'hF800;
  LUT4 n920_s1 (
    .F(n920_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid),
    .I3(loader_counter_value[1]) 
);
defparam n920_s1.INIT=16'h7F80;
  LUT3 n921_s1 (
    .F(n921_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam n921_s1.INIT=8'h6A;
  LUT4 ways_0_data_symbol0_s4 (
    .F(ways_0_data_symbol0_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol0_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol1_s4 (
    .F(ways_0_data_symbol1_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol1_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol2_s4 (
    .F(ways_0_data_symbol2_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol2_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol3_s4 (
    .F(ways_0_data_symbol3_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol3_s4.INIT=16'h00F8;
  LUT4 dataWriteCmd_payload_data_0_s1 (
    .F(dataWriteCmd_payload_data[0]),
    .I0(dBusWishbone_DAT_MISO_regNext[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_0_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_1_s1 (
    .F(dataWriteCmd_payload_data[1]),
    .I0(dBusWishbone_DAT_MISO_regNext[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_1_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_2_s1 (
    .F(dataWriteCmd_payload_data[2]),
    .I0(dBusWishbone_DAT_MISO_regNext[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_2_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_3_s1 (
    .F(dataWriteCmd_payload_data[3]),
    .I0(dBusWishbone_DAT_MISO_regNext[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_3_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_4_s1 (
    .F(dataWriteCmd_payload_data[4]),
    .I0(dBusWishbone_DAT_MISO_regNext[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_4_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_5_s1 (
    .F(dataWriteCmd_payload_data[5]),
    .I0(dBusWishbone_DAT_MISO_regNext[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_5_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_6_s1 (
    .F(dataWriteCmd_payload_data[6]),
    .I0(dBusWishbone_DAT_MISO_regNext[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_6_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_7_s1 (
    .F(dataWriteCmd_payload_data[7]),
    .I0(dBusWishbone_DAT_MISO_regNext[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_7_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_8_s1 (
    .F(dataWriteCmd_payload_data[8]),
    .I0(dBusWishbone_DAT_MISO_regNext[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_8_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_9_s1 (
    .F(dataWriteCmd_payload_data[9]),
    .I0(dBusWishbone_DAT_MISO_regNext[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_9_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_10_s1 (
    .F(dataWriteCmd_payload_data[10]),
    .I0(dBusWishbone_DAT_MISO_regNext[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_10_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_11_s1 (
    .F(dataWriteCmd_payload_data[11]),
    .I0(dBusWishbone_DAT_MISO_regNext[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_11_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_12_s1 (
    .F(dataWriteCmd_payload_data[12]),
    .I0(dBusWishbone_DAT_MISO_regNext[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_12_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_13_s1 (
    .F(dataWriteCmd_payload_data[13]),
    .I0(dBusWishbone_DAT_MISO_regNext[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_13_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_14_s1 (
    .F(dataWriteCmd_payload_data[14]),
    .I0(dBusWishbone_DAT_MISO_regNext[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_14_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_15_s1 (
    .F(dataWriteCmd_payload_data[15]),
    .I0(dBusWishbone_DAT_MISO_regNext[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_15_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_16_s1 (
    .F(dataWriteCmd_payload_data[16]),
    .I0(dBusWishbone_DAT_MISO_regNext[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_16_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_17_s1 (
    .F(dataWriteCmd_payload_data[17]),
    .I0(dBusWishbone_DAT_MISO_regNext[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_17_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_18_s1 (
    .F(dataWriteCmd_payload_data[18]),
    .I0(dBusWishbone_DAT_MISO_regNext[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_18_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_19_s1 (
    .F(dataWriteCmd_payload_data[19]),
    .I0(dBusWishbone_DAT_MISO_regNext[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_19_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_20_s1 (
    .F(dataWriteCmd_payload_data[20]),
    .I0(dBusWishbone_DAT_MISO_regNext[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_20_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_21_s1 (
    .F(dataWriteCmd_payload_data[21]),
    .I0(dBusWishbone_DAT_MISO_regNext[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_21_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_22_s1 (
    .F(dataWriteCmd_payload_data[22]),
    .I0(dBusWishbone_DAT_MISO_regNext[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_22_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_23_s1 (
    .F(dataWriteCmd_payload_data[23]),
    .I0(dBusWishbone_DAT_MISO_regNext[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_23_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_24_s1 (
    .F(dataWriteCmd_payload_data[24]),
    .I0(dBusWishbone_DAT_MISO_regNext[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_24_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_25_s1 (
    .F(dataWriteCmd_payload_data[25]),
    .I0(dBusWishbone_DAT_MISO_regNext[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_25_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_26_s1 (
    .F(dataWriteCmd_payload_data[26]),
    .I0(dBusWishbone_DAT_MISO_regNext[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_26_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_27_s1 (
    .F(dataWriteCmd_payload_data[27]),
    .I0(dBusWishbone_DAT_MISO_regNext[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_27_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_28_s1 (
    .F(dataWriteCmd_payload_data[28]),
    .I0(dBusWishbone_DAT_MISO_regNext[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_28_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_29_s1 (
    .F(dataWriteCmd_payload_data[29]),
    .I0(dBusWishbone_DAT_MISO_regNext[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_29_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_30_s1 (
    .F(dataWriteCmd_payload_data[30]),
    .I0(dBusWishbone_DAT_MISO_regNext[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_30_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_31_s1 (
    .F(dataWriteCmd_payload_data[31]),
    .I0(dBusWishbone_DAT_MISO_regNext[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_31_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_0_s9 (
    .F(dataWriteCmd_payload_address[0]),
    .I0(loader_counter_value[0]),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_0_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_1_s9 (
    .F(dataWriteCmd_payload_address[1]),
    .I0(loader_counter_value[1]),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_1_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_2_s10 (
    .F(dataWriteCmd_payload_address[2]),
    .I0(loader_counter_value[2]),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s10.INIT=16'hACCC;
  LUT4 stageA_wayHits_0_s1 (
    .F(stageA_wayHits[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_ways_0_tags_port0[21]),
    .I2(n533_3),
    .I3(_zz_ways_0_tags_port0[0]) 
);
defparam stageA_wayHits_0_s1.INIT=16'h0900;
  DFFRE stageA_mask_3_s0 (
    .Q(stageA_mask[3]),
    .D(stage0_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE stageA_mask_2_s0 (
    .Q(stageA_mask[2]),
    .D(stage0_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE stageA_mask_1_s0 (
    .Q(stageA_mask[1]),
    .D(n3_7),
    .CLK(main_clkout0),
    .RESET(\o[1]_8 ),
    .CE(n20645_6) 
);
  DFFRE stageA_mask_0_s0 (
    .Q(stageA_mask[0]),
    .D(n4_6),
    .CLK(main_clkout0),
    .RESET(\o[1]_8 ),
    .CE(n20645_6) 
);
  DFFRE stage0_dataColisions_regNextWhen_0_s0 (
    .Q(stage0_dataColisions_regNextWhen[0]),
    .D(stage0_dataColisions[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE stageB_request_wr_s0 (
    .Q(stageB_request_wr),
    .D(execute_to_memory_MEMORY_WR),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_request_size_1_s0 (
    .Q(stageB_request_size[1]),
    .D(execute_to_memory_INSTRUCTION[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_request_size_0_s0 (
    .Q(stageB_request_size[0]),
    .D(execute_to_memory_INSTRUCTION[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mmuRsp_physicalAddress_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[31]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[30]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[29]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[28]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[27]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[26]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[25]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[24]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[23]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[22]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[21]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[20]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[19]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[18]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[17]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[16]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[15]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[14]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[13]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[12]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[11]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[10]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[9]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[8]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[7]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[6]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[5]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_4_s0 (
    .Q(stageB_mmuRsp_physicalAddress[4]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_3_s0 (
    .Q(stageB_mmuRsp_physicalAddress[3]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_mmuRsp_physicalAddress_2_s0 (
    .Q(stageB_mmuRsp_physicalAddress[2]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_DataCache_l829) 
);
  DFFRE stageB_dataColisions_0_s0 (
    .Q(stageB_dataColisions[0]),
    .D(stageA_dataColisions[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_unaligned_s0 (
    .Q(stageB_unaligned),
    .D(n1052_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_waysHitsBeforeInvalidate_0_s0 (
    .Q(stageB_waysHitsBeforeInvalidate[0]),
    .D(stageA_wayHits[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[3]),
    .D(stageA_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[2]),
    .D(stageA_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[1]),
    .D(stageA_mask[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE stageB_mask_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[0]),
    .D(stageA_mask[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE loader_valid_regNext_s0 (
    .Q(loader_valid_regNext),
    .D(dataCache_1_io_cpu_execute_refilling),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE memCmdSent_s0 (
    .Q(memCmdSent),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1277_4),
    .CE(io_mem_cmd_fire) 
);
  DFFSE stageB_flusher_start_s0 (
    .Q(stageB_flusher_start),
    .D(n1248_4),
    .CLK(main_clkout0),
    .SET(n30131_5),
    .CE(VCC) 
);
  DFFRE loader_valid_s0 (
    .Q(dataCache_1_io_cpu_execute_refilling),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1572_3),
    .CE(stageB_loaderValid) 
);
  DFFRE loader_counter_value_2_s0 (
    .Q(loader_counter_value[2]),
    .D(n919_4),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE loader_counter_value_1_s0 (
    .Q(loader_counter_value[1]),
    .D(n920_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE loader_counter_value_0_s0 (
    .Q(loader_counter_value[0]),
    .D(n921_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE stageB_flusher_waitDone_s1 (
    .Q(stageB_flusher_waitDone),
    .D(stageB_flusher_start),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_waitDone_8) 
);
defparam stageB_flusher_waitDone_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_7_s1 (
    .Q(stageB_flusher_counter[7]),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n1571_3),
    .CE(n1220_5) 
);
defparam stageB_flusher_counter_7_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_6_s1 (
    .Q(stageB_flusher_counter_0[6]),
    .D(n1230_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_6_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_5_s1 (
    .Q(stageB_flusher_counter_0[5]),
    .D(n1231_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_5_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_4_s1 (
    .Q(stageB_flusher_counter_0[4]),
    .D(n1232_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_4_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_3_s1 (
    .Q(stageB_flusher_counter_0[3]),
    .D(n1233_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_3_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_2_s1 (
    .Q(stageB_flusher_counter_0[2]),
    .D(n1234_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_2_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_1_s1 (
    .Q(stageB_flusher_counter_0[1]),
    .D(n1235_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_1_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_0_s1 (
    .Q(stageB_flusher_counter_0[0]),
    .D(n1236_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(stageB_flusher_counter_6_8) 
);
defparam stageB_flusher_counter_0_s1.INIT=1'b0;
  SDPB ways_0_data_symbol3_ways_0_data_symbol3_0_0_s (
    .DO({DO[31:8],stageB_dataReadRsp_0[31:24]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol3_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[31:24]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol2_ways_0_data_symbol2_0_0_s (
    .DO({DO_0[31:8],stageB_dataReadRsp_0[23:16]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol2_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol1_ways_0_data_symbol1_0_0_s (
    .DO({DO_1[31:8],stageB_dataReadRsp_0[15:8]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol1_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[15:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol0_ways_0_data_symbol0_0_0_s (
    .DO({DO_2[31:8],stageB_dataReadRsp_0[7:0]}),
    .CLKA(main_clkout0),
    .CEA(ways_0_data_symbol0_7),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_10),
    .RESET(GND),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_3[31:21],_zz_ways_0_tags_port0[21:2],_zz_ways_0_tags_port0[0]}),
    .CLKA(main_clkout0),
    .CEA(tagsWriteCmd_valid),
    .CLKB(main_clkout0),
    .CEB(when_DataCache_l667),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,tagsWriteCmd_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,execute_SrcPlugin_addSub[11:5],GND,GND,GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataCache_1_io_mem_cmd_payload_address[31:12],loader_counter_willOverflow}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n490_s0 (
    .SUM(n490_1_SUM),
    .COUT(n490_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_SrcPlugin_addSub[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n490_s0.ALU_MODE=3;
  ALU n491_s0 (
    .SUM(n491_1_SUM),
    .COUT(n491_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_SrcPlugin_addSub[3]),
    .I3(GND),
    .CIN(n490_3) 
);
defparam n491_s0.ALU_MODE=3;
  ALU n492_s0 (
    .SUM(n492_1_SUM),
    .COUT(n492_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_SrcPlugin_addSub[4]),
    .I3(GND),
    .CIN(n491_3) 
);
defparam n492_s0.ALU_MODE=3;
  ALU n493_s0 (
    .SUM(n493_1_SUM),
    .COUT(n493_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_SrcPlugin_addSub[5]),
    .I3(GND),
    .CIN(n492_3) 
);
defparam n493_s0.ALU_MODE=3;
  ALU n494_s0 (
    .SUM(n494_1_SUM),
    .COUT(n494_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_SrcPlugin_addSub[6]),
    .I3(GND),
    .CIN(n493_3) 
);
defparam n494_s0.ALU_MODE=3;
  ALU n495_s0 (
    .SUM(n495_1_SUM),
    .COUT(n495_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_SrcPlugin_addSub[7]),
    .I3(GND),
    .CIN(n494_3) 
);
defparam n495_s0.ALU_MODE=3;
  ALU n496_s0 (
    .SUM(n496_1_SUM),
    .COUT(n496_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_SrcPlugin_addSub[8]),
    .I3(GND),
    .CIN(n495_3) 
);
defparam n496_s0.ALU_MODE=3;
  ALU n497_s0 (
    .SUM(n497_1_SUM),
    .COUT(n497_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_SrcPlugin_addSub[9]),
    .I3(GND),
    .CIN(n496_3) 
);
defparam n497_s0.ALU_MODE=3;
  ALU n498_s0 (
    .SUM(n498_1_SUM),
    .COUT(n498_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_SrcPlugin_addSub[10]),
    .I3(GND),
    .CIN(n497_3) 
);
defparam n498_s0.ALU_MODE=3;
  ALU n499_s0 (
    .SUM(n499_1_SUM),
    .COUT(n499_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_SrcPlugin_addSub[11]),
    .I3(GND),
    .CIN(n498_3) 
);
defparam n499_s0.ALU_MODE=3;
  ALU n515_s0 (
    .SUM(n515_1_SUM),
    .COUT(n515_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_ways_0_tags_port0[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n515_s0.ALU_MODE=3;
  ALU n516_s0 (
    .SUM(n516_1_SUM),
    .COUT(n516_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_ways_0_tags_port0[3]),
    .I3(GND),
    .CIN(n515_3) 
);
defparam n516_s0.ALU_MODE=3;
  ALU n517_s0 (
    .SUM(n517_1_SUM),
    .COUT(n517_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_ways_0_tags_port0[4]),
    .I3(GND),
    .CIN(n516_3) 
);
defparam n517_s0.ALU_MODE=3;
  ALU n518_s0 (
    .SUM(n518_1_SUM),
    .COUT(n518_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_ways_0_tags_port0[5]),
    .I3(GND),
    .CIN(n517_3) 
);
defparam n518_s0.ALU_MODE=3;
  ALU n519_s0 (
    .SUM(n519_1_SUM),
    .COUT(n519_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_ways_0_tags_port0[6]),
    .I3(GND),
    .CIN(n518_3) 
);
defparam n519_s0.ALU_MODE=3;
  ALU n520_s0 (
    .SUM(n520_1_SUM),
    .COUT(n520_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_ways_0_tags_port0[7]),
    .I3(GND),
    .CIN(n519_3) 
);
defparam n520_s0.ALU_MODE=3;
  ALU n521_s0 (
    .SUM(n521_1_SUM),
    .COUT(n521_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_ways_0_tags_port0[8]),
    .I3(GND),
    .CIN(n520_3) 
);
defparam n521_s0.ALU_MODE=3;
  ALU n522_s0 (
    .SUM(n522_1_SUM),
    .COUT(n522_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_ways_0_tags_port0[9]),
    .I3(GND),
    .CIN(n521_3) 
);
defparam n522_s0.ALU_MODE=3;
  ALU n523_s0 (
    .SUM(n523_1_SUM),
    .COUT(n523_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_ways_0_tags_port0[10]),
    .I3(GND),
    .CIN(n522_3) 
);
defparam n523_s0.ALU_MODE=3;
  ALU n524_s0 (
    .SUM(n524_1_SUM),
    .COUT(n524_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_ways_0_tags_port0[11]),
    .I3(GND),
    .CIN(n523_3) 
);
defparam n524_s0.ALU_MODE=3;
  ALU n525_s0 (
    .SUM(n525_1_SUM),
    .COUT(n525_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_ways_0_tags_port0[12]),
    .I3(GND),
    .CIN(n524_3) 
);
defparam n525_s0.ALU_MODE=3;
  ALU n526_s0 (
    .SUM(n526_1_SUM),
    .COUT(n526_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_ways_0_tags_port0[13]),
    .I3(GND),
    .CIN(n525_3) 
);
defparam n526_s0.ALU_MODE=3;
  ALU n527_s0 (
    .SUM(n527_1_SUM),
    .COUT(n527_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_ways_0_tags_port0[14]),
    .I3(GND),
    .CIN(n526_3) 
);
defparam n527_s0.ALU_MODE=3;
  ALU n528_s0 (
    .SUM(n528_1_SUM),
    .COUT(n528_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_ways_0_tags_port0[15]),
    .I3(GND),
    .CIN(n527_3) 
);
defparam n528_s0.ALU_MODE=3;
  ALU n529_s0 (
    .SUM(n529_1_SUM),
    .COUT(n529_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_ways_0_tags_port0[16]),
    .I3(GND),
    .CIN(n528_3) 
);
defparam n529_s0.ALU_MODE=3;
  ALU n530_s0 (
    .SUM(n530_1_SUM),
    .COUT(n530_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_ways_0_tags_port0[17]),
    .I3(GND),
    .CIN(n529_3) 
);
defparam n530_s0.ALU_MODE=3;
  ALU n531_s0 (
    .SUM(n531_1_SUM),
    .COUT(n531_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_ways_0_tags_port0[18]),
    .I3(GND),
    .CIN(n530_3) 
);
defparam n531_s0.ALU_MODE=3;
  ALU n532_s0 (
    .SUM(n532_1_SUM),
    .COUT(n532_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_ways_0_tags_port0[19]),
    .I3(GND),
    .CIN(n531_3) 
);
defparam n532_s0.ALU_MODE=3;
  ALU n533_s0 (
    .SUM(n533_1_SUM),
    .COUT(n533_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_ways_0_tags_port0[20]),
    .I3(GND),
    .CIN(n532_3) 
);
defparam n533_s0.ALU_MODE=3;
  ALU n540_s0 (
    .SUM(n540_1_SUM),
    .COUT(n540_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n540_s0.ALU_MODE=3;
  ALU n541_s0 (
    .SUM(n541_1_SUM),
    .COUT(n541_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I3(GND),
    .CIN(n540_3) 
);
defparam n541_s0.ALU_MODE=3;
  ALU n542_s0 (
    .SUM(n542_1_SUM),
    .COUT(n542_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I3(GND),
    .CIN(n541_3) 
);
defparam n542_s0.ALU_MODE=3;
  ALU n543_s0 (
    .SUM(n543_1_SUM),
    .COUT(n543_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I3(GND),
    .CIN(n542_3) 
);
defparam n543_s0.ALU_MODE=3;
  ALU n544_s0 (
    .SUM(n544_1_SUM),
    .COUT(n544_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I3(GND),
    .CIN(n543_3) 
);
defparam n544_s0.ALU_MODE=3;
  ALU n545_s0 (
    .SUM(n545_1_SUM),
    .COUT(n545_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I3(GND),
    .CIN(n544_3) 
);
defparam n545_s0.ALU_MODE=3;
  ALU n546_s0 (
    .SUM(n546_1_SUM),
    .COUT(n546_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I3(GND),
    .CIN(n545_3) 
);
defparam n546_s0.ALU_MODE=3;
  ALU n547_s0 (
    .SUM(n547_1_SUM),
    .COUT(n547_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I3(GND),
    .CIN(n546_3) 
);
defparam n547_s0.ALU_MODE=3;
  ALU n548_s0 (
    .SUM(n548_1_SUM),
    .COUT(n548_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I3(GND),
    .CIN(n547_3) 
);
defparam n548_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(n549_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I3(GND),
    .CIN(n548_3) 
);
defparam n549_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DataCache */
module VexRiscv (
  main_clkout0,
  n30131_5,
  main_cpu_reset,
  sys_rst,
  main_watchdog_enable_storage,
  main_timer_enable_storage,
  n7557_3,
  n7556_3,
  main_socbushandler_interface0_adapted_interface_dat_r_31_15,
  main_socbushandler_interface0_adapted_interface_dat_r_31_16,
  main_socbushandler_interface0_adapted_interface_dat_r_30_13,
  main_socbushandler_interface0_adapted_interface_dat_r_29_13,
  main_socbushandler_interface0_adapted_interface_dat_r_28_13,
  main_socbushandler_interface0_adapted_interface_dat_r_27_13,
  main_socbushandler_interface0_adapted_interface_dat_r_26_13,
  main_socbushandler_interface0_adapted_interface_dat_r_25_13,
  main_socbushandler_interface0_adapted_interface_dat_r_24_13,
  main_socbushandler_interface0_adapted_interface_dat_r_23_13,
  main_socbushandler_interface0_adapted_interface_dat_r_22_13,
  main_socbushandler_interface0_adapted_interface_dat_r_21_13,
  main_socbushandler_interface0_adapted_interface_dat_r_20_13,
  main_socbushandler_interface0_adapted_interface_dat_r_19_13,
  main_socbushandler_interface0_adapted_interface_dat_r_18_13,
  main_socbushandler_interface0_adapted_interface_dat_r_17_13,
  main_socbushandler_interface0_adapted_interface_dat_r_16_13,
  main_socbushandler_interface0_adapted_interface_dat_r_15_13,
  main_socbushandler_interface0_adapted_interface_dat_r_14_13,
  main_socbushandler_interface0_adapted_interface_dat_r_13_13,
  main_socbushandler_interface0_adapted_interface_dat_r_12_13,
  main_socbushandler_interface0_adapted_interface_dat_r_11_13,
  main_socbushandler_interface0_adapted_interface_dat_r_10_13,
  main_socbushandler_interface0_adapted_interface_dat_r_9_13,
  main_socbushandler_interface0_adapted_interface_dat_r_8_13,
  main_socbushandler_interface0_adapted_interface_dat_r_7_13,
  main_socbushandler_interface0_adapted_interface_dat_r_6_13,
  main_socbushandler_interface0_adapted_interface_dat_r_5_13,
  main_socbushandler_interface0_adapted_interface_dat_r_4_13,
  main_socbushandler_interface0_adapted_interface_dat_r_3_13,
  main_socbushandler_interface0_adapted_interface_dat_r_2_13,
  main_socbushandler_interface0_adapted_interface_dat_r_1_13,
  main_socbushandler_interface0_adapted_interface_dat_r_0_13,
  main_socbushandler_interface1_adapted_interface_dat_r_31_18,
  main_socbushandler_interface1_adapted_interface_dat_r_31_19,
  main_socbushandler_interface1_adapted_interface_dat_r_30_16,
  main_socbushandler_interface1_adapted_interface_dat_r_29_16,
  main_socbushandler_interface1_adapted_interface_dat_r_28_16,
  main_socbushandler_interface1_adapted_interface_dat_r_27_16,
  main_socbushandler_interface1_adapted_interface_dat_r_26_16,
  main_socbushandler_interface1_adapted_interface_dat_r_25_16,
  main_socbushandler_interface1_adapted_interface_dat_r_24_16,
  main_socbushandler_interface1_adapted_interface_dat_r_23_16,
  main_socbushandler_interface1_adapted_interface_dat_r_22_16,
  main_socbushandler_interface1_adapted_interface_dat_r_21_16,
  main_socbushandler_interface1_adapted_interface_dat_r_20_16,
  main_socbushandler_interface1_adapted_interface_dat_r_19_16,
  main_socbushandler_interface1_adapted_interface_dat_r_18_16,
  main_socbushandler_interface1_adapted_interface_dat_r_17_16,
  main_socbushandler_interface1_adapted_interface_dat_r_16_16,
  main_socbushandler_interface1_adapted_interface_dat_r_15_16,
  main_socbushandler_interface1_adapted_interface_dat_r_14_16,
  main_socbushandler_interface1_adapted_interface_dat_r_13_16,
  main_socbushandler_interface1_adapted_interface_dat_r_12_16,
  main_socbushandler_interface1_adapted_interface_dat_r_11_16,
  main_socbushandler_interface1_adapted_interface_dat_r_10_16,
  main_socbushandler_interface1_adapted_interface_dat_r_9_16,
  main_socbushandler_interface1_adapted_interface_dat_r_8_16,
  main_socbushandler_interface1_adapted_interface_dat_r_7_16,
  main_socbushandler_interface1_adapted_interface_dat_r_6_16,
  main_socbushandler_interface1_adapted_interface_dat_r_5_16,
  main_socbushandler_interface1_adapted_interface_dat_r_4_16,
  main_socbushandler_interface1_adapted_interface_dat_r_3_16,
  main_socbushandler_interface1_adapted_interface_dat_r_2_16,
  main_socbushandler_interface1_adapted_interface_dat_r_1_16,
  main_socbushandler_interface1_adapted_interface_dat_r_0_19,
  builder_fsm0_state,
  builder_wr_lock_counter_7_14,
  builder_wishbone2axi0_next_state_1_23,
  main_socbushandler_interface1_adapted_interface_dat_r_0_13,
  builder_axi2axilite0_next_state_0_13,
  main_basesoc_ram_bus_r_valid,
  main_basesoc_socbushandler_pipe_valid_sink_ready_13,
  builder_fsm1_state,
  builder_wishbone2axi0_next_state_0_14,
  builder_axilite2wishbone_next_state_1_20,
  builder_axilite2wishbone_next_state_1_28,
  builder_axilite2wishbone_next_state_2_17,
  builder_axilite2wishbone_next_state_1_18,
  main_reset_re,
  main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15,
  main_ram_bus_r_valid,
  main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14,
  main_socbushandler_wishbone2axi1_cmd_done,
  main_socbushandler_wishbone2axi1_data_done,
  builder_basesoc_socbushandler_pipe_valid_sink_ready_10,
  builder_slave_sel_dec1_1_6,
  builder_basesoc_socbushandler_pipe_valid_sink_ready_26,
  builder_basesoc_socbushandler_pipe_valid_sink_ready_18,
  main_watchdog_wdt_pending,
  main_timer_zero_pending,
  builder_wishbone2axi0_state,
  builder_wishbone2axi1_state,
  main_reset_storage,
  builder_axi2axilite1_state,
  main_cpu_dbus_stb,
  main_cpu_dbus_we,
  iBus_cmd_ready_4,
  n26400_4,
  n19396_8,
  iBus_cmd_ready_9,
  iBus_cmd_ready_11,
  iBus_cmd_ready_13,
  iBus_cmd_ready_15,
  main_cpu_ibus_adr,
  _zz_dBusWishbone_ADR,
  main_cpu_dbus_adr,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address,
  main_cpu_dbus_dat_w,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask,
  lineLoader_address
)
;
input main_clkout0;
input n30131_5;
input main_cpu_reset;
input sys_rst;
input main_watchdog_enable_storage;
input main_timer_enable_storage;
input n7557_3;
input n7556_3;
input main_socbushandler_interface0_adapted_interface_dat_r_31_15;
input main_socbushandler_interface0_adapted_interface_dat_r_31_16;
input main_socbushandler_interface0_adapted_interface_dat_r_30_13;
input main_socbushandler_interface0_adapted_interface_dat_r_29_13;
input main_socbushandler_interface0_adapted_interface_dat_r_28_13;
input main_socbushandler_interface0_adapted_interface_dat_r_27_13;
input main_socbushandler_interface0_adapted_interface_dat_r_26_13;
input main_socbushandler_interface0_adapted_interface_dat_r_25_13;
input main_socbushandler_interface0_adapted_interface_dat_r_24_13;
input main_socbushandler_interface0_adapted_interface_dat_r_23_13;
input main_socbushandler_interface0_adapted_interface_dat_r_22_13;
input main_socbushandler_interface0_adapted_interface_dat_r_21_13;
input main_socbushandler_interface0_adapted_interface_dat_r_20_13;
input main_socbushandler_interface0_adapted_interface_dat_r_19_13;
input main_socbushandler_interface0_adapted_interface_dat_r_18_13;
input main_socbushandler_interface0_adapted_interface_dat_r_17_13;
input main_socbushandler_interface0_adapted_interface_dat_r_16_13;
input main_socbushandler_interface0_adapted_interface_dat_r_15_13;
input main_socbushandler_interface0_adapted_interface_dat_r_14_13;
input main_socbushandler_interface0_adapted_interface_dat_r_13_13;
input main_socbushandler_interface0_adapted_interface_dat_r_12_13;
input main_socbushandler_interface0_adapted_interface_dat_r_11_13;
input main_socbushandler_interface0_adapted_interface_dat_r_10_13;
input main_socbushandler_interface0_adapted_interface_dat_r_9_13;
input main_socbushandler_interface0_adapted_interface_dat_r_8_13;
input main_socbushandler_interface0_adapted_interface_dat_r_7_13;
input main_socbushandler_interface0_adapted_interface_dat_r_6_13;
input main_socbushandler_interface0_adapted_interface_dat_r_5_13;
input main_socbushandler_interface0_adapted_interface_dat_r_4_13;
input main_socbushandler_interface0_adapted_interface_dat_r_3_13;
input main_socbushandler_interface0_adapted_interface_dat_r_2_13;
input main_socbushandler_interface0_adapted_interface_dat_r_1_13;
input main_socbushandler_interface0_adapted_interface_dat_r_0_13;
input main_socbushandler_interface1_adapted_interface_dat_r_31_18;
input main_socbushandler_interface1_adapted_interface_dat_r_31_19;
input main_socbushandler_interface1_adapted_interface_dat_r_30_16;
input main_socbushandler_interface1_adapted_interface_dat_r_29_16;
input main_socbushandler_interface1_adapted_interface_dat_r_28_16;
input main_socbushandler_interface1_adapted_interface_dat_r_27_16;
input main_socbushandler_interface1_adapted_interface_dat_r_26_16;
input main_socbushandler_interface1_adapted_interface_dat_r_25_16;
input main_socbushandler_interface1_adapted_interface_dat_r_24_16;
input main_socbushandler_interface1_adapted_interface_dat_r_23_16;
input main_socbushandler_interface1_adapted_interface_dat_r_22_16;
input main_socbushandler_interface1_adapted_interface_dat_r_21_16;
input main_socbushandler_interface1_adapted_interface_dat_r_20_16;
input main_socbushandler_interface1_adapted_interface_dat_r_19_16;
input main_socbushandler_interface1_adapted_interface_dat_r_18_16;
input main_socbushandler_interface1_adapted_interface_dat_r_17_16;
input main_socbushandler_interface1_adapted_interface_dat_r_16_16;
input main_socbushandler_interface1_adapted_interface_dat_r_15_16;
input main_socbushandler_interface1_adapted_interface_dat_r_14_16;
input main_socbushandler_interface1_adapted_interface_dat_r_13_16;
input main_socbushandler_interface1_adapted_interface_dat_r_12_16;
input main_socbushandler_interface1_adapted_interface_dat_r_11_16;
input main_socbushandler_interface1_adapted_interface_dat_r_10_16;
input main_socbushandler_interface1_adapted_interface_dat_r_9_16;
input main_socbushandler_interface1_adapted_interface_dat_r_8_16;
input main_socbushandler_interface1_adapted_interface_dat_r_7_16;
input main_socbushandler_interface1_adapted_interface_dat_r_6_16;
input main_socbushandler_interface1_adapted_interface_dat_r_5_16;
input main_socbushandler_interface1_adapted_interface_dat_r_4_16;
input main_socbushandler_interface1_adapted_interface_dat_r_3_16;
input main_socbushandler_interface1_adapted_interface_dat_r_2_16;
input main_socbushandler_interface1_adapted_interface_dat_r_1_16;
input main_socbushandler_interface1_adapted_interface_dat_r_0_19;
input builder_fsm0_state;
input builder_wr_lock_counter_7_14;
input builder_wishbone2axi0_next_state_1_23;
input main_socbushandler_interface1_adapted_interface_dat_r_0_13;
input builder_axi2axilite0_next_state_0_13;
input main_basesoc_ram_bus_r_valid;
input main_basesoc_socbushandler_pipe_valid_sink_ready_13;
input builder_fsm1_state;
input builder_wishbone2axi0_next_state_0_14;
input builder_axilite2wishbone_next_state_1_20;
input builder_axilite2wishbone_next_state_1_28;
input builder_axilite2wishbone_next_state_2_17;
input builder_axilite2wishbone_next_state_1_18;
input main_reset_re;
input main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15;
input main_ram_bus_r_valid;
input main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14;
input main_socbushandler_wishbone2axi1_cmd_done;
input main_socbushandler_wishbone2axi1_data_done;
input builder_basesoc_socbushandler_pipe_valid_sink_ready_10;
input builder_slave_sel_dec1_1_6;
input builder_basesoc_socbushandler_pipe_valid_sink_ready_26;
input builder_basesoc_socbushandler_pipe_valid_sink_ready_18;
input main_watchdog_wdt_pending;
input main_timer_zero_pending;
input [1:0] builder_wishbone2axi0_state;
input [1:0] builder_wishbone2axi1_state;
input [1:0] main_reset_storage;
input [1:0] builder_axi2axilite1_state;
output main_cpu_dbus_stb;
output main_cpu_dbus_we;
output iBus_cmd_ready_4;
output n26400_4;
output n19396_8;
output iBus_cmd_ready_9;
output iBus_cmd_ready_11;
output iBus_cmd_ready_13;
output iBus_cmd_ready_15;
output [2:0] main_cpu_ibus_adr;
output [2:0] _zz_dBusWishbone_ADR;
output [29:3] main_cpu_dbus_adr;
output [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
output [31:0] main_cpu_dbus_dat_w;
output [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
output [31:5] lineLoader_address;
wire n7_4;
wire n25_3;
wire n8_3;
wire n24_3;
wire n9_3;
wire n23_3;
wire n10_3;
wire n22_3;
wire n11_3;
wire n21_3;
wire n12_3;
wire n20_3;
wire n13_3;
wire n19_3;
wire n14_3;
wire n18_3;
wire n15_3;
wire n17_3;
wire n30_3;
wire n2_69;
wire n3_5;
wire n29_3;
wire n4_3;
wire n28_3;
wire n5_3;
wire n27_3;
wire n6_3;
wire n26_3;
wire n2_70;
wire n3_6;
wire n4_4;
wire n5_4;
wire n6_4;
wire _zz_execute_SRC2_4_4_6;
wire _zz_execute_SRC2_4_4_7;
wire _zz_execute_SRC2_4_3_6;
wire _zz_execute_SRC2_4_3_7;
wire _zz_execute_SRC2_4_2_6;
wire _zz_execute_SRC2_4_2_7;
wire _zz__zz_decode_IS_RS2_SIGNED_4;
wire _zz__zz_decode_IS_RS2_SIGNED_15;
wire _zz__zz_decode_IS_RS2_SIGNED_59;
wire _zz__zz_decode_IS_RS2_SIGNED_101;
wire _zz__zz_decode_IS_RS2_SIGNED_114;
wire execute_BRANCH_DO;
wire decode_SRC2_FORCE_ZERO;
wire when_Fetcher_l160;
wire n13154_3;
wire n13239_3;
wire n13240_3;
wire n13241_3;
wire n13242_3;
wire n13243_3;
wire n13244_3;
wire n13245_3;
wire n13246_3;
wire n13247_3;
wire n13248_3;
wire n13249_3;
wire n13250_3;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr;
wire HazardSimplePlugin_writeBackWrites_valid;
wire n26876_3;
wire externalInterrupt;
wire when_Pipeline_l124_2;
wire iBus_cmd_ready;
wire _zz_dBus_cmd_ready;
wire n18913_3;
wire n18916_3;
wire n18918_3;
wire n18923_3;
wire n18926_3;
wire n18931_3;
wire n18934_3;
wire n18936_3;
wire n18939_3;
wire n18941_3;
wire n18943_3;
wire n18946_3;
wire n18949_3;
wire n18952_3;
wire n18955_3;
wire n18958_3;
wire n18959_3;
wire n18961_3;
wire n18963_3;
wire n18964_3;
wire n18966_3;
wire n18967_3;
wire n18970_3;
wire n18972_3;
wire n18973_3;
wire n18978_3;
wire n18981_3;
wire n18983_4;
wire n26210_3;
wire n19028_5;
wire n19029_4;
wire n26237_3;
wire n19094_3;
wire n19095_3;
wire n19099_3;
wire n19102_3;
wire n19105_3;
wire n19107_3;
wire n19108_3;
wire n19110_3;
wire n19111_3;
wire n19113_3;
wire n19114_3;
wire n19117_3;
wire n19119_3;
wire n19120_3;
wire n19156_3;
wire n19159_3;
wire n19160_3;
wire n19166_3;
wire n19169_3;
wire n19174_3;
wire n19177_3;
wire n19179_3;
wire n19182_3;
wire n19184_3;
wire n26368_3;
wire n26400_3;
wire n19402_3;
wire n26410_3;
wire n26411_3;
wire n26415_3;
wire n20236_4;
wire n20237_4;
wire n20238_4;
wire n20239_4;
wire n20240_4;
wire n20241_4;
wire n20242_4;
wire n20243_4;
wire n20244_4;
wire n20245_4;
wire n20246_4;
wire n20247_4;
wire n20248_4;
wire n20249_4;
wire n20250_4;
wire n20251_4;
wire n20252_4;
wire n20253_4;
wire n20254_4;
wire n20255_4;
wire n20256_4;
wire n20257_4;
wire n20258_4;
wire n20259_4;
wire n20260_4;
wire n20261_4;
wire n20262_4;
wire n20263_4;
wire n20264_4;
wire n20265_4;
wire n20266_4;
wire n20306_5;
wire n20339_4;
wire n20577_3;
wire n20578_3;
wire n20579_3;
wire n20774_3;
wire n20775_3;
wire n20776_3;
wire n20777_3;
wire n20778_3;
wire n20779_3;
wire n20780_3;
wire n20781_3;
wire n20782_3;
wire n20783_3;
wire n20784_3;
wire n20785_3;
wire n20786_3;
wire n20787_3;
wire n20788_3;
wire n20789_3;
wire n20790_3;
wire n20791_3;
wire n20792_3;
wire n20793_3;
wire n20794_3;
wire n20795_3;
wire n20796_3;
wire n20797_3;
wire n20798_3;
wire n20799_3;
wire n20800_3;
wire n20801_3;
wire n20802_3;
wire n20803_3;
wire n20804_3;
wire n20805_3;
wire n26643_4;
wire n21075_3;
wire n22024_7;
wire n22032_9;
wire n22040_9;
wire n22049_10;
wire n22057_9;
wire n22062_6;
wire n22066_5;
wire n22072_7;
wire n22077_6;
wire n22083_7;
wire n22089_7;
wire n22094_6;
wire n22100_7;
wire n22107_8;
wire n22140_6;
wire n22151_7;
wire n22166_9;
wire n26740_3;
wire n26802_3;
wire _zz__zz_decode_IS_RS2_SIGNED_90;
wire _zz__zz_decode_IS_RS2_SIGNED_129;
wire n14956_38;
wire n19648_4;
wire n19652_4;
wire n22169_4;
wire n20388_4;
wire decode_to_execute_PC_31_6;
wire n21518_4;
wire execute_arbitration_isValid_8;
wire memory_arbitration_isValid_8;
wire writeBack_arbitration_isValid_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8;
wire CsrPlugin_interrupt_code_3_6;
wire n21063_7;
wire n21061_7;
wire n21059_7;
wire n21057_7;
wire n21055_7;
wire n21053_7;
wire n21051_7;
wire n21050_7;
wire n21047_7;
wire n21045_7;
wire n21043_7;
wire n21041_7;
wire n21040_7;
wire n21037_7;
wire n21035_5;
wire _zz_memory_DivPlugin_div_result_3_0_8;
wire execute_FullBarrelShifterPlugin_reversed_0_578;
wire n19036_5;
wire n19034_5;
wire n18630_5;
wire _zz_execute_SRC1_0_10;
wire _zz_execute_SRC1_1_9;
wire _zz_execute_SRC1_3_9;
wire _zz_execute_SRC1_4_9;
wire n19395_6;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
wire n19016_6;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready;
wire n20308_8;
wire n20309_8;
wire n20310_8;
wire n20311_8;
wire n20312_8;
wire n20313_8;
wire n20314_8;
wire n20315_8;
wire n20316_8;
wire n20317_8;
wire n20318_8;
wire n20319_8;
wire n20320_8;
wire n20321_8;
wire n20322_8;
wire n20323_8;
wire n20324_8;
wire n20325_8;
wire n20326_8;
wire n20327_8;
wire n20328_8;
wire n20329_8;
wire n20330_8;
wire n20331_8;
wire n20332_8;
wire n20333_8;
wire n20334_8;
wire n20335_8;
wire n20336_8;
wire n20337_8;
wire n20338_8;
wire n19380_4;
wire n19379_4;
wire _zz__zz_decode_IS_RS2_SIGNED_2_7;
wire _zz__zz_decode_IS_RS2_SIGNED_2_8;
wire _zz__zz_decode_IS_RS2_SIGNED_15_7;
wire _zz__zz_decode_IS_RS2_SIGNED_15_8;
wire _zz__zz_decode_IS_RS2_SIGNED_31_0_6;
wire _zz__zz_decode_IS_RS2_SIGNED_59_4;
wire _zz__zz_decode_IS_RS2_SIGNED_72_0_5;
wire _zz__zz_decode_IS_RS2_SIGNED_117_0_4;
wire execute_BRANCH_DO_4;
wire execute_BRANCH_DO_5;
wire decode_CSR_READ_OPCODE_5;
wire _zz_decode_RS2_31_4;
wire _zz_decode_RS2_31_5;
wire _zz_decode_RS2_31_6;
wire _zz_decode_RS2_30_4;
wire _zz_decode_RS2_30_5;
wire _zz_decode_RS2_29_4;
wire _zz_decode_RS2_29_5;
wire _zz_decode_RS2_28_4;
wire _zz_decode_RS2_28_5;
wire _zz_decode_RS2_27_4;
wire _zz_decode_RS2_27_5;
wire _zz_decode_RS2_26_4;
wire _zz_decode_RS2_26_5;
wire _zz_decode_RS2_25_4;
wire _zz_decode_RS2_25_5;
wire _zz_decode_RS2_24_4;
wire _zz_decode_RS2_24_5;
wire _zz_decode_RS2_23_4;
wire _zz_decode_RS2_23_5;
wire _zz_decode_RS2_22_4;
wire _zz_decode_RS2_22_5;
wire _zz_decode_RS2_21_4;
wire _zz_decode_RS2_21_5;
wire _zz_decode_RS2_20_4;
wire _zz_decode_RS2_20_5;
wire _zz_decode_RS2_19_4;
wire _zz_decode_RS2_19_5;
wire _zz_decode_RS2_18_4;
wire _zz_decode_RS2_18_5;
wire _zz_decode_RS2_17_4;
wire _zz_decode_RS2_17_5;
wire _zz_decode_RS2_16_4;
wire _zz_decode_RS2_16_5;
wire _zz_decode_RS2_15_4;
wire _zz_decode_RS2_15_5;
wire _zz_decode_RS2_14_4;
wire _zz_decode_RS2_14_5;
wire _zz_decode_RS2_13_4;
wire _zz_decode_RS2_13_5;
wire _zz_decode_RS2_12_4;
wire _zz_decode_RS2_12_5;
wire _zz_decode_RS2_11_4;
wire _zz_decode_RS2_11_5;
wire _zz_decode_RS2_10_4;
wire _zz_decode_RS2_10_5;
wire _zz_decode_RS2_9_4;
wire _zz_decode_RS2_9_5;
wire _zz_decode_RS2_8_4;
wire _zz_decode_RS2_8_5;
wire _zz_decode_RS2_7_4;
wire _zz_decode_RS2_7_5;
wire _zz_decode_RS2_6_4;
wire _zz_decode_RS2_6_5;
wire _zz_decode_RS2_5_4;
wire _zz_decode_RS2_5_5;
wire _zz_decode_RS2_4_4;
wire _zz_decode_RS2_4_5;
wire _zz_decode_RS2_3_4;
wire _zz_decode_RS2_3_5;
wire _zz_decode_RS2_2_4;
wire _zz_decode_RS2_2_5;
wire _zz_decode_RS2_1_4;
wire _zz_decode_RS2_1_5;
wire _zz_decode_RS2_0_5;
wire _zz_decode_RS2_0_6;
wire decode_RS2_31_5;
wire decode_RS2_31_6;
wire decode_RS2_30_5;
wire decode_RS2_30_6;
wire decode_RS2_29_5;
wire decode_RS2_29_6;
wire decode_RS2_28_5;
wire decode_RS2_28_6;
wire decode_RS2_27_5;
wire decode_RS2_27_6;
wire decode_RS2_26_5;
wire decode_RS2_26_6;
wire decode_RS2_25_5;
wire decode_RS2_25_6;
wire decode_RS2_24_5;
wire decode_RS2_24_6;
wire decode_RS2_23_5;
wire decode_RS2_23_6;
wire decode_RS2_22_5;
wire decode_RS2_22_6;
wire decode_RS2_21_5;
wire decode_RS2_21_6;
wire decode_RS2_20_5;
wire decode_RS2_20_6;
wire decode_RS2_19_5;
wire decode_RS2_19_6;
wire decode_RS2_18_5;
wire decode_RS2_18_6;
wire decode_RS2_17_5;
wire decode_RS2_17_6;
wire decode_RS2_16_5;
wire decode_RS2_16_6;
wire decode_RS2_15_5;
wire decode_RS2_15_6;
wire decode_RS2_14_5;
wire decode_RS2_13_5;
wire decode_RS2_12_5;
wire decode_RS2_11_5;
wire decode_RS2_10_5;
wire decode_RS2_9_5;
wire decode_RS2_8_5;
wire decode_RS2_7_5;
wire decode_RS2_6_5;
wire decode_RS2_6_6;
wire decode_RS2_5_5;
wire decode_RS2_5_6;
wire decode_RS2_4_5;
wire decode_RS2_3_5;
wire decode_RS2_2_5;
wire decode_RS2_1_5;
wire decode_RS2_0_5;
wire decode_RS1_31_5;
wire decode_RS1_31_6;
wire decode_RS1_30_5;
wire decode_RS1_30_6;
wire decode_RS1_29_5;
wire decode_RS1_29_6;
wire decode_RS1_28_5;
wire decode_RS1_28_6;
wire decode_RS1_27_5;
wire decode_RS1_27_6;
wire decode_RS1_26_5;
wire decode_RS1_26_6;
wire decode_RS1_25_5;
wire decode_RS1_25_6;
wire decode_RS1_24_5;
wire decode_RS1_24_6;
wire decode_RS1_23_5;
wire decode_RS1_23_6;
wire decode_RS1_22_5;
wire decode_RS1_22_6;
wire decode_RS1_21_5;
wire decode_RS1_21_6;
wire decode_RS1_20_5;
wire decode_RS1_20_6;
wire decode_RS1_19_5;
wire decode_RS1_19_6;
wire decode_RS1_18_5;
wire decode_RS1_18_6;
wire decode_RS1_17_5;
wire decode_RS1_17_6;
wire decode_RS1_16_5;
wire decode_RS1_16_6;
wire decode_RS1_15_5;
wire decode_RS1_15_6;
wire decode_RS1_14_5;
wire decode_RS1_13_5;
wire decode_RS1_12_5;
wire decode_RS1_11_5;
wire decode_RS1_10_5;
wire decode_RS1_9_5;
wire decode_RS1_8_5;
wire decode_RS1_7_5;
wire decode_RS1_6_5;
wire decode_RS1_6_6;
wire decode_RS1_5_5;
wire decode_RS1_5_6;
wire decode_RS1_4_5;
wire decode_RS1_3_5;
wire decode_RS1_2_5;
wire decode_RS1_1_5;
wire decode_RS1_0_5;
wire _zz_decode_RS2_1_31_4;
wire _zz_decode_RS2_1_31_5;
wire _zz_decode_RS2_1_30_4;
wire _zz_decode_RS2_1_30_5;
wire _zz_decode_RS2_1_29_4;
wire _zz_decode_RS2_1_29_5;
wire _zz_decode_RS2_1_28_4;
wire _zz_decode_RS2_1_28_5;
wire _zz_decode_RS2_1_27_4;
wire _zz_decode_RS2_1_27_5;
wire _zz_decode_RS2_1_26_4;
wire _zz_decode_RS2_1_26_5;
wire _zz_decode_RS2_1_25_4;
wire _zz_decode_RS2_1_25_5;
wire _zz_decode_RS2_1_24_4;
wire _zz_decode_RS2_1_24_5;
wire _zz_decode_RS2_1_23_4;
wire _zz_decode_RS2_1_23_5;
wire _zz_decode_RS2_1_22_4;
wire _zz_decode_RS2_1_22_5;
wire _zz_decode_RS2_1_21_4;
wire _zz_decode_RS2_1_21_5;
wire _zz_decode_RS2_1_20_4;
wire _zz_decode_RS2_1_20_5;
wire _zz_decode_RS2_1_19_4;
wire _zz_decode_RS2_1_19_5;
wire _zz_decode_RS2_1_18_4;
wire _zz_decode_RS2_1_18_5;
wire _zz_decode_RS2_1_17_4;
wire _zz_decode_RS2_1_17_5;
wire _zz_decode_RS2_1_16_4;
wire _zz_decode_RS2_1_16_5;
wire _zz_decode_RS2_1_15_4;
wire _zz_decode_RS2_1_15_5;
wire _zz_decode_RS2_1_14_4;
wire _zz_decode_RS2_1_14_5;
wire _zz_decode_RS2_1_13_4;
wire _zz_decode_RS2_1_13_5;
wire _zz_decode_RS2_1_12_4;
wire _zz_decode_RS2_1_12_5;
wire _zz_decode_RS2_1_11_4;
wire _zz_decode_RS2_1_11_5;
wire _zz_decode_RS2_1_10_4;
wire _zz_decode_RS2_1_10_5;
wire _zz_decode_RS2_1_9_4;
wire _zz_decode_RS2_1_9_5;
wire _zz_decode_RS2_1_8_4;
wire _zz_decode_RS2_1_8_5;
wire _zz_decode_RS2_1_7_4;
wire _zz_decode_RS2_1_7_5;
wire _zz_decode_RS2_1_6_4;
wire _zz_decode_RS2_1_6_5;
wire _zz_decode_RS2_1_5_4;
wire _zz_decode_RS2_1_5_5;
wire _zz_decode_RS2_1_4_4;
wire _zz_decode_RS2_1_4_5;
wire _zz_decode_RS2_1_3_4;
wire _zz_decode_RS2_1_3_5;
wire _zz_decode_RS2_1_2_4;
wire _zz_decode_RS2_1_2_5;
wire _zz_decode_RS2_1_1_4;
wire _zz_decode_RS2_1_1_5;
wire _zz_decode_RS2_1_0_4;
wire _zz_decode_RS2_1_0_5;
wire decode_INSTRUCTION_ANTICIPATED_24_6;
wire _zz_decode_RS2_2_31_5;
wire _zz_decode_RS2_2_15_4;
wire _zz_decode_RS2_2_15_5;
wire _zz_decode_RS2_2_15_7;
wire _zz_decode_RS2_2_14_4;
wire _zz_decode_RS2_2_14_5;
wire _zz_decode_RS2_2_13_4;
wire _zz_decode_RS2_2_13_5;
wire _zz_decode_RS2_2_12_4;
wire _zz_decode_RS2_2_12_5;
wire _zz_decode_RS2_2_11_4;
wire _zz_decode_RS2_2_11_5;
wire _zz_decode_RS2_2_10_4;
wire _zz_decode_RS2_2_10_5;
wire _zz_decode_RS2_2_9_4;
wire _zz_decode_RS2_2_9_5;
wire _zz_decode_RS2_2_8_4;
wire _zz_decode_RS2_2_8_5;
wire _zz_decode_RS2_2_7_5;
wire _zz_decode_RS2_2_6_6;
wire _zz_decode_RS2_2_1_4;
wire _zz_decode_RS2_2_0_4;
wire IBusCachedPlugin_fetchPc_output_fire_4;
wire IBusCachedPlugin_fetchPc_output_fire_5;
wire IBusCachedPlugin_fetchPc_pc_31_5;
wire IBusCachedPlugin_fetchPc_pc_30_4;
wire IBusCachedPlugin_fetchPc_pc_30_5;
wire IBusCachedPlugin_fetchPc_pc_30_6;
wire IBusCachedPlugin_fetchPc_pc_29_4;
wire IBusCachedPlugin_fetchPc_pc_29_5;
wire IBusCachedPlugin_fetchPc_pc_29_6;
wire IBusCachedPlugin_fetchPc_pc_28_4;
wire IBusCachedPlugin_fetchPc_pc_28_5;
wire IBusCachedPlugin_fetchPc_pc_27_4;
wire IBusCachedPlugin_fetchPc_pc_27_5;
wire IBusCachedPlugin_fetchPc_pc_27_6;
wire IBusCachedPlugin_fetchPc_pc_26_4;
wire IBusCachedPlugin_fetchPc_pc_25_4;
wire IBusCachedPlugin_fetchPc_pc_25_5;
wire IBusCachedPlugin_fetchPc_pc_25_6;
wire IBusCachedPlugin_fetchPc_pc_24_4;
wire IBusCachedPlugin_fetchPc_pc_23_4;
wire IBusCachedPlugin_fetchPc_pc_23_5;
wire IBusCachedPlugin_fetchPc_pc_23_6;
wire IBusCachedPlugin_fetchPc_pc_22_4;
wire IBusCachedPlugin_fetchPc_pc_22_5;
wire IBusCachedPlugin_fetchPc_pc_22_6;
wire IBusCachedPlugin_fetchPc_pc_21_5;
wire IBusCachedPlugin_fetchPc_pc_21_6;
wire IBusCachedPlugin_fetchPc_pc_20_4;
wire IBusCachedPlugin_fetchPc_pc_20_5;
wire IBusCachedPlugin_fetchPc_pc_19_4;
wire IBusCachedPlugin_fetchPc_pc_19_5;
wire IBusCachedPlugin_fetchPc_pc_19_6;
wire IBusCachedPlugin_fetchPc_pc_18_4;
wire IBusCachedPlugin_fetchPc_pc_18_5;
wire IBusCachedPlugin_fetchPc_pc_18_6;
wire IBusCachedPlugin_fetchPc_pc_17_4;
wire IBusCachedPlugin_fetchPc_pc_16_4;
wire IBusCachedPlugin_fetchPc_pc_16_5;
wire IBusCachedPlugin_fetchPc_pc_15_4;
wire IBusCachedPlugin_fetchPc_pc_15_5;
wire IBusCachedPlugin_fetchPc_pc_14_4;
wire IBusCachedPlugin_fetchPc_pc_14_5;
wire IBusCachedPlugin_fetchPc_pc_14_6;
wire IBusCachedPlugin_fetchPc_pc_13_4;
wire IBusCachedPlugin_fetchPc_pc_13_5;
wire IBusCachedPlugin_fetchPc_pc_13_6;
wire IBusCachedPlugin_fetchPc_pc_12_4;
wire IBusCachedPlugin_fetchPc_pc_12_5;
wire IBusCachedPlugin_fetchPc_pc_11_8;
wire IBusCachedPlugin_fetchPc_pc_10_8;
wire IBusCachedPlugin_fetchPc_pc_10_9;
wire IBusCachedPlugin_fetchPc_pc_9_8;
wire IBusCachedPlugin_fetchPc_pc_9_9;
wire IBusCachedPlugin_fetchPc_pc_9_10;
wire IBusCachedPlugin_fetchPc_pc_8_8;
wire IBusCachedPlugin_fetchPc_pc_8_9;
wire IBusCachedPlugin_fetchPc_pc_8_10;
wire IBusCachedPlugin_fetchPc_pc_7_8;
wire IBusCachedPlugin_fetchPc_pc_7_9;
wire IBusCachedPlugin_fetchPc_pc_6_8;
wire IBusCachedPlugin_fetchPc_pc_6_9;
wire IBusCachedPlugin_fetchPc_pc_6_10;
wire IBusCachedPlugin_fetchPc_pc_5_8;
wire IBusCachedPlugin_fetchPc_pc_5_9;
wire IBusCachedPlugin_fetchPc_pc_5_10;
wire IBusCachedPlugin_fetchPc_pc_4_6;
wire IBusCachedPlugin_fetchPc_pc_3_6;
wire IBusCachedPlugin_fetchPc_pc_3_7;
wire IBusCachedPlugin_fetchPc_pc_2_6;
wire IBusCachedPlugin_fetchPc_pc_2_7;
wire IBusCachedPlugin_fetchPc_pc_2_8;
wire n13239_4;
wire HazardSimplePlugin_writeBackWrites_valid_4;
wire execute_BranchPlugin_branch_src1_31_4;
wire execute_BranchPlugin_branch_src2_19_4;
wire execute_BranchPlugin_branch_src2_19_5;
wire execute_BranchPlugin_branch_src2_11_4;
wire execute_BranchPlugin_branch_src2_1_4;
wire externalInterrupt_4;
wire iBus_cmd_ready_5;
wire iBus_cmd_ready_6;
wire _zz_dBus_cmd_ready_4;
wire n18911_4;
wire n18911_5;
wire n18912_4;
wire n18913_4;
wire n18914_4;
wire n18915_4;
wire n18916_4;
wire n18917_4;
wire n18918_4;
wire n18919_4;
wire n18920_4;
wire n18922_4;
wire n18923_4;
wire n18924_4;
wire n18925_4;
wire n18926_4;
wire n18927_4;
wire n18928_4;
wire n18929_4;
wire n18930_4;
wire n18932_4;
wire n18933_4;
wire n18935_4;
wire n18936_4;
wire n18937_4;
wire n18938_4;
wire n18940_4;
wire n18941_4;
wire n18942_4;
wire n18943_4;
wire n18943_5;
wire n18945_4;
wire n18946_4;
wire n18947_4;
wire n18948_4;
wire n18949_4;
wire n18950_4;
wire n18951_4;
wire n18953_4;
wire n18954_4;
wire n18955_4;
wire n18956_4;
wire n18957_4;
wire n18958_4;
wire n18960_4;
wire n18962_4;
wire n18964_4;
wire n18966_4;
wire n18968_4;
wire n18969_4;
wire n18970_4;
wire n18972_4;
wire n18978_4;
wire n18981_4;
wire n19028_6;
wire n19090_4;
wire n19090_5;
wire n19091_4;
wire n19092_4;
wire n19093_4;
wire n19094_4;
wire n19095_4;
wire n19096_4;
wire n19098_4;
wire n19100_4;
wire n19101_4;
wire n19104_4;
wire n19105_4;
wire n19106_4;
wire n19108_4;
wire n19109_4;
wire n19111_4;
wire n19112_4;
wire n19113_4;
wire n19116_4;
wire n19117_4;
wire n19119_4;
wire n19154_4;
wire n19154_5;
wire n19155_4;
wire n19156_4;
wire n19157_4;
wire n19158_4;
wire n19159_4;
wire n19160_4;
wire n19161_4;
wire n19162_4;
wire n19163_4;
wire n19165_4;
wire n19166_4;
wire n19167_4;
wire n19168_4;
wire n19169_4;
wire n19170_4;
wire n19171_4;
wire n19172_4;
wire n19173_4;
wire n19175_4;
wire n19176_4;
wire n19178_4;
wire n19179_4;
wire n19180_4;
wire n19181_4;
wire n19183_4;
wire n19185_4;
wire n26410_4;
wire n26410_5;
wire n26418_4;
wire n20236_5;
wire n20307_6;
wire n20339_5;
wire n20575_5;
wire n20576_4;
wire n20580_4;
wire n20774_4;
wire n20775_4;
wire n20777_4;
wire n20778_4;
wire n20779_4;
wire n20780_4;
wire n20781_4;
wire n20783_4;
wire n20784_4;
wire n20786_4;
wire n20787_4;
wire n20788_4;
wire n20789_4;
wire n20790_4;
wire n20791_4;
wire n20792_4;
wire n20793_4;
wire n20794_4;
wire n20795_4;
wire n20796_4;
wire n20797_4;
wire n20798_4;
wire n20800_4;
wire n20801_4;
wire n20802_4;
wire n20803_4;
wire n20804_4;
wire n21075_4;
wire n21075_5;
wire n22024_9;
wire n22032_11;
wire n22040_10;
wire n22049_11;
wire n22057_10;
wire n22066_6;
wire n22083_8;
wire n22083_9;
wire n22166_10;
wire _zz_execute_SHIFT_RIGHT_1_6_3;
wire _zz_execute_SHIFT_RIGHT_1_6_4;
wire _zz_execute_SHIFT_RIGHT_1_7_3;
wire _zz_execute_SHIFT_RIGHT_1_7_4;
wire _zz_execute_SHIFT_RIGHT_1_8_3;
wire _zz_execute_SHIFT_RIGHT_1_8_4;
wire _zz_execute_SHIFT_RIGHT_1_9_3;
wire _zz_execute_SHIFT_RIGHT_1_9_4;
wire _zz_execute_SHIFT_RIGHT_1_10_3;
wire _zz_execute_SHIFT_RIGHT_1_10_4;
wire _zz_execute_SHIFT_RIGHT_1_11_3;
wire _zz_execute_SHIFT_RIGHT_1_11_4;
wire _zz_execute_SHIFT_RIGHT_1_12_3;
wire _zz_execute_SHIFT_RIGHT_1_13_3;
wire _zz_execute_SHIFT_RIGHT_1_14_3;
wire _zz_execute_SHIFT_RIGHT_1_14_4;
wire _zz_execute_SHIFT_RIGHT_1_15_3;
wire _zz_execute_SHIFT_RIGHT_1_15_4;
wire _zz_execute_SHIFT_RIGHT_1_16_3;
wire _zz_execute_SHIFT_RIGHT_1_17_3;
wire _zz_execute_SHIFT_RIGHT_1_17_4;
wire _zz_execute_SHIFT_RIGHT_1_18_3;
wire _zz_execute_SHIFT_RIGHT_1_19_3;
wire _zz_execute_SHIFT_RIGHT_1_20_3;
wire _zz_execute_SHIFT_RIGHT_1_21_3;
wire _zz_execute_SHIFT_RIGHT_1_25_3;
wire _zz_execute_SHIFT_RIGHT_1_26_3;
wire _zz_execute_SHIFT_RIGHT_1_27_3;
wire _zz_execute_SHIFT_RIGHT_1_28_3;
wire _zz_execute_SHIFT_RIGHT_1_29_3;
wire _zz_execute_SHIFT_RIGHT_1_30_3;
wire _zz_execute_SHIFT_RIGHT_1_31_4;
wire _zz_execute_SRC2_4_10_10;
wire _zz_execute_SRC2_4_9_9;
wire _zz_execute_SRC2_4_8_9;
wire _zz_execute_SRC2_4_7_9;
wire _zz_execute_SRC2_4_6_9;
wire _zz_execute_SRC2_4_5_10;
wire _zz_execute_SRC2_4_1_12;
wire _zz_execute_SRC2_4_0_12;
wire _zz__zz_decode_IS_RS2_SIGNED_6_0_6;
wire _zz__zz_decode_IS_RS2_SIGNED_6_0_7;
wire _zz__zz_decode_IS_RS2_SIGNED_18_0_6;
wire n19652_5;
wire decode_to_execute_PC_31_7;
wire memory_to_writeBack_INSTRUCTION_29_7;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch_8;
wire n21605_5;
wire execute_arbitration_isValid_9;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9;
wire _zz_execute_MEMORY_STORE_DATA_RF_31_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_30_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_29_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_28_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_27_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_26_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_25_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_24_12;
wire n21065_8;
wire n21064_8;
wire n21062_8;
wire n21060_8;
wire n21058_8;
wire n21056_8;
wire n21054_8;
wire n21052_8;
wire n21049_8;
wire n21048_8;
wire n21044_8;
wire n21038_8;
wire n21036_8;
wire _zz_memory_DivPlugin_div_result_3_1_9;
wire _zz_memory_DivPlugin_div_result_3_2_9;
wire _zz_memory_DivPlugin_div_result_3_2_10;
wire _zz_memory_DivPlugin_div_result_3_3_9;
wire _zz_memory_DivPlugin_div_result_3_3_10;
wire _zz_memory_DivPlugin_div_result_3_4_10;
wire _zz_memory_DivPlugin_div_result_3_5_9;
wire _zz_memory_DivPlugin_div_result_3_6_9;
wire _zz_memory_DivPlugin_div_result_3_7_10;
wire _zz_memory_DivPlugin_div_result_3_8_9;
wire _zz_memory_DivPlugin_div_result_3_9_9;
wire _zz_memory_DivPlugin_div_result_3_9_10;
wire _zz_memory_DivPlugin_div_result_3_10_10;
wire _zz_memory_DivPlugin_div_result_3_11_9;
wire _zz_memory_DivPlugin_div_result_3_12_9;
wire _zz_memory_DivPlugin_div_result_3_12_10;
wire _zz_memory_DivPlugin_div_result_3_13_9;
wire _zz_memory_DivPlugin_div_result_3_14_10;
wire _zz_memory_DivPlugin_div_result_3_15_10;
wire _zz_memory_DivPlugin_div_result_3_16_9;
wire _zz_memory_DivPlugin_div_result_3_17_9;
wire _zz_memory_DivPlugin_div_result_3_18_9;
wire _zz_memory_DivPlugin_div_result_3_19_9;
wire _zz_memory_DivPlugin_div_result_3_19_10;
wire _zz_memory_DivPlugin_div_result_3_20_9;
wire _zz_memory_DivPlugin_div_result_3_21_10;
wire _zz_memory_DivPlugin_div_result_3_22_9;
wire _zz_memory_DivPlugin_div_result_3_22_10;
wire _zz_memory_DivPlugin_div_result_3_23_9;
wire _zz_memory_DivPlugin_div_result_3_24_9;
wire _zz_memory_DivPlugin_div_result_3_24_10;
wire _zz_memory_DivPlugin_div_result_3_25_9;
wire _zz_memory_DivPlugin_div_result_3_26_10;
wire _zz_memory_DivPlugin_div_result_3_27_10;
wire _zz_memory_DivPlugin_div_result_3_28_10;
wire _zz_memory_DivPlugin_div_result_3_29_9;
wire _zz_memory_DivPlugin_div_result_3_29_10;
wire _zz_memory_DivPlugin_div_result_3_30_10;
wire _zz_memory_DivPlugin_div_result_3_31_7;
wire execute_FullBarrelShifterPlugin_reversed_0_579;
wire execute_FullBarrelShifterPlugin_reversed_0_580;
wire execute_FullBarrelShifterPlugin_reversed_0_581;
wire execute_FullBarrelShifterPlugin_reversed_0_582;
wire execute_BranchPlugin_branch_src1_1_7;
wire n19032_6;
wire n19394_7;
wire n19016_7;
wire _zz_execute_SHIFT_RIGHT_1_1_7;
wire _zz_execute_SHIFT_RIGHT_1_1_8;
wire _zz_execute_SHIFT_RIGHT_1_2_7;
wire _zz_execute_SHIFT_RIGHT_1_2_8;
wire _zz_execute_SHIFT_RIGHT_1_3_7;
wire _zz_execute_SHIFT_RIGHT_1_3_8;
wire _zz_execute_SHIFT_RIGHT_1_4_7;
wire _zz_execute_SHIFT_RIGHT_1_5_7;
wire _zz__zz_decode_IS_RS2_SIGNED_59_5;
wire execute_BRANCH_DO_6;
wire execute_BRANCH_DO_7;
wire decode_CSR_READ_OPCODE_6;
wire _zz_decode_RS2_31_7;
wire _zz_decode_RS2_31_8;
wire _zz_decode_RS2_31_9;
wire _zz_decode_RS2_31_10;
wire _zz_decode_RS2_31_11;
wire _zz_decode_RS2_31_12;
wire _zz_decode_RS2_31_13;
wire _zz_decode_RS2_30_6;
wire _zz_decode_RS2_30_7;
wire _zz_decode_RS2_30_8;
wire _zz_decode_RS2_30_9;
wire _zz_decode_RS2_30_10;
wire _zz_decode_RS2_29_6;
wire _zz_decode_RS2_29_7;
wire _zz_decode_RS2_29_8;
wire _zz_decode_RS2_29_9;
wire _zz_decode_RS2_28_6;
wire _zz_decode_RS2_28_7;
wire _zz_decode_RS2_28_8;
wire _zz_decode_RS2_28_9;
wire _zz_decode_RS2_27_6;
wire _zz_decode_RS2_27_7;
wire _zz_decode_RS2_27_8;
wire _zz_decode_RS2_27_9;
wire _zz_decode_RS2_26_6;
wire _zz_decode_RS2_26_7;
wire _zz_decode_RS2_26_8;
wire _zz_decode_RS2_26_9;
wire _zz_decode_RS2_25_6;
wire _zz_decode_RS2_25_7;
wire _zz_decode_RS2_25_8;
wire _zz_decode_RS2_25_9;
wire _zz_decode_RS2_25_10;
wire _zz_decode_RS2_24_6;
wire _zz_decode_RS2_24_7;
wire _zz_decode_RS2_24_8;
wire _zz_decode_RS2_24_9;
wire _zz_decode_RS2_23_6;
wire _zz_decode_RS2_23_7;
wire _zz_decode_RS2_23_8;
wire _zz_decode_RS2_23_9;
wire _zz_decode_RS2_23_10;
wire _zz_decode_RS2_22_6;
wire _zz_decode_RS2_22_7;
wire _zz_decode_RS2_22_8;
wire _zz_decode_RS2_22_9;
wire _zz_decode_RS2_22_10;
wire _zz_decode_RS2_21_6;
wire _zz_decode_RS2_21_7;
wire _zz_decode_RS2_21_8;
wire _zz_decode_RS2_21_9;
wire _zz_decode_RS2_20_6;
wire _zz_decode_RS2_20_7;
wire _zz_decode_RS2_20_8;
wire _zz_decode_RS2_20_9;
wire _zz_decode_RS2_20_10;
wire _zz_decode_RS2_19_6;
wire _zz_decode_RS2_19_7;
wire _zz_decode_RS2_19_8;
wire _zz_decode_RS2_19_9;
wire _zz_decode_RS2_19_10;
wire _zz_decode_RS2_18_6;
wire _zz_decode_RS2_18_7;
wire _zz_decode_RS2_18_8;
wire _zz_decode_RS2_18_9;
wire _zz_decode_RS2_18_10;
wire _zz_decode_RS2_17_6;
wire _zz_decode_RS2_17_7;
wire _zz_decode_RS2_17_8;
wire _zz_decode_RS2_17_9;
wire _zz_decode_RS2_17_10;
wire _zz_decode_RS2_16_6;
wire _zz_decode_RS2_16_7;
wire _zz_decode_RS2_16_8;
wire _zz_decode_RS2_16_9;
wire _zz_decode_RS2_16_10;
wire _zz_decode_RS2_15_6;
wire _zz_decode_RS2_15_7;
wire _zz_decode_RS2_15_8;
wire _zz_decode_RS2_15_9;
wire _zz_decode_RS2_15_10;
wire _zz_decode_RS2_14_6;
wire _zz_decode_RS2_14_7;
wire _zz_decode_RS2_14_8;
wire _zz_decode_RS2_14_9;
wire _zz_decode_RS2_14_10;
wire _zz_decode_RS2_13_6;
wire _zz_decode_RS2_13_7;
wire _zz_decode_RS2_13_8;
wire _zz_decode_RS2_13_9;
wire _zz_decode_RS2_13_10;
wire _zz_decode_RS2_12_6;
wire _zz_decode_RS2_12_7;
wire _zz_decode_RS2_12_8;
wire _zz_decode_RS2_12_9;
wire _zz_decode_RS2_12_10;
wire _zz_decode_RS2_12_11;
wire _zz_decode_RS2_11_6;
wire _zz_decode_RS2_11_7;
wire _zz_decode_RS2_11_8;
wire _zz_decode_RS2_11_9;
wire _zz_decode_RS2_10_6;
wire _zz_decode_RS2_10_7;
wire _zz_decode_RS2_10_8;
wire _zz_decode_RS2_10_9;
wire _zz_decode_RS2_9_6;
wire _zz_decode_RS2_9_7;
wire _zz_decode_RS2_9_8;
wire _zz_decode_RS2_8_6;
wire _zz_decode_RS2_8_7;
wire _zz_decode_RS2_8_8;
wire _zz_decode_RS2_7_6;
wire _zz_decode_RS2_7_7;
wire _zz_decode_RS2_7_8;
wire _zz_decode_RS2_7_9;
wire _zz_decode_RS2_6_6;
wire _zz_decode_RS2_6_8;
wire _zz_decode_RS2_6_9;
wire _zz_decode_RS2_5_6;
wire _zz_decode_RS2_5_8;
wire _zz_decode_RS2_5_9;
wire _zz_decode_RS2_4_6;
wire _zz_decode_RS2_4_7;
wire _zz_decode_RS2_4_8;
wire _zz_decode_RS2_4_9;
wire _zz_decode_RS2_3_6;
wire _zz_decode_RS2_3_7;
wire _zz_decode_RS2_3_9;
wire _zz_decode_RS2_3_10;
wire _zz_decode_RS2_3_11;
wire _zz_decode_RS2_2_6;
wire _zz_decode_RS2_2_7;
wire _zz_decode_RS2_2_8;
wire _zz_decode_RS2_1_6;
wire _zz_decode_RS2_1_7;
wire _zz_decode_RS2_1_9;
wire _zz_decode_RS2_1_10;
wire _zz_decode_RS2_1_11;
wire _zz_decode_RS2_0_7;
wire _zz_decode_RS2_0_9;
wire _zz_decode_RS2_0_10;
wire decode_RS2_31_9;
wire decode_RS2_31_10;
wire decode_RS2_15_7;
wire decode_RS2_14_6;
wire decode_RS2_13_6;
wire decode_RS2_12_6;
wire decode_RS2_11_6;
wire decode_RS2_10_6;
wire decode_RS2_9_6;
wire decode_RS2_8_6;
wire decode_RS2_7_6;
wire decode_RS2_4_6;
wire decode_RS2_3_6;
wire decode_RS2_2_6;
wire decode_RS2_1_6;
wire decode_RS2_0_6;
wire decode_RS1_31_9;
wire decode_RS1_31_10;
wire decode_RS1_15_7;
wire decode_RS1_14_6;
wire decode_RS1_13_6;
wire decode_RS1_12_6;
wire decode_RS1_11_6;
wire decode_RS1_10_6;
wire decode_RS1_9_6;
wire decode_RS1_8_6;
wire decode_RS1_7_6;
wire decode_RS1_4_6;
wire decode_RS1_3_6;
wire decode_RS1_2_6;
wire decode_RS1_1_6;
wire decode_RS1_0_6;
wire _zz_decode_RS2_1_31_7;
wire _zz_decode_RS2_1_30_6;
wire _zz_decode_RS2_1_29_6;
wire _zz_decode_RS2_1_28_6;
wire _zz_decode_RS2_1_27_6;
wire _zz_decode_RS2_1_26_6;
wire _zz_decode_RS2_1_25_6;
wire _zz_decode_RS2_1_24_6;
wire _zz_decode_RS2_1_23_6;
wire _zz_decode_RS2_1_22_6;
wire _zz_decode_RS2_1_21_6;
wire _zz_decode_RS2_1_20_6;
wire _zz_decode_RS2_1_19_6;
wire _zz_decode_RS2_1_18_6;
wire _zz_decode_RS2_1_17_6;
wire _zz_decode_RS2_1_16_6;
wire _zz_decode_RS2_1_15_6;
wire _zz_decode_RS2_1_14_6;
wire _zz_decode_RS2_1_13_6;
wire _zz_decode_RS2_1_12_6;
wire _zz_decode_RS2_1_11_6;
wire _zz_decode_RS2_1_10_6;
wire _zz_decode_RS2_1_9_6;
wire _zz_decode_RS2_1_8_6;
wire _zz_decode_RS2_1_7_6;
wire _zz_decode_RS2_1_6_6;
wire _zz_decode_RS2_1_5_6;
wire _zz_decode_RS2_1_4_6;
wire _zz_decode_RS2_1_3_6;
wire _zz_decode_RS2_1_2_6;
wire _zz_decode_RS2_1_1_6;
wire _zz_decode_RS2_1_0_6;
wire decode_INSTRUCTION_ANTICIPATED_24_7;
wire decode_INSTRUCTION_ANTICIPATED_24_8;
wire _zz_decode_RS2_2_31_10;
wire _zz_decode_RS2_2_30_6;
wire _zz_decode_RS2_2_29_6;
wire _zz_decode_RS2_2_28_6;
wire _zz_decode_RS2_2_27_6;
wire _zz_decode_RS2_2_26_6;
wire _zz_decode_RS2_2_25_6;
wire _zz_decode_RS2_2_24_6;
wire _zz_decode_RS2_2_23_6;
wire _zz_decode_RS2_2_22_6;
wire _zz_decode_RS2_2_21_6;
wire _zz_decode_RS2_2_20_6;
wire _zz_decode_RS2_2_19_6;
wire _zz_decode_RS2_2_18_6;
wire _zz_decode_RS2_2_17_6;
wire _zz_decode_RS2_2_16_6;
wire _zz_decode_RS2_2_15_9;
wire _zz_decode_RS2_2_14_6;
wire _zz_decode_RS2_2_13_6;
wire _zz_decode_RS2_2_12_6;
wire _zz_decode_RS2_2_11_6;
wire _zz_decode_RS2_2_10_6;
wire _zz_decode_RS2_2_9_6;
wire _zz_decode_RS2_2_8_6;
wire _zz_decode_RS2_2_7_7;
wire _zz_decode_RS2_2_6_7;
wire _zz_decode_RS2_2_5_6;
wire _zz_decode_RS2_2_4_6;
wire _zz_decode_RS2_2_3_6;
wire _zz_decode_RS2_2_2_6;
wire _zz_decode_RS2_2_1_6;
wire _zz_decode_RS2_2_1_7;
wire _zz_decode_RS2_2_0_6;
wire IBusCachedPlugin_fetchPc_output_fire_6;
wire IBusCachedPlugin_fetchPc_output_fire_7;
wire IBusCachedPlugin_fetchPc_pc_31_7;
wire IBusCachedPlugin_fetchPc_pc_31_9;
wire IBusCachedPlugin_fetchPc_pc_31_10;
wire IBusCachedPlugin_fetchPc_pc_30_7;
wire IBusCachedPlugin_fetchPc_pc_30_8;
wire IBusCachedPlugin_fetchPc_pc_29_7;
wire IBusCachedPlugin_fetchPc_pc_29_8;
wire IBusCachedPlugin_fetchPc_pc_28_7;
wire IBusCachedPlugin_fetchPc_pc_28_8;
wire IBusCachedPlugin_fetchPc_pc_27_7;
wire IBusCachedPlugin_fetchPc_pc_27_8;
wire IBusCachedPlugin_fetchPc_pc_26_6;
wire IBusCachedPlugin_fetchPc_pc_26_7;
wire IBusCachedPlugin_fetchPc_pc_25_8;
wire IBusCachedPlugin_fetchPc_pc_24_6;
wire IBusCachedPlugin_fetchPc_pc_24_7;
wire IBusCachedPlugin_fetchPc_pc_23_7;
wire IBusCachedPlugin_fetchPc_pc_23_8;
wire IBusCachedPlugin_fetchPc_pc_22_7;
wire IBusCachedPlugin_fetchPc_pc_22_8;
wire IBusCachedPlugin_fetchPc_pc_21_7;
wire IBusCachedPlugin_fetchPc_pc_21_8;
wire IBusCachedPlugin_fetchPc_pc_20_6;
wire IBusCachedPlugin_fetchPc_pc_20_7;
wire IBusCachedPlugin_fetchPc_pc_19_7;
wire IBusCachedPlugin_fetchPc_pc_19_8;
wire IBusCachedPlugin_fetchPc_pc_18_7;
wire IBusCachedPlugin_fetchPc_pc_18_8;
wire IBusCachedPlugin_fetchPc_pc_17_6;
wire IBusCachedPlugin_fetchPc_pc_17_7;
wire IBusCachedPlugin_fetchPc_pc_16_7;
wire IBusCachedPlugin_fetchPc_pc_15_7;
wire IBusCachedPlugin_fetchPc_pc_14_7;
wire IBusCachedPlugin_fetchPc_pc_14_8;
wire IBusCachedPlugin_fetchPc_pc_13_7;
wire IBusCachedPlugin_fetchPc_pc_13_8;
wire IBusCachedPlugin_fetchPc_pc_12_7;
wire IBusCachedPlugin_fetchPc_pc_12_8;
wire IBusCachedPlugin_fetchPc_pc_11_10;
wire IBusCachedPlugin_fetchPc_pc_11_11;
wire IBusCachedPlugin_fetchPc_pc_10_11;
wire IBusCachedPlugin_fetchPc_pc_9_11;
wire IBusCachedPlugin_fetchPc_pc_9_12;
wire IBusCachedPlugin_fetchPc_pc_8_11;
wire IBusCachedPlugin_fetchPc_pc_8_12;
wire IBusCachedPlugin_fetchPc_pc_7_11;
wire IBusCachedPlugin_fetchPc_pc_7_12;
wire IBusCachedPlugin_fetchPc_pc_6_11;
wire IBusCachedPlugin_fetchPc_pc_6_12;
wire IBusCachedPlugin_fetchPc_pc_5_11;
wire IBusCachedPlugin_fetchPc_pc_5_12;
wire IBusCachedPlugin_fetchPc_pc_4_8;
wire IBusCachedPlugin_fetchPc_pc_3_8;
wire IBusCachedPlugin_fetchPc_pc_3_9;
wire IBusCachedPlugin_fetchPc_pc_2_9;
wire when_MulDivIterativePlugin_l126_6;
wire iBus_cmd_ready_10;
wire _zz_dBus_cmd_ready_6;
wire n18911_6;
wire n18916_5;
wire n18916_6;
wire n18917_5;
wire n18921_5;
wire n18922_5;
wire n18926_5;
wire n18927_5;
wire n18931_5;
wire n18934_5;
wire n18935_5;
wire n18941_5;
wire n18943_6;
wire n18943_7;
wire n18945_5;
wire n18949_5;
wire n18949_6;
wire n18949_7;
wire n18958_5;
wire n18958_6;
wire n18961_5;
wire n18964_5;
wire n19091_6;
wire n19092_5;
wire n19093_5;
wire n19095_5;
wire n19099_5;
wire n19102_5;
wire n19105_5;
wire n19113_5;
wire n19154_6;
wire n19159_5;
wire n19159_6;
wire n19159_7;
wire n19159_8;
wire n19160_5;
wire n19160_6;
wire n19165_5;
wire n19169_5;
wire n19169_6;
wire n19170_5;
wire n19178_5;
wire n26410_6;
wire n20236_6;
wire n20236_7;
wire n20236_8;
wire n20774_5;
wire n20774_6;
wire n20776_6;
wire n20782_6;
wire n20782_7;
wire n20787_5;
wire n20793_5;
wire n20793_6;
wire n20795_5;
wire n20799_5;
wire n20799_6;
wire n21075_7;
wire n21075_8;
wire n21075_9;
wire n21075_10;
wire n21075_11;
wire n21075_12;
wire n21075_13;
wire n22024_11;
wire n22032_12;
wire n22032_13;
wire n22083_11;
wire n22112_9;
wire n22135_7;
wire _zz_execute_SHIFT_RIGHT_1_6_5;
wire _zz_execute_SHIFT_RIGHT_1_6_6;
wire _zz_execute_SHIFT_RIGHT_1_6_7;
wire _zz_execute_SHIFT_RIGHT_1_6_8;
wire _zz_execute_SHIFT_RIGHT_1_7_5;
wire _zz_execute_SHIFT_RIGHT_1_7_6;
wire _zz_execute_SHIFT_RIGHT_1_7_7;
wire _zz_execute_SHIFT_RIGHT_1_7_8;
wire _zz_execute_SHIFT_RIGHT_1_8_5;
wire _zz_execute_SHIFT_RIGHT_1_8_6;
wire _zz_execute_SHIFT_RIGHT_1_9_5;
wire _zz_execute_SHIFT_RIGHT_1_9_6;
wire _zz_execute_SHIFT_RIGHT_1_10_5;
wire _zz_execute_SHIFT_RIGHT_1_10_6;
wire _zz_execute_SHIFT_RIGHT_1_11_5;
wire _zz_execute_SHIFT_RIGHT_1_11_6;
wire _zz_execute_SHIFT_RIGHT_1_12_5;
wire _zz_execute_SHIFT_RIGHT_1_12_6;
wire _zz_execute_SHIFT_RIGHT_1_12_7;
wire _zz_execute_SHIFT_RIGHT_1_13_5;
wire _zz_execute_SHIFT_RIGHT_1_13_6;
wire _zz_execute_SHIFT_RIGHT_1_16_4;
wire _zz_execute_SHIFT_RIGHT_1_20_4;
wire _zz_execute_SHIFT_RIGHT_1_21_4;
wire _zz_execute_SHIFT_RIGHT_1_25_4;
wire _zz_execute_SHIFT_RIGHT_1_26_4;
wire _zz_execute_SHIFT_RIGHT_1_26_5;
wire _zz_execute_SHIFT_RIGHT_1_27_4;
wire _zz_execute_SHIFT_RIGHT_1_29_4;
wire _zz_execute_SRC2_4_31_11;
wire n19652_6;
wire decode_to_execute_PC_31_8;
wire memory_to_writeBack_INSTRUCTION_29_8;
wire n21605_6;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_11;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_12;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_13;
wire _zz_memory_DivPlugin_div_result_3_2_11;
wire _zz_memory_DivPlugin_div_result_3_2_12;
wire _zz_memory_DivPlugin_div_result_3_6_11;
wire _zz_memory_DivPlugin_div_result_3_24_11;
wire execute_FullBarrelShifterPlugin_reversed_0_583;
wire execute_FullBarrelShifterPlugin_reversed_0_584;
wire execute_FullBarrelShifterPlugin_reversed_0_585;
wire execute_FullBarrelShifterPlugin_reversed_0_586;
wire execute_FullBarrelShifterPlugin_reversed_0_587;
wire execute_FullBarrelShifterPlugin_reversed_0_588;
wire execute_FullBarrelShifterPlugin_reversed_0_589;
wire execute_FullBarrelShifterPlugin_reversed_0_590;
wire execute_FullBarrelShifterPlugin_reversed_0_591;
wire execute_FullBarrelShifterPlugin_reversed_0_592;
wire execute_FullBarrelShifterPlugin_reversed_0_593;
wire execute_FullBarrelShifterPlugin_reversed_0_594;
wire _zz_execute_SHIFT_RIGHT_1_1_9;
wire _zz_execute_SHIFT_RIGHT_1_2_9;
wire _zz_execute_SHIFT_RIGHT_1_3_9;
wire _zz_execute_SHIFT_RIGHT_1_4_8;
wire _zz_execute_SHIFT_RIGHT_1_5_8;
wire _zz_decode_RS2_31_14;
wire _zz_decode_RS2_31_15;
wire _zz_decode_RS2_31_16;
wire _zz_decode_RS2_31_17;
wire _zz_decode_RS2_30_11;
wire _zz_decode_RS2_30_12;
wire _zz_decode_RS2_29_10;
wire _zz_decode_RS2_29_11;
wire _zz_decode_RS2_29_12;
wire _zz_decode_RS2_28_10;
wire _zz_decode_RS2_28_11;
wire _zz_decode_RS2_28_12;
wire _zz_decode_RS2_27_10;
wire _zz_decode_RS2_27_11;
wire _zz_decode_RS2_27_12;
wire _zz_decode_RS2_26_10;
wire _zz_decode_RS2_26_11;
wire _zz_decode_RS2_26_12;
wire _zz_decode_RS2_25_11;
wire _zz_decode_RS2_25_12;
wire _zz_decode_RS2_24_10;
wire _zz_decode_RS2_24_11;
wire _zz_decode_RS2_24_12;
wire _zz_decode_RS2_23_11;
wire _zz_decode_RS2_23_12;
wire _zz_decode_RS2_22_11;
wire _zz_decode_RS2_22_12;
wire _zz_decode_RS2_21_10;
wire _zz_decode_RS2_21_11;
wire _zz_decode_RS2_21_12;
wire _zz_decode_RS2_20_11;
wire _zz_decode_RS2_20_12;
wire _zz_decode_RS2_19_11;
wire _zz_decode_RS2_19_12;
wire _zz_decode_RS2_18_11;
wire _zz_decode_RS2_18_12;
wire _zz_decode_RS2_17_11;
wire _zz_decode_RS2_17_12;
wire _zz_decode_RS2_16_11;
wire _zz_decode_RS2_16_12;
wire _zz_decode_RS2_15_11;
wire _zz_decode_RS2_15_12;
wire _zz_decode_RS2_14_11;
wire _zz_decode_RS2_14_12;
wire _zz_decode_RS2_13_11;
wire _zz_decode_RS2_13_12;
wire _zz_decode_RS2_12_12;
wire _zz_decode_RS2_12_13;
wire _zz_decode_RS2_11_10;
wire _zz_decode_RS2_11_11;
wire _zz_decode_RS2_11_12;
wire _zz_decode_RS2_11_13;
wire _zz_decode_RS2_10_10;
wire _zz_decode_RS2_10_11;
wire _zz_decode_RS2_9_9;
wire _zz_decode_RS2_9_10;
wire _zz_decode_RS2_9_11;
wire _zz_decode_RS2_8_9;
wire _zz_decode_RS2_8_10;
wire _zz_decode_RS2_8_11;
wire _zz_decode_RS2_7_10;
wire _zz_decode_RS2_7_11;
wire _zz_decode_RS2_7_12;
wire _zz_decode_RS2_7_13;
wire _zz_decode_RS2_6_10;
wire _zz_decode_RS2_6_11;
wire _zz_decode_RS2_6_12;
wire _zz_decode_RS2_5_10;
wire _zz_decode_RS2_5_11;
wire _zz_decode_RS2_5_12;
wire _zz_decode_RS2_4_10;
wire _zz_decode_RS2_4_11;
wire _zz_decode_RS2_4_12;
wire _zz_decode_RS2_4_13;
wire _zz_decode_RS2_3_12;
wire _zz_decode_RS2_3_13;
wire _zz_decode_RS2_3_14;
wire _zz_decode_RS2_3_15;
wire _zz_decode_RS2_2_9;
wire _zz_decode_RS2_2_10;
wire _zz_decode_RS2_1_12;
wire _zz_decode_RS2_1_13;
wire _zz_decode_RS2_1_14;
wire _zz_decode_RS2_1_15;
wire _zz_decode_RS2_1_16;
wire _zz_decode_RS2_0_11;
wire _zz_decode_RS2_0_12;
wire _zz_decode_RS2_0_13;
wire _zz_decode_RS2_0_14;
wire decode_INSTRUCTION_ANTICIPATED_24_9;
wire decode_INSTRUCTION_ANTICIPATED_24_10;
wire decode_INSTRUCTION_ANTICIPATED_24_11;
wire decode_INSTRUCTION_ANTICIPATED_24_12;
wire decode_INSTRUCTION_ANTICIPATED_24_13;
wire _zz_decode_RS2_2_7_8;
wire _zz_decode_RS2_2_6_8;
wire _zz_decode_RS2_2_5_7;
wire _zz_decode_RS2_2_4_7;
wire _zz_decode_RS2_2_3_7;
wire _zz_decode_RS2_2_2_7;
wire _zz_decode_RS2_2_1_8;
wire _zz_decode_RS2_2_0_7;
wire IBusCachedPlugin_fetchPc_pc_31_12;
wire IBusCachedPlugin_fetchPc_pc_29_9;
wire IBusCachedPlugin_fetchPc_pc_27_9;
wire IBusCachedPlugin_fetchPc_pc_26_8;
wire IBusCachedPlugin_fetchPc_pc_24_8;
wire IBusCachedPlugin_fetchPc_pc_24_9;
wire IBusCachedPlugin_fetchPc_pc_20_8;
wire IBusCachedPlugin_fetchPc_pc_18_9;
wire IBusCachedPlugin_fetchPc_pc_17_8;
wire IBusCachedPlugin_fetchPc_pc_14_9;
wire IBusCachedPlugin_fetchPc_pc_13_9;
wire IBusCachedPlugin_fetchPc_pc_11_12;
wire IBusCachedPlugin_fetchPc_pc_4_10;
wire IBusCachedPlugin_fetchPc_pc_3_10;
wire n18916_7;
wire n18941_6;
wire n19099_6;
wire n19105_6;
wire n19159_9;
wire n19162_6;
wire n20236_9;
wire n20236_10;
wire n20236_11;
wire n20236_12;
wire n20236_13;
wire n20236_14;
wire n20236_15;
wire n20782_8;
wire n20782_9;
wire n20787_6;
wire n21075_14;
wire n21075_15;
wire _zz_execute_SHIFT_RIGHT_1_6_9;
wire _zz_execute_SHIFT_RIGHT_1_6_10;
wire _zz_execute_SHIFT_RIGHT_1_6_11;
wire _zz_execute_SHIFT_RIGHT_1_6_12;
wire _zz_execute_SHIFT_RIGHT_1_7_9;
wire _zz_execute_SHIFT_RIGHT_1_7_10;
wire _zz_execute_SHIFT_RIGHT_1_7_11;
wire _zz_execute_SHIFT_RIGHT_1_7_12;
wire _zz_execute_SHIFT_RIGHT_1_8_7;
wire _zz_execute_SHIFT_RIGHT_1_9_7;
wire _zz_execute_SHIFT_RIGHT_1_9_8;
wire _zz_execute_SHIFT_RIGHT_1_9_9;
wire _zz_execute_SHIFT_RIGHT_1_9_10;
wire _zz_execute_SHIFT_RIGHT_1_12_8;
wire _zz_execute_SHIFT_RIGHT_1_12_9;
wire _zz_execute_SHIFT_RIGHT_1_12_10;
wire decode_to_execute_PC_31_9;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_14;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_15;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_18;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_19;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_20;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_21;
wire execute_FullBarrelShifterPlugin_reversed_0_595;
wire execute_FullBarrelShifterPlugin_reversed_0_598;
wire execute_FullBarrelShifterPlugin_reversed_0_599;
wire execute_FullBarrelShifterPlugin_reversed_0_601;
wire execute_FullBarrelShifterPlugin_reversed_0_603;
wire execute_FullBarrelShifterPlugin_reversed_0_605;
wire execute_FullBarrelShifterPlugin_reversed_0_606;
wire execute_FullBarrelShifterPlugin_reversed_0_607;
wire execute_FullBarrelShifterPlugin_reversed_0_608;
wire execute_FullBarrelShifterPlugin_reversed_0_609;
wire execute_FullBarrelShifterPlugin_reversed_0_610;
wire execute_FullBarrelShifterPlugin_reversed_0_611;
wire execute_FullBarrelShifterPlugin_reversed_0_612;
wire execute_FullBarrelShifterPlugin_reversed_0_613;
wire execute_FullBarrelShifterPlugin_reversed_0_614;
wire execute_FullBarrelShifterPlugin_reversed_0_615;
wire execute_FullBarrelShifterPlugin_reversed_0_616;
wire execute_FullBarrelShifterPlugin_reversed_0_617;
wire execute_FullBarrelShifterPlugin_reversed_0_618;
wire execute_FullBarrelShifterPlugin_reversed_0_621;
wire execute_FullBarrelShifterPlugin_reversed_0_623;
wire execute_FullBarrelShifterPlugin_reversed_0_624;
wire _zz_execute_SHIFT_RIGHT_1_4_9;
wire _zz_execute_SHIFT_RIGHT_1_4_10;
wire _zz_decode_RS2_30_14;
wire _zz_decode_RS2_25_14;
wire _zz_decode_RS2_4_15;
wire _zz_decode_RS2_4_16;
wire _zz_decode_RS2_3_17;
wire _zz_decode_RS2_2_11;
wire _zz_decode_RS2_2_12;
wire _zz_decode_RS2_2_13;
wire _zz_decode_RS2_2_14;
wire _zz_decode_RS2_0_15;
wire _zz_decode_RS2_0_16;
wire decode_INSTRUCTION_ANTICIPATED_24_14;
wire decode_INSTRUCTION_ANTICIPATED_24_15;
wire decode_INSTRUCTION_ANTICIPATED_24_16;
wire _zz_decode_RS2_2_6_9;
wire _zz_decode_RS2_2_5_8;
wire _zz_decode_RS2_2_4_8;
wire _zz_decode_RS2_2_3_8;
wire _zz_decode_RS2_2_2_8;
wire n20236_16;
wire n20236_17;
wire n20236_18;
wire n20236_19;
wire n20236_20;
wire n20236_21;
wire n20236_22;
wire _zz_execute_SHIFT_RIGHT_1_7_13;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_22;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_26;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_28;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_29;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_30;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_31;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_32;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_34;
wire execute_FullBarrelShifterPlugin_reversed_0_625;
wire execute_FullBarrelShifterPlugin_reversed_0_629;
wire execute_FullBarrelShifterPlugin_reversed_0_630;
wire execute_FullBarrelShifterPlugin_reversed_0_631;
wire execute_FullBarrelShifterPlugin_reversed_0_632;
wire execute_FullBarrelShifterPlugin_reversed_0_635;
wire execute_FullBarrelShifterPlugin_reversed_0_636;
wire execute_FullBarrelShifterPlugin_reversed_0_637;
wire execute_FullBarrelShifterPlugin_reversed_0_638;
wire execute_FullBarrelShifterPlugin_reversed_0_639;
wire execute_FullBarrelShifterPlugin_reversed_0_642;
wire execute_FullBarrelShifterPlugin_reversed_0_643;
wire execute_FullBarrelShifterPlugin_reversed_0_644;
wire execute_FullBarrelShifterPlugin_reversed_0_646;
wire execute_FullBarrelShifterPlugin_reversed_0_647;
wire execute_FullBarrelShifterPlugin_reversed_0_649;
wire execute_FullBarrelShifterPlugin_reversed_0_650;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_35;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_36;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_38;
wire lastStageRegFileWrite_valid;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch_10;
wire n18628_6;
wire n26405_5;
wire IBusCachedPlugin_fetchPc_pc_4_12;
wire IBusCachedPlugin_fetchPc_pc_10_14;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_40;
wire _zz_decode_RS2_2_16_9;
wire _zz_decode_RS2_2_17_9;
wire _zz_decode_RS2_2_18_9;
wire _zz_decode_RS2_2_19_9;
wire _zz_decode_RS2_2_20_9;
wire _zz_decode_RS2_2_21_9;
wire _zz_decode_RS2_2_22_9;
wire _zz_decode_RS2_2_23_9;
wire _zz_decode_RS2_2_24_9;
wire _zz_decode_RS2_2_15_12;
wire _zz_decode_RS2_2_31_13;
wire _zz_memory_DivPlugin_div_result_3_15_12;
wire _zz_memory_DivPlugin_div_result_3_22_13;
wire _zz_memory_DivPlugin_div_result_3_17_13;
wire _zz_memory_DivPlugin_div_result_3_27_12;
wire _zz_memory_DivPlugin_div_result_3_6_13;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
wire n18926_8;
wire n18921_7;
wire n18944_6;
wire n18961_7;
wire n18967_6;
wire n18971_6;
wire n19090_8;
wire n19118_6;
wire n19162_8;
wire n19164_7;
wire n19394_9;
wire n20304_9;
wire n20776_8;
wire n20782_11;
wire n20799_8;
wire n21039_10;
wire n21605_8;
wire n22072_10;
wire n22024_13;
wire n22083_13;
wire n22124_10;
wire n22112_11;
wire n26876_6;
wire when_MulDivIterativePlugin_l126;
wire n19436_7;
wire IBusCachedPlugin_fetchPc_pc_25_10;
wire IBusCachedPlugin_fetchPc_pc_30_11;
wire _zz__zz_decode_IS_RS2_SIGNED_2;
wire _zz_decode_RS2_2_25_9;
wire _zz_decode_RS2_2_26_9;
wire _zz_decode_RS2_2_27_9;
wire _zz_decode_RS2_2_28_9;
wire _zz_decode_RS2_2_29_9;
wire _zz_decode_RS2_2_30_9;
wire _zz_memory_DivPlugin_div_result_3_21_12;
wire _zz_memory_DivPlugin_div_result_3_4_12;
wire decode_REGFILE_WRITE_VALID_7;
wire n18952_6;
wire n18959_6;
wire n18963_6;
wire IBusCachedPlugin_fetchPc_pc_31_16;
wire n19091_8;
wire n19097_6;
wire n19103_6;
wire n19102_7;
wire n19115_6;
wire n19114_6;
wire n19184_6;
wire n20790_8;
wire n21042_10;
wire n21044_10;
wire n21046_10;
wire n21048_10;
wire n22032_15;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_42;
wire n22158_10;
wire n22131_10;
wire n22118_10;
wire IBusCachedPlugin_fetchPc_pc_20_11;
wire IBusCachedPlugin_fetchPc_pc_16_10;
wire _zz_memory_DivPlugin_div_result_3_7_12;
wire n18939_6;
wire n18934_7;
wire n18931_7;
wire n18965_6;
wire n20785_6;
wire n21064_10;
wire n19032_8;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_10;
wire n26418_7;
wire _zz_decode_RS2_0_18;
wire execute_FullBarrelShifterPlugin_reversed_0_664;
wire execute_FullBarrelShifterPlugin_reversed_0_666;
wire execute_FullBarrelShifterPlugin_reversed_0_668;
wire execute_FullBarrelShifterPlugin_reversed_0_670;
wire n19110_6;
wire n19182_6;
wire n19177_6;
wire n19174_6;
wire n22124_12;
wire n22112_13;
wire n22062_9;
wire n18978_7;
wire IBusCachedPlugin_fetchPc_pc_31_18;
wire n20306_8;
wire IBusCachedPlugin_fetchPc_pc_31_20;
wire decode_CSR_READ_OPCODE;
wire _zz__zz_decode_IS_RS2_SIGNED_3_0_10;
wire execute_FullBarrelShifterPlugin_reversed_0_672;
wire _zz_execute_SHIFT_RIGHT_1_28_6;
wire _zz_execute_SHIFT_RIGHT_1_13_8;
wire _zz_execute_SHIFT_RIGHT_1_12_12;
wire execute_FullBarrelShifterPlugin_reversed_0_674;
wire execute_FullBarrelShifterPlugin_reversed_0_676;
wire n18630_8;
wire n26418_9;
wire n19099_8;
wire CsrPlugin_mepc_31_10;
wire CsrPlugin_mcause_interrupt_10;
wire CsrPlugin_mstatus_MPP_1_10;
wire IBusCachedPlugin_fetchPc_pc_15_10;
wire n19396_10;
wire execute_FullBarrelShifterPlugin_reversed_0_678;
wire execute_FullBarrelShifterPlugin_reversed_0_680;
wire execute_FullBarrelShifterPlugin_reversed_0_684;
wire execute_FullBarrelShifterPlugin_reversed_0_686;
wire _zz_execute_SHIFT_RIGHT_1_27_9;
wire decode_RS1_15_11;
wire decode_RS2_15_11;
wire _zz_execute_SRC2_4_11_11;
wire _zz_execute_SRC2_4_12_11;
wire _zz_execute_SRC2_4_13_11;
wire _zz_execute_SRC2_4_14_11;
wire _zz_execute_SRC2_4_15_11;
wire _zz_execute_SRC2_4_16_11;
wire _zz_execute_SRC2_4_17_11;
wire _zz_execute_SRC2_4_18_11;
wire _zz_execute_SRC2_4_19_11;
wire _zz_execute_SRC2_4_20_11;
wire _zz_execute_SRC2_4_21_11;
wire _zz_execute_SRC2_4_22_11;
wire _zz_execute_SRC2_4_23_11;
wire _zz_execute_SRC2_4_24_11;
wire _zz_execute_SRC2_4_25_11;
wire _zz_execute_SRC2_4_26_11;
wire _zz_execute_SRC2_4_27_11;
wire _zz_execute_SRC2_4_28_11;
wire _zz_execute_SRC2_4_29_11;
wire _zz_execute_SRC2_4_30_11;
wire _zz_execute_SRC2_4_31_13;
wire DBusCachedPlugin_exceptionBus_valid_8;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_8;
wire _zz_decode_RS2_2_2_10;
wire _zz_decode_RS2_2_3_10;
wire _zz_decode_RS2_2_4_10;
wire _zz_decode_RS2_2_5_10;
wire _zz_decode_RS2_2_6_11;
wire _zz_decode_RS2_2_31_15;
wire memory_to_writeBack_INSTRUCTION_29_10;
wire _zz_decode_RS2_0_20;
wire _zz_execute_SRC2_4_11_13;
wire _zz_execute_SRC2_4_12_13;
wire _zz_execute_SRC2_4_13_13;
wire _zz_execute_SRC2_4_14_13;
wire _zz_execute_SRC2_4_15_13;
wire _zz_execute_SRC2_4_16_13;
wire _zz_execute_SRC2_4_17_13;
wire _zz_execute_SRC2_4_18_13;
wire _zz_execute_SRC2_4_19_13;
wire _zz_execute_SRC2_4_20_13;
wire _zz_execute_SRC2_4_21_13;
wire _zz_execute_SRC2_4_22_13;
wire _zz_execute_SRC2_4_23_13;
wire _zz_execute_SRC2_4_24_13;
wire _zz_execute_SRC2_4_25_13;
wire _zz_execute_SRC2_4_26_13;
wire _zz_execute_SRC2_4_27_13;
wire _zz_execute_SRC2_4_28_13;
wire _zz_execute_SRC2_4_29_13;
wire _zz_execute_SRC2_4_30_13;
wire _zz_execute_SRC2_4_31_15;
wire _zz_execute_SRC2_4_5_12;
wire _zz_execute_SRC2_4_6_11;
wire _zz_execute_SRC2_4_7_11;
wire _zz_execute_SRC2_4_8_11;
wire _zz_execute_SRC2_4_9_11;
wire _zz_execute_SRC2_4_10_12;
wire _zz_decode_RS2_30_16;
wire _zz_decode_RS2_1_18;
wire _zz_decode_RS2_3_19;
wire _zz_decode_RS2_5_14;
wire _zz_decode_RS2_6_14;
wire _zz_decode_RS2_2_7_10;
wire _zz_decode_RS2_2_16_11;
wire _zz_decode_RS2_2_17_11;
wire _zz_decode_RS2_2_18_11;
wire _zz_decode_RS2_2_19_11;
wire _zz_decode_RS2_2_20_11;
wire _zz_decode_RS2_2_21_11;
wire _zz_decode_RS2_2_22_11;
wire _zz_decode_RS2_2_23_11;
wire _zz_decode_RS2_2_24_11;
wire _zz_decode_RS2_2_25_11;
wire _zz_decode_RS2_2_26_11;
wire _zz_decode_RS2_2_27_11;
wire _zz_decode_RS2_2_28_11;
wire _zz_decode_RS2_2_29_11;
wire _zz_decode_RS2_2_30_11;
wire _zz_decode_RS2_2_31_17;
wire _zz_decode_RS2_3_21;
wire _zz_decode_RS2_4_18;
wire _zz_decode_RS2_25_16;
wire decode_RS1_0_9;
wire decode_RS1_1_9;
wire decode_RS1_2_9;
wire decode_RS1_3_9;
wire decode_RS1_4_9;
wire decode_RS1_7_9;
wire decode_RS1_8_9;
wire decode_RS1_9_9;
wire decode_RS1_10_9;
wire decode_RS1_11_9;
wire decode_RS1_12_9;
wire decode_RS1_13_9;
wire decode_RS1_14_9;
wire decode_RS1_15_13;
wire decode_RS1_5_11;
wire decode_RS1_6_11;
wire decode_RS1_16_11;
wire decode_RS1_17_11;
wire decode_RS1_18_11;
wire decode_RS1_19_11;
wire decode_RS1_20_11;
wire decode_RS1_21_11;
wire decode_RS1_22_11;
wire decode_RS1_23_11;
wire decode_RS1_24_11;
wire decode_RS1_25_11;
wire decode_RS1_26_11;
wire decode_RS1_27_11;
wire decode_RS1_28_11;
wire decode_RS1_29_11;
wire decode_RS1_30_11;
wire decode_RS1_31_15;
wire decode_RS2_0_9;
wire decode_RS2_1_9;
wire decode_RS2_2_9;
wire decode_RS2_3_9;
wire decode_RS2_4_9;
wire decode_RS2_7_9;
wire decode_RS2_8_9;
wire decode_RS2_9_9;
wire decode_RS2_10_9;
wire decode_RS2_11_9;
wire decode_RS2_12_9;
wire decode_RS2_13_9;
wire decode_RS2_14_9;
wire decode_RS2_15_13;
wire decode_RS2_5_11;
wire decode_RS2_6_11;
wire decode_RS2_16_11;
wire decode_RS2_17_11;
wire decode_RS2_18_11;
wire decode_RS2_19_11;
wire decode_RS2_20_11;
wire decode_RS2_21_11;
wire decode_RS2_22_11;
wire decode_RS2_23_11;
wire decode_RS2_24_11;
wire decode_RS2_25_11;
wire decode_RS2_26_11;
wire decode_RS2_27_11;
wire decode_RS2_28_11;
wire decode_RS2_29_11;
wire decode_RS2_30_11;
wire decode_RS2_31_15;
wire n20790_10;
wire n20782_13;
wire n20779_7;
wire n20776_10;
wire n21041_10;
wire n21050_10;
wire n21075_17;
wire n21036_10;
wire n21038_10;
wire n21039_12;
wire n21042_12;
wire n21046_12;
wire n21049_10;
wire n21052_10;
wire n21054_10;
wire n21056_10;
wire n21058_10;
wire n21060_10;
wire n21062_10;
wire n21065_10;
wire n26237_6;
wire execute_BranchPlugin_branch_src2_4_6;
wire memory_DivPlugin_rs1_31_10;
wire n20645_6;
wire CsrPlugin_pipelineLiberator_pcValids_1_8;
wire _zz_decode_RS2_2_7_12;
wire _zz_decode_RS2_2_8_9;
wire _zz_decode_RS2_2_9_9;
wire _zz_decode_RS2_2_10_9;
wire _zz_decode_RS2_2_11_9;
wire _zz_decode_RS2_2_12_9;
wire _zz_decode_RS2_2_13_9;
wire _zz_decode_RS2_2_14_9;
wire _zz_decode_RS2_2_15_14;
wire _zz_decode_RS2_2_16_13;
wire _zz_decode_RS2_2_17_13;
wire _zz_decode_RS2_2_18_13;
wire _zz_decode_RS2_2_19_13;
wire _zz_decode_RS2_2_20_13;
wire _zz_decode_RS2_2_21_13;
wire _zz_decode_RS2_2_22_13;
wire _zz_decode_RS2_2_23_13;
wire _zz_decode_RS2_2_24_13;
wire _zz_decode_RS2_2_25_13;
wire _zz_decode_RS2_2_26_13;
wire _zz_decode_RS2_2_27_13;
wire _zz_decode_RS2_2_28_13;
wire _zz_decode_RS2_2_29_13;
wire _zz_decode_RS2_2_30_13;
wire _zz_decode_RS2_2_31_19;
wire _zz_decode_RS2_2_31_21;
wire _zz_decode_RS2_2_0_11;
wire _zz_decode_RS2_2_1_12;
wire _zz_decode_RS2_2_2_14;
wire _zz_decode_RS2_2_3_14;
wire _zz_decode_RS2_2_4_14;
wire _zz_decode_RS2_2_5_14;
wire _zz_decode_RS2_2_6_15;
wire execute_FullBarrelShifterPlugin_reversed_0_688;
wire execute_FullBarrelShifterPlugin_reversed_0_690;
wire execute_FullBarrelShifterPlugin_reversed_0_692;
wire execute_FullBarrelShifterPlugin_reversed_0_694;
wire execute_FullBarrelShifterPlugin_reversed_0_696;
wire execute_FullBarrelShifterPlugin_reversed_0_698;
wire execute_FullBarrelShifterPlugin_reversed_0_700;
wire execute_FullBarrelShifterPlugin_reversed_0_702;
wire execute_FullBarrelShifterPlugin_reversed_0_704;
wire execute_FullBarrelShifterPlugin_reversed_0_706;
wire execute_FullBarrelShifterPlugin_reversed_0_708;
wire execute_FullBarrelShifterPlugin_reversed_0_710;
wire execute_FullBarrelShifterPlugin_reversed_0_712;
wire execute_FullBarrelShifterPlugin_reversed_0_714;
wire _zz_execute_SHIFT_RIGHT_1_31_6;
wire n7_8;
wire n7_10;
wire n25_7;
wire n25_9;
wire n8_6;
wire n24_6;
wire n11_6;
wire n21_6;
wire n12_6;
wire n20_6;
wire n13_6;
wire n19_6;
wire n14_6;
wire n18_6;
wire n30_6;
wire n29_6;
wire n28_6;
wire IBusCachedPlugin_fetchPc_output_fire_10;
wire IBusCachedPlugin_fetchPc_pc_4_14;
wire IBusCachedPlugin_fetchPc_pc_7_14;
wire IBusCachedPlugin_fetchPc_pc_10_16;
wire IBusCachedPlugin_fetchPc_pc_11_14;
wire IBusCachedPlugin_fetchPc_pc_12_10;
wire IBusCachedPlugin_fetchPc_pc_15_12;
wire IBusCachedPlugin_fetchPc_pc_16_12;
wire IBusCachedPlugin_fetchPc_pc_17_10;
wire IBusCachedPlugin_fetchPc_pc_21_10;
wire IBusCachedPlugin_fetchPc_pc_24_11;
wire IBusCachedPlugin_fetchPc_pc_26_10;
wire IBusCachedPlugin_fetchPc_pc_28_10;
wire IBusCachedPlugin_fetchPc_pc_31_22;
wire IBusCachedPlugin_fetchPc_inc_10;
wire IBusCachedPlugin_iBusRsp_stages_2_input_ready;
wire n18974_6;
wire when_IBusCachedPlugin_l256;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10;
wire _zz_memory_DivPlugin_div_result_3_28_14;
wire _zz_memory_DivPlugin_div_result_3_30_14;
wire n19107_6;
wire n22135_11;
wire n22145_8;
wire n26707_5;
wire _zz_dBus_cmd_ready_8;
wire CsrPlugin_pipelineLiberator_pcValids_0_8;
wire CsrPlugin_pipelineLiberator_pcValids_2_8;
wire CsrPlugin_mstatus_MIE_10;
wire IBusCachedPlugin_fetchPc_pc_31_24;
wire IBusCachedPlugin_fetchPc_pc_31_26;
wire DBusCachedPlugin_exceptionBus_valid;
wire memory_arbitration_isValid_11;
wire n20338_11;
wire n20576_6;
wire n20575_7;
wire _zz_decode_RS2_2_15_16;
wire when_IBusCachedPlugin_l256_11;
wire n19121_5;
wire n19118_8;
wire n19116_6;
wire n19115_8;
wire n19112_6;
wire n19109_6;
wire n19106_6;
wire n19104_6;
wire n19103_8;
wire n19101_6;
wire n19100_6;
wire n19098_6;
wire n19097_8;
wire n19096_6;
wire n19093_7;
wire n19092_7;
wire n19091_10;
wire n19090_10;
wire n19185_6;
wire n19183_6;
wire n19181_6;
wire n19180_6;
wire n19178_7;
wire n19176_6;
wire n19175_6;
wire n19173_6;
wire n19172_6;
wire n19171_6;
wire n19170_7;
wire n19168_6;
wire n19167_6;
wire n19165_7;
wire n19164_9;
wire n19163_6;
wire n19162_10;
wire n19161_6;
wire n19158_6;
wire n19157_6;
wire n19155_6;
wire n19154_8;
wire CsrPlugin_minstret_63_10;
wire n18942_6;
wire n18940_6;
wire n18938_6;
wire n18937_6;
wire n18935_7;
wire n18933_6;
wire n18932_6;
wire n18930_6;
wire n18929_6;
wire n18928_6;
wire n18927_7;
wire n18925_6;
wire n18924_6;
wire n18922_7;
wire n18921_9;
wire n18920_6;
wire n18919_6;
wire n18917_7;
wire n18915_6;
wire n18914_6;
wire n18912_6;
wire n18911_8;
wire CsrPlugin_minstret_31_12;
wire n18974_10;
wire n18971_8;
wire n18969_6;
wire n18968_6;
wire n18965_8;
wire n18962_6;
wire n18960_6;
wire n18957_6;
wire n18956_6;
wire n18954_6;
wire n18953_6;
wire n18951_6;
wire n18950_6;
wire n18948_6;
wire n18947_6;
wire n18945_7;
wire n18944_8;
wire n20611_7;
wire n20610_7;
wire n20609_5;
wire n20608_5;
wire n20607_5;
wire n20606_5;
wire n20605_5;
wire n20604_5;
wire n20603_5;
wire n20602_5;
wire n20601_5;
wire n20600_5;
wire n20599_5;
wire n20598_5;
wire n20597_5;
wire n20596_5;
wire n20595_5;
wire n20594_5;
wire n20593_5;
wire n20592_5;
wire n20591_5;
wire n20590_5;
wire n20589_5;
wire n20588_5;
wire n20587_5;
wire n20586_5;
wire n20585_5;
wire n20584_5;
wire n20583_5;
wire n20582_5;
wire n20581_5;
wire n20580_6;
wire CsrPlugin_mtval_31_10;
wire n20643_5;
wire n20642_5;
wire n20641_5;
wire n20640_5;
wire n20639_5;
wire n20638_5;
wire n20637_5;
wire n20636_5;
wire n20635_5;
wire n20634_5;
wire n20633_5;
wire n20632_5;
wire n20631_5;
wire n20630_5;
wire n20629_5;
wire n20628_5;
wire n20627_5;
wire n20626_5;
wire n20625_5;
wire n20624_5;
wire n20623_5;
wire n20622_5;
wire n20621_5;
wire n20620_5;
wire n20619_5;
wire n20618_5;
wire n20617_5;
wire n20616_5;
wire n20615_5;
wire n20614_5;
wire n20613_5;
wire n20612_6;
wire IBusCachedPlugin_fetchPc_booted;
wire toplevel_dataCache_1_io_mem_cmd_rValidN;
wire _zz_10;
wire HazardSimplePlugin_writeBackBuffer_valid;
wire CsrPlugin_mie_MEIE;
wire CsrPlugin_mie_MTIE;
wire CsrPlugin_mie_MSIE;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
wire CsrPlugin_interrupt_valid;
wire CsrPlugin_pipelineLiberator_pcValids_0;
wire CsrPlugin_pipelineLiberator_pcValids_1;
wire CsrPlugin_pipelineLiberator_pcValids_2;
wire CsrPlugin_hadException;
wire execute_CsrPlugin_wfiWake;
wire _zz_iBus_rsp_valid;
wire _zz_dBus_rsp_valid;
wire toplevel_dataCache_1_io_mem_cmd_rData_wr;
wire CsrPlugin_mip_MEIP;
wire CsrPlugin_mip_MSIP;
wire memory_DivPlugin_div_done;
wire memory_DivPlugin_div_needRevert;
wire decode_to_execute_SRC_USE_SUB_LESS;
wire decode_to_execute_MEMORY_ENABLE;
wire execute_to_memory_MEMORY_ENABLE;
wire memory_to_writeBack_MEMORY_ENABLE;
wire decode_to_execute_REGFILE_WRITE_VALID;
wire execute_to_memory_REGFILE_WRITE_VALID;
wire memory_to_writeBack_REGFILE_WRITE_VALID;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_MEMORY_WR;
wire decode_to_execute_MEMORY_MANAGMENT;
wire decode_to_execute_SRC_LESS_UNSIGNED;
wire decode_to_execute_IS_CSR;
wire decode_to_execute_IS_MUL;
wire execute_to_memory_IS_MUL;
wire memory_to_writeBack_IS_MUL;
wire decode_to_execute_IS_DIV;
wire execute_to_memory_IS_DIV;
wire decode_to_execute_IS_RS1_SIGNED;
wire decode_to_execute_SRC2_FORCE_ZERO;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2;
wire decode_to_execute_CSR_WRITE_OPCODE;
wire decode_to_execute_CSR_READ_OPCODE;
wire execute_to_memory_BRANCH_DO;
wire execute_CsrPlugin_csr_3264;
wire execute_CsrPlugin_csr_3857;
wire execute_CsrPlugin_csr_3858;
wire execute_CsrPlugin_csr_3859;
wire execute_CsrPlugin_csr_3860;
wire execute_CsrPlugin_csr_769;
wire execute_CsrPlugin_csr_768;
wire execute_CsrPlugin_csr_836;
wire execute_CsrPlugin_csr_772;
wire execute_CsrPlugin_csr_773;
wire execute_CsrPlugin_csr_833;
wire execute_CsrPlugin_csr_832;
wire execute_CsrPlugin_csr_834;
wire execute_CsrPlugin_csr_835;
wire execute_CsrPlugin_csr_2816;
wire execute_CsrPlugin_csr_2944;
wire execute_CsrPlugin_csr_2818;
wire execute_CsrPlugin_csr_2946;
wire execute_CsrPlugin_csr_3072;
wire execute_CsrPlugin_csr_3200;
wire execute_CsrPlugin_csr_3074;
wire execute_CsrPlugin_csr_3202;
wire execute_CsrPlugin_csr_3008;
wire execute_CsrPlugin_csr_4032;
wire IBusCachedPlugin_fetchPc_inc;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
wire CsrPlugin_mstatus_MIE;
wire CsrPlugin_mstatus_MPIE;
wire execute_arbitration_isValid;
wire memory_arbitration_isValid;
wire writeBack_arbitration_isValid;
wire CsrPlugin_mcause_interrupt;
wire _zz_execute_SrcPlugin_addSub_0_2;
wire _zz_execute_SrcPlugin_addSub_1_2;
wire _zz_execute_SrcPlugin_addSub_2_2;
wire _zz_execute_SrcPlugin_addSub_3_2;
wire _zz_execute_SrcPlugin_addSub_4_2;
wire _zz_execute_SrcPlugin_addSub_5_2;
wire _zz_execute_SrcPlugin_addSub_6_2;
wire _zz_execute_SrcPlugin_addSub_7_2;
wire _zz_execute_SrcPlugin_addSub_8_2;
wire _zz_execute_SrcPlugin_addSub_9_2;
wire _zz_execute_SrcPlugin_addSub_10_2;
wire _zz_execute_SrcPlugin_addSub_11_2;
wire _zz_execute_SrcPlugin_addSub_12_2;
wire _zz_execute_SrcPlugin_addSub_13_2;
wire _zz_execute_SrcPlugin_addSub_14_2;
wire _zz_execute_SrcPlugin_addSub_15_2;
wire _zz_execute_SrcPlugin_addSub_16_2;
wire _zz_execute_SrcPlugin_addSub_17_2;
wire _zz_execute_SrcPlugin_addSub_18_2;
wire _zz_execute_SrcPlugin_addSub_19_2;
wire _zz_execute_SrcPlugin_addSub_20_2;
wire _zz_execute_SrcPlugin_addSub_21_2;
wire _zz_execute_SrcPlugin_addSub_22_2;
wire _zz_execute_SrcPlugin_addSub_23_2;
wire _zz_execute_SrcPlugin_addSub_24_2;
wire _zz_execute_SrcPlugin_addSub_25_2;
wire _zz_execute_SrcPlugin_addSub_26_2;
wire _zz_execute_SrcPlugin_addSub_27_2;
wire _zz_execute_SrcPlugin_addSub_28_2;
wire _zz_execute_SrcPlugin_addSub_29_2;
wire _zz_execute_SrcPlugin_addSub_30_2;
wire _zz_execute_SrcPlugin_addSub_31_0_COUT;
wire IBusCachedPlugin_predictionJumpInterface_payload_2_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_3_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_4_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_5_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_6_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_7_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_8_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_9_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_10_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_11_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_12_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_13_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_14_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_15_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_16_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_17_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_18_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_19_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_20_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_21_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_22_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_23_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_24_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_25_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_26_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_27_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_28_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_29_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_30_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT;
wire execute_BranchPlugin_branchAdder_0_2;
wire execute_BranchPlugin_branchAdder_1_2;
wire execute_BranchPlugin_branchAdder_2_2;
wire execute_BranchPlugin_branchAdder_3_2;
wire execute_BranchPlugin_branchAdder_4_2;
wire execute_BranchPlugin_branchAdder_5_2;
wire execute_BranchPlugin_branchAdder_6_2;
wire execute_BranchPlugin_branchAdder_7_2;
wire execute_BranchPlugin_branchAdder_8_2;
wire execute_BranchPlugin_branchAdder_9_2;
wire execute_BranchPlugin_branchAdder_10_2;
wire execute_BranchPlugin_branchAdder_11_2;
wire execute_BranchPlugin_branchAdder_12_2;
wire execute_BranchPlugin_branchAdder_13_2;
wire execute_BranchPlugin_branchAdder_14_2;
wire execute_BranchPlugin_branchAdder_15_2;
wire execute_BranchPlugin_branchAdder_16_2;
wire execute_BranchPlugin_branchAdder_17_2;
wire execute_BranchPlugin_branchAdder_18_2;
wire execute_BranchPlugin_branchAdder_19_2;
wire execute_BranchPlugin_branchAdder_20_2;
wire execute_BranchPlugin_branchAdder_21_2;
wire execute_BranchPlugin_branchAdder_22_2;
wire execute_BranchPlugin_branchAdder_23_2;
wire execute_BranchPlugin_branchAdder_24_2;
wire execute_BranchPlugin_branchAdder_25_2;
wire execute_BranchPlugin_branchAdder_26_2;
wire execute_BranchPlugin_branchAdder_27_2;
wire execute_BranchPlugin_branchAdder_28_2;
wire execute_BranchPlugin_branchAdder_29_2;
wire execute_BranchPlugin_branchAdder_30_2;
wire execute_BranchPlugin_branchAdder_31_0_COUT;
wire n16295_1;
wire n16295_2;
wire n16294_1;
wire n16294_2;
wire n16293_1;
wire n16293_2;
wire n16292_1;
wire n16292_2;
wire n16291_1;
wire n16291_2;
wire n16290_1;
wire n16290_0_COUT;
wire memory_MUL_LOW_16_1;
wire memory_MUL_LOW_16_2;
wire memory_MUL_LOW_17_1;
wire memory_MUL_LOW_17_2;
wire memory_MUL_LOW_18_1;
wire memory_MUL_LOW_18_2;
wire memory_MUL_LOW_19_1;
wire memory_MUL_LOW_19_2;
wire memory_MUL_LOW_20_1;
wire memory_MUL_LOW_20_2;
wire memory_MUL_LOW_21_1;
wire memory_MUL_LOW_21_2;
wire memory_MUL_LOW_22_1;
wire memory_MUL_LOW_22_2;
wire memory_MUL_LOW_23_1;
wire memory_MUL_LOW_23_2;
wire memory_MUL_LOW_24_1;
wire memory_MUL_LOW_24_2;
wire memory_MUL_LOW_25_1;
wire memory_MUL_LOW_25_2;
wire memory_MUL_LOW_26_1;
wire memory_MUL_LOW_26_2;
wire memory_MUL_LOW_27_1;
wire memory_MUL_LOW_27_2;
wire memory_MUL_LOW_28_1;
wire memory_MUL_LOW_28_2;
wire memory_MUL_LOW_29_1;
wire memory_MUL_LOW_29_2;
wire memory_MUL_LOW_30_1;
wire memory_MUL_LOW_30_2;
wire memory_MUL_LOW_31_1;
wire memory_MUL_LOW_31_2;
wire memory_MUL_LOW_32_1;
wire memory_MUL_LOW_32_2;
wire memory_MUL_LOW_33_1;
wire memory_MUL_LOW_33_2;
wire memory_MUL_LOW_34_1;
wire memory_MUL_LOW_34_2;
wire memory_MUL_LOW_35_1;
wire memory_MUL_LOW_35_2;
wire memory_MUL_LOW_36_1;
wire memory_MUL_LOW_36_2;
wire memory_MUL_LOW_37_1;
wire memory_MUL_LOW_37_2;
wire memory_MUL_LOW_38_1;
wire memory_MUL_LOW_38_2;
wire memory_MUL_LOW_39_1;
wire memory_MUL_LOW_39_2;
wire memory_MUL_LOW_40_1;
wire memory_MUL_LOW_40_2;
wire memory_MUL_LOW_41_1;
wire memory_MUL_LOW_41_2;
wire memory_MUL_LOW_42_1;
wire memory_MUL_LOW_42_2;
wire memory_MUL_LOW_43_1;
wire memory_MUL_LOW_43_2;
wire memory_MUL_LOW_44_1;
wire memory_MUL_LOW_44_2;
wire memory_MUL_LOW_45_1;
wire memory_MUL_LOW_45_2;
wire memory_MUL_LOW_46_1;
wire memory_MUL_LOW_46_2;
wire memory_MUL_LOW_47_1;
wire memory_MUL_LOW_47_2;
wire memory_MUL_LOW_48_1;
wire memory_MUL_LOW_48_2;
wire memory_MUL_LOW_49_1;
wire memory_MUL_LOW_49_2;
wire memory_MUL_LOW_50_1;
wire memory_MUL_LOW_50_2;
wire memory_MUL_LOW_51_1;
wire memory_MUL_LOW_51_0_COUT;
wire memory_MUL_LOW_16_4;
wire memory_MUL_LOW_17_4;
wire memory_MUL_LOW_18_4;
wire memory_MUL_LOW_19_4;
wire memory_MUL_LOW_20_4;
wire memory_MUL_LOW_21_4;
wire memory_MUL_LOW_22_4;
wire memory_MUL_LOW_23_4;
wire memory_MUL_LOW_24_4;
wire memory_MUL_LOW_25_4;
wire memory_MUL_LOW_26_4;
wire memory_MUL_LOW_27_4;
wire memory_MUL_LOW_28_4;
wire memory_MUL_LOW_29_4;
wire memory_MUL_LOW_30_4;
wire memory_MUL_LOW_31_4;
wire memory_MUL_LOW_32_4;
wire memory_MUL_LOW_33_4;
wire memory_MUL_LOW_34_4;
wire memory_MUL_LOW_35_4;
wire memory_MUL_LOW_36_4;
wire memory_MUL_LOW_37_4;
wire memory_MUL_LOW_38_4;
wire memory_MUL_LOW_39_4;
wire memory_MUL_LOW_40_4;
wire memory_MUL_LOW_41_4;
wire memory_MUL_LOW_42_4;
wire memory_MUL_LOW_43_4;
wire memory_MUL_LOW_44_4;
wire memory_MUL_LOW_45_4;
wire memory_MUL_LOW_46_4;
wire memory_MUL_LOW_47_4;
wire memory_MUL_LOW_48_4;
wire memory_MUL_LOW_49_4;
wire memory_MUL_LOW_50_4;
wire memory_MUL_LOW_51_1_COUT;
wire writeBack_MulPlugin_result_32_3;
wire writeBack_MulPlugin_result_33_3;
wire writeBack_MulPlugin_result_34_3;
wire writeBack_MulPlugin_result_35_3;
wire writeBack_MulPlugin_result_36_3;
wire writeBack_MulPlugin_result_37_3;
wire writeBack_MulPlugin_result_38_3;
wire writeBack_MulPlugin_result_39_3;
wire writeBack_MulPlugin_result_40_3;
wire writeBack_MulPlugin_result_41_3;
wire writeBack_MulPlugin_result_42_3;
wire writeBack_MulPlugin_result_43_3;
wire writeBack_MulPlugin_result_44_3;
wire writeBack_MulPlugin_result_45_3;
wire writeBack_MulPlugin_result_46_3;
wire writeBack_MulPlugin_result_47_3;
wire writeBack_MulPlugin_result_48_3;
wire writeBack_MulPlugin_result_49_3;
wire writeBack_MulPlugin_result_50_3;
wire writeBack_MulPlugin_result_51_3;
wire writeBack_MulPlugin_result_52_3;
wire writeBack_MulPlugin_result_53_3;
wire writeBack_MulPlugin_result_54_3;
wire writeBack_MulPlugin_result_55_3;
wire writeBack_MulPlugin_result_56_3;
wire writeBack_MulPlugin_result_57_3;
wire writeBack_MulPlugin_result_58_3;
wire writeBack_MulPlugin_result_59_3;
wire writeBack_MulPlugin_result_60_3;
wire writeBack_MulPlugin_result_61_3;
wire writeBack_MulPlugin_result_62_3;
wire writeBack_MulPlugin_result_63_0_COUT;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT;
wire n15079_1_SUM;
wire n15079_3;
wire n15080_1_SUM;
wire n15080_3;
wire n15081_1_SUM;
wire n15081_3;
wire n15082_1_SUM;
wire n15082_3;
wire n15083_1_SUM;
wire n15083_3;
wire n15085_1_SUM;
wire n15085_3;
wire n15086_1_SUM;
wire n15086_3;
wire n15087_1_SUM;
wire n15087_3;
wire n15088_1_SUM;
wire n15088_3;
wire n15089_1_SUM;
wire n15089_3;
wire n15092_1_SUM;
wire n15092_3;
wire n15093_1_SUM;
wire n15093_3;
wire n15094_1_SUM;
wire n15094_3;
wire n15095_1_SUM;
wire n15095_3;
wire n15096_1_SUM;
wire n15096_3;
wire n15098_1_SUM;
wire n15098_3;
wire n15099_1_SUM;
wire n15099_3;
wire n15100_1_SUM;
wire n15100_3;
wire n15101_1_SUM;
wire n15101_3;
wire n15102_1_SUM;
wire n15102_3;
wire n15107_1_SUM;
wire n15107_3;
wire n15108_1_SUM;
wire n15108_3;
wire n15109_1_SUM;
wire n15109_3;
wire n15110_1_SUM;
wire n15110_3;
wire n15111_1_SUM;
wire n15111_3;
wire n15113_1_SUM;
wire n15113_3;
wire n15114_1_SUM;
wire n15114_3;
wire n15115_1_SUM;
wire n15115_3;
wire n15116_1_SUM;
wire n15116_3;
wire n15117_1_SUM;
wire n15117_3;
wire n15122_1_SUM;
wire n15122_3;
wire n15123_1_SUM;
wire n15123_3;
wire n15124_1_SUM;
wire n15124_3;
wire n15125_1_SUM;
wire n15125_3;
wire n15126_1_SUM;
wire n15126_3;
wire n15128_1_SUM;
wire n15128_3;
wire n15129_1_SUM;
wire n15129_3;
wire n15130_1_SUM;
wire n15130_3;
wire n15131_1_SUM;
wire n15131_3;
wire n15132_1_SUM;
wire n15132_3;
wire n14670_1_SUM;
wire n14670_3;
wire n14671_1_SUM;
wire n14671_3;
wire n14672_1_SUM;
wire n14672_3;
wire n14673_1_SUM;
wire n14673_3;
wire n14674_1_SUM;
wire n14674_3;
wire n14675_1_SUM;
wire n14675_3;
wire n14676_1_SUM;
wire n14676_3;
wire n14677_1_SUM;
wire n14677_3;
wire n14678_1_SUM;
wire n14678_3;
wire n14679_1_SUM;
wire n14679_3;
wire n14680_1_SUM;
wire n14680_3;
wire n14681_1_SUM;
wire n14681_3;
wire n14682_1_SUM;
wire n14682_3;
wire n14683_1_SUM;
wire n14683_3;
wire n14684_1_SUM;
wire n14684_3;
wire n14685_1_SUM;
wire n14685_3;
wire n14686_1_SUM;
wire n14686_3;
wire n14687_1_SUM;
wire n14687_3;
wire n14688_1_SUM;
wire n14688_3;
wire n14689_1_SUM;
wire n14689_3;
wire n14690_1_SUM;
wire n14690_3;
wire n14691_1_SUM;
wire n14691_3;
wire n14692_1_SUM;
wire n14692_3;
wire n14693_1_SUM;
wire n14693_3;
wire n14694_1_SUM;
wire n14694_3;
wire n14695_1_SUM;
wire n14695_3;
wire n14696_1_SUM;
wire n14696_3;
wire n14697_1_SUM;
wire n14697_3;
wire n14698_1_SUM;
wire n14698_3;
wire n14699_1_SUM;
wire n14699_3;
wire n14700_1_SUM;
wire n14700_3;
wire n14701_1_SUM;
wire n14701_3;
wire n20308_6;
wire n20309_6;
wire n20310_6;
wire n20311_6;
wire n20312_6;
wire n20313_6;
wire n20314_6;
wire n20315_6;
wire n20316_6;
wire n20317_6;
wire n20318_6;
wire n20319_6;
wire n20320_6;
wire n20321_6;
wire n20322_6;
wire n20323_6;
wire n20324_6;
wire n20325_6;
wire n20326_6;
wire n20327_6;
wire n20328_6;
wire n20329_6;
wire n20330_6;
wire n20331_6;
wire n20332_6;
wire n20333_6;
wire n20334_6;
wire n20335_6;
wire n20336_6;
wire n20337_6;
wire n20338_6;
wire externalInterruptArray_regNext_2_7;
wire externalInterruptArray_regNext_1_7;
wire n21537_5;
wire n19381_6;
wire lineLoader_cmdSent;
wire _zz_when_InstructionCache_l342;
wire decodeStage_hit_valid;
wire lineLoader_write_tag_0_valid_5;
wire lineLoader_flushPending_9;
wire lineLoader_valid;
wire lineLoader_flushPending;
wire stageB_request_wr;
wire stageB_unaligned;
wire dataCache_1_io_cpu_execute_refilling;
wire stageB_flusher_waitDone;
wire n1546_5;
wire io_mem_cmd_payload_address_4_5;
wire n1248_5;
wire stage0_mask_3_3;
wire io_mem_cmd_payload_size_2_6;
wire dataCache_1_io_mem_cmd_valid;
wire io_mem_cmd_payload_size_2_8;
wire [31:0] _zz_execute_SrcPlugin_addSub_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_13;
wire [12:12] _zz__zz_decode_IS_RS2_SIGNED_46;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_72;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_96;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_117;
wire [31:0] _zz_decode_RS2;
wire [31:0] decode_RS2;
wire [31:0] decode_RS1;
wire [24:15] decode_INSTRUCTION_ANTICIPATED;
wire [31:0] _zz_decode_RS2_2;
wire [31:2] IBusCachedPlugin_fetchPc_pc;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size;
wire [31:8] _zz_execute_MEMORY_STORE_DATA_RF;
wire [29:29] _zz_decode_IS_RS2_SIGNED;
wire [11:2] execute_SrcPlugin_addSub;
wire [31:0] execute_BranchPlugin_branch_src2;
wire [31:0] _zz_CsrPlugin_csrMapping_writeDataSignal;
wire [16:16] execute_MulPlugin_aHigh;
wire [16:16] execute_MulPlugin_bHigh;
wire [31:0] memory_DivPlugin_div_stage_0_outRemainder;
wire [31:1] _zz_execute_SHIFT_RIGHT_1;
wire [31:2] _zz_execute_SRC1;
wire [4:0] _zz_execute_SRC2_4;
wire [24:24] _zz__zz_decode_IS_RS2_SIGNED_9;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_18;
wire [17:17] _zz__zz_decode_IS_RS2_SIGNED_28;
wire [9:9] _zz__zz_decode_IS_RS2_SIGNED_86;
wire [2:2] _zz__zz_decode_IS_RS2_SIGNED_125;
wire [31:1] _zz_memory_DivPlugin_div_result_3;
wire [31:0] lastStageRegFileWrite_payload_data;
wire [4:0] lastStageRegFileWrite_payload_address;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_31;
wire [31:0] execute_BranchPlugin_branch_src1;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_6;
wire [31:0] _zz_decode_RS2_1;
wire [30:15] execute_FullBarrelShifterPlugin_reversed;
wire [31:2] IBusCachedPlugin_fetchPc_pcReg;
wire [63:0] CsrPlugin_mcycle;
wire [5:0] memory_DivPlugin_div_counter_value;
wire [31:0] _zz_CsrPlugin_csrMapping_readDataInit;
wire [31:2] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_rData_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_rData_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_rData_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_rData_size;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data;
wire [3:3] CsrPlugin_interrupt_code;
wire [31:0] memory_DivPlugin_accumulator;
wire [31:0] memory_DivPlugin_div_result;
wire [31:0] memory_DivPlugin_rs2;
wire [2:0] externalInterruptArray_regNext;
wire [31:2] decode_to_execute_PC;
wire [31:2] execute_to_memory_PC;
wire [31:2] memory_to_writeBack_PC;
wire [31:0] decode_to_execute_INSTRUCTION;
wire [29:7] execute_to_memory_INSTRUCTION;
wire [29:7] memory_to_writeBack_INSTRUCTION;
wire [1:0] decode_to_execute_SRC1_CTRL;
wire [1:0] decode_to_execute_ALU_CTRL;
wire [1:0] decode_to_execute_SRC2_CTRL;
wire [0:0] decode_to_execute_ALU_BITWISE_CTRL;
wire [1:0] decode_to_execute_SHIFT_CTRL;
wire [1:0] execute_to_memory_SHIFT_CTRL;
wire [1:0] decode_to_execute_BRANCH_CTRL;
wire [1:0] decode_to_execute_ENV_CTRL;
wire [1:0] execute_to_memory_ENV_CTRL;
wire [1:0] memory_to_writeBack_ENV_CTRL;
wire [31:0] execute_RS1;
wire [31:0] execute_RS2;
wire [31:1] execute_to_memory_MEMORY_STORE_DATA_RF;
wire [31:0] dataCache_1_io_mem_cmd_payload_data;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA;
wire [31:0] execute_to_memory_SHIFT_RIGHT;
wire [31:1] execute_to_memory_BRANCH_CALC;
wire [51:0] memory_to_writeBack_MUL_LOW;
wire [29:0] CsrPlugin_mtvec_base;
wire [31:0] CsrPlugin_mscratch;
wire [31:0] iBusWishbone_DAT_MISO_regNext;
wire [31:0] dBusWishbone_DAT_MISO_regNext;
wire [1:1] CsrPlugin_mstatus_MPP;
wire [63:0] CsrPlugin_minstret;
wire [3:1] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
wire [3:0] CsrPlugin_mcause_exceptionCode;
wire [31:0] CsrPlugin_mepc;
wire [31:0] CsrPlugin_mtval;
wire [31:0] memory_DivPlugin_rs1;
wire [31:0] _zz_RegFilePlugin_regFile_port0;
wire [31:0] _zz_RegFilePlugin_regFile_port1;
wire [33:0] execute_to_memory_MUL_HL;
wire [33:0] execute_to_memory_MUL_LH;
wire [31:0] execute_to_memory_MUL_LL;
wire [31:0] memory_to_writeBack_MUL_HH;
wire [31:0] _zz_execute_SrcPlugin_addSub;
wire [31:2] IBusCachedPlugin_predictionJumpInterface_payload;
wire [31:0] execute_BranchPlugin_branchAdder;
wire [51:16] memory_MUL_LOW;
wire [63:32] writeBack_MulPlugin_result;
wire [32:0] memory_DivPlugin_div_stage_0_remainderMinusDenominator;
wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire [7:7] lineLoader_flushCounter;
wire [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire [1:0] stageB_request_size;
wire [31:5] dataCache_1_io_mem_cmd_payload_address;
wire [4:2] stageB_mmuRsp_physicalAddress;
wire [0:0] stageB_waysHitsBeforeInvalidate;
wire [3:0] dataCache_1_io_mem_cmd_payload_mask;
wire [7:7] stageB_flusher_counter;
wire [31:0] stageB_dataReadRsp_0;
wire [47:34] DOUT;
wire [47:0] CASO;
wire [26:0] SOA;
wire [47:34] DOUT_0;
wire [47:0] CASO_0;
wire [26:0] SOA_0;
wire [47:32] DOUT_1;
wire [47:0] CASO_1;
wire [26:0] SOA_1;
wire [47:32] DOUT_2;
wire [47:0] CASO_2;
wire [26:0] SOA_2;
wire VCC;
wire GND;
  LUT3 n7_s0 (
    .F(n7_4),
    .I0(n7_8),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(n7_10) 
);
defparam n7_s0.INIT=8'hD1;
  LUT3 n25_s0 (
    .F(n25_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n25_7),
    .I2(n25_9) 
);
defparam n25_s0.INIT=8'hE4;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n7_10),
    .I2(n8_6) 
);
defparam n8_s0.INIT=8'hE4;
  LUT3 n24_s0 (
    .F(n24_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n25_7),
    .I2(n24_6) 
);
defparam n24_s0.INIT=8'hD8;
  LUT3 n9_s0 (
    .F(n9_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n8_6),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_696) 
);
defparam n9_s0.INIT=8'hE4;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n24_6),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_704) 
);
defparam n23_s0.INIT=8'hD8;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_696),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_694) 
);
defparam n10_s0.INIT=8'hE4;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_704),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_706) 
);
defparam n22_s0.INIT=8'hD8;
  LUT3 n11_s0 (
    .F(n11_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_694),
    .I2(n11_6) 
);
defparam n11_s0.INIT=8'hE4;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_706),
    .I2(n21_6) 
);
defparam n21_s0.INIT=8'hD8;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n11_6),
    .I2(n12_6) 
);
defparam n12_s0.INIT=8'hE4;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n21_6),
    .I2(n20_6) 
);
defparam n20_s0.INIT=8'hD8;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n12_6),
    .I2(n13_6) 
);
defparam n13_s0.INIT=8'hE4;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n20_6),
    .I2(n19_6) 
);
defparam n19_s0.INIT=8'hD8;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n13_6),
    .I2(n14_6) 
);
defparam n14_s0.INIT=8'hE4;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n19_6),
    .I2(n18_6) 
);
defparam n18_s0.INIT=8'hD8;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n14_6),
    .I2(execute_FullBarrelShifterPlugin_reversed[15]) 
);
defparam n15_s0.INIT=8'hE4;
  LUT3 n17_s0 (
    .F(n17_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n18_6),
    .I2(execute_FullBarrelShifterPlugin_reversed[16]) 
);
defparam n17_s0.INIT=8'hD8;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n30_6),
    .I2(execute_FullBarrelShifterPlugin_reversed[30]) 
);
defparam n30_s0.INIT=8'hE4;
  LUT4 n2_s65 (
    .F(n2_69),
    .I0(n2_70),
    .I1(n14956_38),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam n2_s65.INIT=16'hEA62;
  LUT4 n3_s1 (
    .F(n3_5),
    .I0(n3_6),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n3_s1.INIT=16'hE6A2;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n30_6),
    .I2(n29_6) 
);
defparam n29_s0.INIT=8'hD8;
  LUT4 n4_s0 (
    .F(n4_3),
    .I0(n4_4),
    .I1(n14956_38),
    .I2(_zz_execute_SRC1_3_9),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n4_s0.INIT=16'hE6A2;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n29_6),
    .I2(n28_6) 
);
defparam n28_s0.INIT=8'hD8;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(n5_4),
    .I1(n14956_38),
    .I2(_zz_execute_SRC1_4_9),
    .I3(_zz_execute_SRC1[5]) 
);
defparam n5_s0.INIT=16'hE6A2;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n28_6),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_698) 
);
defparam n27_s0.INIT=8'hD8;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(n14956_38),
    .I2(_zz_execute_SRC1[6]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam n6_s0.INIT=16'hEA62;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n25_9),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_698) 
);
defparam n26_s0.INIT=8'hE4;
  LUT4 n2_s66 (
    .F(n2_70),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1[29]),
    .I3(_zz_execute_SRC1[30]) 
);
defparam n2_s66.INIT=16'h7362;
  LUT4 n3_s2 (
    .F(n3_6),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n14956_38),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam n3_s2.INIT=16'h7362;
  LUT4 n4_s1 (
    .F(n4_4),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1[27]) 
);
defparam n4_s1.INIT=16'h7632;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1[27]),
    .I3(_zz_execute_SRC1[26]) 
);
defparam n5_s1.INIT=16'h7632;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC1[25]),
    .I3(_zz_execute_SRC1[26]) 
);
defparam n6_s1.INIT=16'h7362;
  LUT3 _zz_execute_SRC2_4_4_s6 (
    .F(_zz_execute_SRC2_4_4_6),
    .I0(execute_RS2[4]),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_4_s7 (
    .F(_zz_execute_SRC2_4_4_7),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s6 (
    .F(_zz_execute_SRC2_4_3_6),
    .I0(execute_RS2[3]),
    .I1(decode_to_execute_INSTRUCTION[23]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s7 (
    .F(_zz_execute_SRC2_4_3_7),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s6 (
    .F(_zz_execute_SRC2_4_2_6),
    .I0(execute_RS2[2]),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s7 (
    .F(_zz_execute_SRC2_4_2_7),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s7.INIT=8'hCA;
  LUT2 _zz_execute_SrcPlugin_addSub_3_31_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[31]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_31_13) 
);
defparam _zz_execute_SrcPlugin_addSub_3_31_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_30_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[30]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_30_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_30_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_29_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[29]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_29_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_29_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_28_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[28]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_28_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_28_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_27_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[27]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_27_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_27_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_26_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[26]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_26_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_26_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_25_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[25]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_25_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_25_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_24_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[24]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_24_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_24_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_23_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[23]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_23_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_23_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_22_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[22]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_22_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_22_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_21_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[21]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_21_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_21_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_20_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[20]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_20_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_20_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_19_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[19]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_19_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_19_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_18_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[18]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_18_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_18_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_17_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[17]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_17_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_17_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_16_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[16]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_16_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_16_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_15_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[15]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_15_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_15_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_14_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[14]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_14_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_14_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_13_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[13]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_13_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_13_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_12_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[12]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_12_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_12_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_11_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[11]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_11_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_11_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_10_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[10]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_10_12) 
);
defparam _zz_execute_SrcPlugin_addSub_3_10_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_9_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[9]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_9_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_9_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_8_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[8]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_8_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_8_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_7_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[7]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_7_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_7_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_6_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[6]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_6_11) 
);
defparam _zz_execute_SrcPlugin_addSub_3_6_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_5_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[5]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_5_12) 
);
defparam _zz_execute_SrcPlugin_addSub_3_5_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_4_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[4]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_4_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_3_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[3]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_3_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_2_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[2]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_2_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_1_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[1]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_1_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_0_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[0]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_0_s1.INIT=4'h6;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_3_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_3_0_10) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s2.INIT=4'h4;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_4_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_3_0_10) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_4_s2.INIT=4'h4;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_13_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_13_0_s1.INIT=8'h10;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_15_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_8) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s3.INIT=16'h4000;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_46_12_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_46[12]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_2_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_46_12_s0.INIT=8'hFE;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_59_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_59),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_59_4) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_59_s0.INIT=4'hE;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_72_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_72[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_72_0_5),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_72_0_s1.INIT=16'hEE0F;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_96_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_96[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_96_0_s2.INIT=8'h40;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_101_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_101),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_101_s2.INIT=16'h1000;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_114_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_114),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_114_s0.INIT=8'h01;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_117_0_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_117[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_117_0_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_117_0_s0.INIT=8'h0E;
  LUT4 execute_BRANCH_DO_s0 (
    .F(execute_BRANCH_DO),
    .I0(execute_BRANCH_DO_4),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(execute_BRANCH_DO_5),
    .I3(decode_to_execute_PREDICTION_HAD_BRANCHED2) 
);
defparam execute_BRANCH_DO_s0.INIT=16'hABFC;
  LUT3 decode_SRC2_FORCE_ZERO_s0 (
    .F(decode_SRC2_FORCE_ZERO),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam decode_SRC2_FORCE_ZERO_s0.INIT=8'h40;
  LUT4 _zz_decode_RS2_0_s0 (
    .F(_zz_decode_RS2[0]),
    .I0(_zz_decode_RS2_0_18),
    .I1(_zz_decode_RS2_0_5),
    .I2(_zz_decode_RS2_0_6),
    .I3(_zz_decode_RS2_31_6) 
);
defparam _zz_decode_RS2_0_s0.INIT=16'h0FBB;
  LUT3 decode_RS2_15_s1 (
    .F(decode_RS2[15]),
    .I0(decode_RS2_15_5),
    .I1(_zz_decode_RS2[15]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_15_s1.INIT=8'hCA;
  LUT3 decode_RS2_14_s1 (
    .F(decode_RS2[14]),
    .I0(decode_RS2_14_5),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_14_s1.INIT=8'hCA;
  LUT3 decode_RS2_13_s1 (
    .F(decode_RS2[13]),
    .I0(decode_RS2_13_5),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_13_s1.INIT=8'hCA;
  LUT3 decode_RS2_12_s1 (
    .F(decode_RS2[12]),
    .I0(decode_RS2_12_5),
    .I1(_zz_decode_RS2[12]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_12_s1.INIT=8'hCA;
  LUT3 decode_RS2_11_s1 (
    .F(decode_RS2[11]),
    .I0(decode_RS2_11_5),
    .I1(_zz_decode_RS2[11]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_11_s1.INIT=8'hCA;
  LUT3 decode_RS2_10_s1 (
    .F(decode_RS2[10]),
    .I0(decode_RS2_10_5),
    .I1(_zz_decode_RS2[10]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_10_s1.INIT=8'hCA;
  LUT3 decode_RS2_9_s1 (
    .F(decode_RS2[9]),
    .I0(decode_RS2_9_5),
    .I1(_zz_decode_RS2[9]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_9_s1.INIT=8'hCA;
  LUT3 decode_RS2_8_s1 (
    .F(decode_RS2[8]),
    .I0(decode_RS2_8_5),
    .I1(_zz_decode_RS2[8]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_8_s1.INIT=8'hCA;
  LUT3 decode_RS2_7_s1 (
    .F(decode_RS2[7]),
    .I0(decode_RS2_7_5),
    .I1(_zz_decode_RS2[7]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_7_s1.INIT=8'hCA;
  LUT3 decode_RS2_4_s1 (
    .F(decode_RS2[4]),
    .I0(decode_RS2_4_5),
    .I1(_zz_decode_RS2[4]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_4_s1.INIT=8'hCA;
  LUT3 decode_RS2_3_s1 (
    .F(decode_RS2[3]),
    .I0(decode_RS2_3_5),
    .I1(_zz_decode_RS2[3]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_3_s1.INIT=8'hCA;
  LUT3 decode_RS2_2_s1 (
    .F(decode_RS2[2]),
    .I0(decode_RS2_2_5),
    .I1(_zz_decode_RS2[2]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_2_s1.INIT=8'hCA;
  LUT3 decode_RS2_1_s1 (
    .F(decode_RS2[1]),
    .I0(decode_RS2_1_5),
    .I1(_zz_decode_RS2[1]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_1_s1.INIT=8'hCA;
  LUT3 decode_RS2_0_s1 (
    .F(decode_RS2[0]),
    .I0(decode_RS2_0_5),
    .I1(_zz_decode_RS2[0]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_0_s1.INIT=8'hCA;
  LUT3 decode_RS1_15_s1 (
    .F(decode_RS1[15]),
    .I0(decode_RS1_15_5),
    .I1(_zz_decode_RS2[15]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_15_s1.INIT=8'hCA;
  LUT3 decode_RS1_14_s1 (
    .F(decode_RS1[14]),
    .I0(decode_RS1_14_5),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_14_s1.INIT=8'hCA;
  LUT3 decode_RS1_13_s1 (
    .F(decode_RS1[13]),
    .I0(decode_RS1_13_5),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_13_s1.INIT=8'hCA;
  LUT3 decode_RS1_12_s1 (
    .F(decode_RS1[12]),
    .I0(decode_RS1_12_5),
    .I1(_zz_decode_RS2[12]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_12_s1.INIT=8'hCA;
  LUT3 decode_RS1_11_s1 (
    .F(decode_RS1[11]),
    .I0(decode_RS1_11_5),
    .I1(_zz_decode_RS2[11]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_11_s1.INIT=8'hCA;
  LUT3 decode_RS1_10_s1 (
    .F(decode_RS1[10]),
    .I0(decode_RS1_10_5),
    .I1(_zz_decode_RS2[10]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_10_s1.INIT=8'hCA;
  LUT3 decode_RS1_9_s1 (
    .F(decode_RS1[9]),
    .I0(decode_RS1_9_5),
    .I1(_zz_decode_RS2[9]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_9_s1.INIT=8'hCA;
  LUT3 decode_RS1_8_s1 (
    .F(decode_RS1[8]),
    .I0(decode_RS1_8_5),
    .I1(_zz_decode_RS2[8]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_8_s1.INIT=8'hCA;
  LUT3 decode_RS1_7_s1 (
    .F(decode_RS1[7]),
    .I0(decode_RS1_7_5),
    .I1(_zz_decode_RS2[7]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_7_s1.INIT=8'hCA;
  LUT3 decode_RS1_4_s1 (
    .F(decode_RS1[4]),
    .I0(decode_RS1_4_5),
    .I1(_zz_decode_RS2[4]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_4_s1.INIT=8'hCA;
  LUT3 decode_RS1_3_s1 (
    .F(decode_RS1[3]),
    .I0(decode_RS1_3_5),
    .I1(_zz_decode_RS2[3]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_3_s1.INIT=8'hCA;
  LUT3 decode_RS1_2_s1 (
    .F(decode_RS1[2]),
    .I0(decode_RS1_2_5),
    .I1(_zz_decode_RS2[2]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_2_s1.INIT=8'hCA;
  LUT3 decode_RS1_1_s1 (
    .F(decode_RS1[1]),
    .I0(decode_RS1_1_5),
    .I1(_zz_decode_RS2[1]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_1_s1.INIT=8'hCA;
  LUT3 decode_RS1_0_s1 (
    .F(decode_RS1[0]),
    .I0(decode_RS1_0_5),
    .I1(_zz_decode_RS2[0]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_0_s1.INIT=8'hCA;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_23_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[23]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_23_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_22_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[22]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_22_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_21_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[21]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_21_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_20_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[20]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_20_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_19_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[19]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_19_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_18_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[18]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_18_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_17_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_17_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_16_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[16]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_16_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_15_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[15]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_15_s2.INIT=8'hAC;
  LUT4 _zz_decode_RS2_2_31_s0 (
    .F(_zz_decode_RS2_2[31]),
    .I0(_zz_decode_RS2_2_31_13),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_31_17),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_31_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_30_s0 (
    .F(_zz_decode_RS2_2[30]),
    .I0(_zz_decode_RS2_2_30_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_30_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_30_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_29_s0 (
    .F(_zz_decode_RS2_2[29]),
    .I0(_zz_decode_RS2_2_29_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_29_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_29_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_28_s0 (
    .F(_zz_decode_RS2_2[28]),
    .I0(_zz_decode_RS2_2_28_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_28_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_28_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_27_s0 (
    .F(_zz_decode_RS2_2[27]),
    .I0(_zz_decode_RS2_2_27_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_27_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_27_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_26_s0 (
    .F(_zz_decode_RS2_2[26]),
    .I0(_zz_decode_RS2_2_26_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_26_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_26_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_25_s0 (
    .F(_zz_decode_RS2_2[25]),
    .I0(_zz_decode_RS2_2_25_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_25_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_25_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_24_s0 (
    .F(_zz_decode_RS2_2[24]),
    .I0(_zz_decode_RS2_2_24_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_24_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_24_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_23_s0 (
    .F(_zz_decode_RS2_2[23]),
    .I0(_zz_decode_RS2_2_23_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_23_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_23_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_22_s0 (
    .F(_zz_decode_RS2_2[22]),
    .I0(_zz_decode_RS2_2_22_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_22_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_22_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_21_s0 (
    .F(_zz_decode_RS2_2[21]),
    .I0(_zz_decode_RS2_2_21_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_21_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_21_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_20_s0 (
    .F(_zz_decode_RS2_2[20]),
    .I0(_zz_decode_RS2_2_20_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_20_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_20_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_19_s0 (
    .F(_zz_decode_RS2_2[19]),
    .I0(_zz_decode_RS2_2_19_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_19_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_19_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_18_s0 (
    .F(_zz_decode_RS2_2[18]),
    .I0(_zz_decode_RS2_2_18_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_18_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_18_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_17_s0 (
    .F(_zz_decode_RS2_2[17]),
    .I0(_zz_decode_RS2_2_17_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_17_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_17_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_16_s0 (
    .F(_zz_decode_RS2_2[16]),
    .I0(_zz_decode_RS2_2_16_9),
    .I1(_zz_decode_RS2_2_31_5),
    .I2(_zz_decode_RS2_2_16_11),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_16_s0.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_15_s0 (
    .F(_zz_decode_RS2_2[15]),
    .I0(_zz_decode_RS2_2_15_4),
    .I1(_zz_decode_RS2_2_15_5),
    .I2(_zz_decode_RS2_2_15_16),
    .I3(_zz_decode_RS2_2_15_7) 
);
defparam _zz_decode_RS2_2_15_s0.INIT=16'h1F00;
  LUT3 _zz_decode_RS2_2_14_s0 (
    .F(_zz_decode_RS2_2[14]),
    .I0(_zz_decode_RS2_2_14_4),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(_zz_decode_RS2_2_14_5) 
);
defparam _zz_decode_RS2_2_14_s0.INIT=8'hB0;
  LUT3 _zz_decode_RS2_2_13_s0 (
    .F(_zz_decode_RS2_2[13]),
    .I0(_zz_decode_RS2_2_13_4),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(_zz_decode_RS2_2_13_5) 
);
defparam _zz_decode_RS2_2_13_s0.INIT=8'hB0;
  LUT3 _zz_decode_RS2_2_12_s0 (
    .F(_zz_decode_RS2_2[12]),
    .I0(_zz_decode_RS2_2_12_4),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(_zz_decode_RS2_2_12_5) 
);
defparam _zz_decode_RS2_2_12_s0.INIT=8'hB0;
  LUT3 _zz_decode_RS2_2_11_s0 (
    .F(_zz_decode_RS2_2[11]),
    .I0(_zz_decode_RS2_2_11_4),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(_zz_decode_RS2_2_11_5) 
);
defparam _zz_decode_RS2_2_11_s0.INIT=8'hB0;
  LUT3 _zz_decode_RS2_2_10_s0 (
    .F(_zz_decode_RS2_2[10]),
    .I0(_zz_decode_RS2_2_10_4),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(_zz_decode_RS2_2_10_5) 
);
defparam _zz_decode_RS2_2_10_s0.INIT=8'hB0;
  LUT3 _zz_decode_RS2_2_9_s0 (
    .F(_zz_decode_RS2_2[9]),
    .I0(_zz_decode_RS2_2_9_4),
    .I1(_zz_decode_RS2_2_15_16),
    .I2(_zz_decode_RS2_2_9_5) 
);
defparam _zz_decode_RS2_2_9_s0.INIT=8'hB0;
  LUT4 _zz_decode_RS2_2_8_s0 (
    .F(_zz_decode_RS2_2[8]),
    .I0(_zz_decode_RS2_2_15_5),
    .I1(_zz_decode_RS2_2_8_4),
    .I2(_zz_decode_RS2_2_15_16),
    .I3(_zz_decode_RS2_2_8_5) 
);
defparam _zz_decode_RS2_2_8_s0.INIT=16'h4F00;
  LUT3 _zz_decode_RS2_2_7_s0 (
    .F(_zz_decode_RS2_2[7]),
    .I0(_zz_decode_RS2_2_7_10),
    .I1(_zz_decode_RS2_2_7_5),
    .I2(_zz_decode_RS2_2_31_15) 
);
defparam _zz_decode_RS2_2_7_s0.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[31]),
    .I0(IBusCachedPlugin_fetchPc_pc_31_22),
    .I1(IBusCachedPlugin_fetchPc_pc_31_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s0.INIT=8'h5C;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[30]),
    .I0(IBusCachedPlugin_fetchPc_pc_30_4),
    .I1(IBusCachedPlugin_fetchPc_pc_30_5),
    .I2(IBusCachedPlugin_fetchPc_pc_30_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s0.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[29]),
    .I0(IBusCachedPlugin_fetchPc_pc_29_4),
    .I1(IBusCachedPlugin_fetchPc_pc_29_5),
    .I2(IBusCachedPlugin_fetchPc_pc_29_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s0.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[28]),
    .I0(IBusCachedPlugin_fetchPc_pc_28_4),
    .I1(IBusCachedPlugin_fetchPc_pc_28_5),
    .I2(IBusCachedPlugin_fetchPc_pc_28_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s0.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[27]),
    .I0(IBusCachedPlugin_fetchPc_pc_27_4),
    .I1(IBusCachedPlugin_fetchPc_pc_27_5),
    .I2(IBusCachedPlugin_fetchPc_pc_27_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s0.INIT=16'hF0EE;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[26]),
    .I0(IBusCachedPlugin_fetchPc_pc_26_4),
    .I1(IBusCachedPlugin_fetchPc_pc_26_10),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[25]),
    .I0(IBusCachedPlugin_fetchPc_pc_25_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(IBusCachedPlugin_fetchPc_pc_25_5),
    .I3(IBusCachedPlugin_fetchPc_pc_25_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s0.INIT=16'hFFF8;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[24]),
    .I0(IBusCachedPlugin_fetchPc_pc_24_4),
    .I1(IBusCachedPlugin_fetchPc_pc_24_11),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s0.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[23]),
    .I0(IBusCachedPlugin_fetchPc_pc_23_4),
    .I1(IBusCachedPlugin_fetchPc_pc_23_5),
    .I2(IBusCachedPlugin_fetchPc_pc_23_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s0.INIT=16'hF0EE;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[22]),
    .I0(IBusCachedPlugin_fetchPc_pc_22_4),
    .I1(IBusCachedPlugin_fetchPc_pc_22_5),
    .I2(IBusCachedPlugin_fetchPc_pc_22_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s0.INIT=8'hFE;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[21]),
    .I0(IBusCachedPlugin_fetchPc_pc_21_10),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(IBusCachedPlugin_fetchPc_pc_21_5),
    .I3(IBusCachedPlugin_fetchPc_pc_21_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s0.INIT=16'hFFF8;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[20]),
    .I0(IBusCachedPlugin_fetchPc_pc_20_4),
    .I1(IBusCachedPlugin_fetchPc_pc_20_5),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s0.INIT=8'h35;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[19]),
    .I0(IBusCachedPlugin_fetchPc_pc_19_4),
    .I1(IBusCachedPlugin_fetchPc_pc_19_5),
    .I2(IBusCachedPlugin_fetchPc_pc_19_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s0.INIT=8'hFE;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[18]),
    .I0(IBusCachedPlugin_fetchPc_pc_18_4),
    .I1(IBusCachedPlugin_fetchPc_pc_18_5),
    .I2(IBusCachedPlugin_fetchPc_pc_18_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s0.INIT=16'hF0EE;
  LUT3 IBusCachedPlugin_fetchPc_pc_17_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[17]),
    .I0(IBusCachedPlugin_fetchPc_pc_17_4),
    .I1(IBusCachedPlugin_fetchPc_pc_17_10),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s0.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[16]),
    .I0(IBusCachedPlugin_fetchPc_pc_16_4),
    .I1(IBusCachedPlugin_fetchPc_pc_16_5),
    .I2(IBusCachedPlugin_fetchPc_pc_16_12),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s0.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[15]),
    .I0(IBusCachedPlugin_fetchPc_pc_15_4),
    .I1(IBusCachedPlugin_fetchPc_pc_15_5),
    .I2(IBusCachedPlugin_fetchPc_pc_15_12),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s0.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[14]),
    .I0(IBusCachedPlugin_fetchPc_pc_14_4),
    .I1(IBusCachedPlugin_fetchPc_pc_14_5),
    .I2(IBusCachedPlugin_fetchPc_pc_14_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s0.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[13]),
    .I0(IBusCachedPlugin_fetchPc_pc_13_4),
    .I1(IBusCachedPlugin_fetchPc_pc_13_5),
    .I2(IBusCachedPlugin_fetchPc_pc_13_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s0.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[12]),
    .I0(IBusCachedPlugin_fetchPc_pc_12_4),
    .I1(IBusCachedPlugin_fetchPc_pc_12_5),
    .I2(IBusCachedPlugin_fetchPc_pc_12_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s0.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_11_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[11]),
    .I0(IBusCachedPlugin_fetchPc_pc_11_8),
    .I1(IBusCachedPlugin_fetchPc_pc_11_14),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s4.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[10]),
    .I0(IBusCachedPlugin_fetchPc_pc_10_8),
    .I1(IBusCachedPlugin_fetchPc_pc_10_9),
    .I2(IBusCachedPlugin_fetchPc_pc_10_16),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s4.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[9]),
    .I0(IBusCachedPlugin_fetchPc_pc_9_8),
    .I1(IBusCachedPlugin_fetchPc_pc_9_9),
    .I2(IBusCachedPlugin_fetchPc_pc_9_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s4.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[8]),
    .I0(IBusCachedPlugin_fetchPc_pc_8_8),
    .I1(IBusCachedPlugin_fetchPc_pc_8_9),
    .I2(IBusCachedPlugin_fetchPc_pc_8_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s4.INIT=16'h0FEE;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[7]),
    .I0(IBusCachedPlugin_fetchPc_pc_7_8),
    .I1(IBusCachedPlugin_fetchPc_pc_7_9),
    .I2(IBusCachedPlugin_fetchPc_pc_7_14),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s4.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[6]),
    .I0(IBusCachedPlugin_fetchPc_pc_6_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_20),
    .I2(IBusCachedPlugin_fetchPc_pc_6_9),
    .I3(IBusCachedPlugin_fetchPc_pc_6_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s4.INIT=16'hFFF8;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[5]),
    .I0(IBusCachedPlugin_fetchPc_pc_5_8),
    .I1(IBusCachedPlugin_fetchPc_pc_5_9),
    .I2(IBusCachedPlugin_fetchPc_pc_5_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s4.INIT=16'h0FEE;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[4]),
    .I0(IBusCachedPlugin_fetchPc_pc_4_6),
    .I1(IBusCachedPlugin_fetchPc_pc_4_14),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s2.INIT=8'h3A;
  LUT3 IBusCachedPlugin_fetchPc_pc_3_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[3]),
    .I0(IBusCachedPlugin_fetchPc_pc_3_6),
    .I1(IBusCachedPlugin_fetchPc_pc_3_7),
    .I2(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s2.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[2]),
    .I0(IBusCachedPlugin_fetchPc_pc_2_6),
    .I1(IBusCachedPlugin_fetchPc_pc_2_7),
    .I2(IBusCachedPlugin_fetchPc_pc_2_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s2.INIT=16'hF0EE;
  LUT2 when_Fetcher_l160_s0 (
    .F(when_Fetcher_l160),
    .I0(IBusCachedPlugin_fetchPc_booted),
    .I1(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam when_Fetcher_l160_s0.INIT=4'h8;
  LUT3 n13154_s0 (
    .F(n13154_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_13[0]) 
);
defparam n13154_s0.INIT=8'h2C;
  LUT3 n13239_s0 (
    .F(n13239_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13239_4) 
);
defparam n13239_s0.INIT=8'hCA;
  LUT3 n13240_s0 (
    .F(n13240_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13239_4) 
);
defparam n13240_s0.INIT=8'hCA;
  LUT3 n13241_s0 (
    .F(n13241_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13239_4) 
);
defparam n13241_s0.INIT=8'hCA;
  LUT3 n13242_s0 (
    .F(n13242_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13239_4) 
);
defparam n13242_s0.INIT=8'hCA;
  LUT3 n13243_s0 (
    .F(n13243_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13239_4) 
);
defparam n13243_s0.INIT=8'hCA;
  LUT3 n13244_s0 (
    .F(n13244_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n13239_4) 
);
defparam n13244_s0.INIT=8'hAC;
  LUT3 n13245_s0 (
    .F(n13245_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n13239_4) 
);
defparam n13245_s0.INIT=8'hAC;
  LUT3 n13246_s0 (
    .F(n13246_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n13239_4) 
);
defparam n13246_s0.INIT=8'hAC;
  LUT3 n13247_s0 (
    .F(n13247_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n13239_4) 
);
defparam n13247_s0.INIT=8'hAC;
  LUT3 n13248_s0 (
    .F(n13248_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n13239_4) 
);
defparam n13248_s0.INIT=8'hAC;
  LUT3 n13249_s0 (
    .F(n13249_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n13239_4) 
);
defparam n13249_s0.INIT=8'hAC;
  LUT3 n13250_s0 (
    .F(n13250_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n13239_4) 
);
defparam n13250_s0.INIT=8'hAC;
  LUT2 toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .I0(dataCache_1_io_mem_cmd_valid),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1.INIT=4'hB;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .I1(stageB_request_wr),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .I1(dataCache_1_io_mem_cmd_payload_address[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .I1(dataCache_1_io_mem_cmd_payload_address[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .I1(dataCache_1_io_mem_cmd_payload_address[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .I1(dataCache_1_io_mem_cmd_payload_address[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .I1(dataCache_1_io_mem_cmd_payload_address[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .I1(dataCache_1_io_mem_cmd_payload_address[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .I1(dataCache_1_io_mem_cmd_payload_address[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .I1(dataCache_1_io_mem_cmd_payload_address[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .I1(dataCache_1_io_mem_cmd_payload_address[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .I1(dataCache_1_io_mem_cmd_payload_address[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .I1(dataCache_1_io_mem_cmd_payload_address[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .I1(dataCache_1_io_mem_cmd_payload_address[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .I1(dataCache_1_io_mem_cmd_payload_address[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .I1(dataCache_1_io_mem_cmd_payload_address[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .I1(dataCache_1_io_mem_cmd_payload_address[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .I1(dataCache_1_io_mem_cmd_payload_address[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .I1(dataCache_1_io_mem_cmd_payload_address[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .I1(dataCache_1_io_mem_cmd_payload_address[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .I1(dataCache_1_io_mem_cmd_payload_address[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0.INIT=16'h44F0;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_request_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .I0(stageB_request_size[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0.INIT=16'hEEF0;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_23_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[23]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_23_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_22_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[22]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_22_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_21_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[21]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_21_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_20_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[20]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_20_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_19_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[19]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_19_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_18_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[18]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_18_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_17_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[17]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_16_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[16]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_16_s0.INIT=8'hCA;
  LUT4 _zz_decode_IS_RS2_SIGNED_29_s3 (
    .F(_zz_decode_IS_RS2_SIGNED[29]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_90),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz_decode_IS_RS2_SIGNED_29_s3.INIT=16'h1000;
  LUT2 HazardSimplePlugin_writeBackWrites_valid_s0 (
    .F(HazardSimplePlugin_writeBackWrites_valid),
    .I0(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I1(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s0.INIT=4'h8;
  LUT3 execute_SrcPlugin_addSub_11_s10 (
    .F(execute_SrcPlugin_addSub[11]),
    .I0(_zz_execute_SrcPlugin_addSub[11]),
    .I1(_zz_execute_SRC1[11]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_11_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_10_s10 (
    .F(execute_SrcPlugin_addSub[10]),
    .I0(_zz_execute_SrcPlugin_addSub[10]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_10_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_9_s10 (
    .F(execute_SrcPlugin_addSub[9]),
    .I0(_zz_execute_SrcPlugin_addSub[9]),
    .I1(_zz_execute_SRC1[9]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_9_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_8_s10 (
    .F(execute_SrcPlugin_addSub[8]),
    .I0(_zz_execute_SrcPlugin_addSub[8]),
    .I1(_zz_execute_SRC1[8]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_8_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_7_s10 (
    .F(execute_SrcPlugin_addSub[7]),
    .I0(_zz_execute_SrcPlugin_addSub[7]),
    .I1(_zz_execute_SRC1[7]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_7_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_6_s10 (
    .F(execute_SrcPlugin_addSub[6]),
    .I0(_zz_execute_SrcPlugin_addSub[6]),
    .I1(_zz_execute_SRC1[6]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_6_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_5_s10 (
    .F(execute_SrcPlugin_addSub[5]),
    .I0(_zz_execute_SrcPlugin_addSub[5]),
    .I1(_zz_execute_SRC1[5]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_5_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_4_s8 (
    .F(execute_SrcPlugin_addSub[4]),
    .I0(_zz_execute_SrcPlugin_addSub[4]),
    .I1(_zz_execute_SRC1_4_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_4_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_3_s8 (
    .F(execute_SrcPlugin_addSub[3]),
    .I0(_zz_execute_SrcPlugin_addSub[3]),
    .I1(_zz_execute_SRC1_3_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_3_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_2_s8 (
    .F(execute_SrcPlugin_addSub[2]),
    .I0(_zz_execute_SrcPlugin_addSub[2]),
    .I1(_zz_execute_SRC1[2]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_2_s8.INIT=8'hCA;
  LUT3 execute_BranchPlugin_branch_src2_19_s0 (
    .F(execute_BranchPlugin_branch_src2[19]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_19_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_18_s0 (
    .F(execute_BranchPlugin_branch_src2[18]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_18_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_17_s0 (
    .F(execute_BranchPlugin_branch_src2[17]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_17_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_16_s0 (
    .F(execute_BranchPlugin_branch_src2[16]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_16_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_15_s0 (
    .F(execute_BranchPlugin_branch_src2[15]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_15_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_14_s0 (
    .F(execute_BranchPlugin_branch_src2[14]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_14_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_13_s0 (
    .F(execute_BranchPlugin_branch_src2[13]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_13_s0.INIT=8'hF8;
  LUT3 execute_BranchPlugin_branch_src2_12_s0 (
    .F(execute_BranchPlugin_branch_src2[12]),
    .I0(execute_BranchPlugin_branch_src2_19_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_BranchPlugin_branch_src2_19_5) 
);
defparam execute_BranchPlugin_branch_src2_12_s0.INIT=8'hF8;
  LUT4 execute_BranchPlugin_branch_src2_11_s0 (
    .F(execute_BranchPlugin_branch_src2[11]),
    .I0(execute_BranchPlugin_branch_src1_31_4),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(execute_BranchPlugin_branch_src2_11_4) 
);
defparam execute_BranchPlugin_branch_src2_11_s0.INIT=16'h888F;
  LUT4 execute_BranchPlugin_branch_src2_4_s0 (
    .F(execute_BranchPlugin_branch_src2[4]),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(execute_BranchPlugin_branch_src2_4_6),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_4_s0.INIT=16'h0C0A;
  LUT4 execute_BranchPlugin_branch_src2_3_s0 (
    .F(execute_BranchPlugin_branch_src2[3]),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(decode_to_execute_INSTRUCTION[23]),
    .I2(execute_BranchPlugin_branch_src2_4_6),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_3_s0.INIT=16'h0C0A;
  LUT4 execute_BranchPlugin_branch_src2_2_s0 (
    .F(execute_BranchPlugin_branch_src2[2]),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(execute_BranchPlugin_branch_src2_4_6),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s0.INIT=16'hFCFA;
  LUT4 execute_BranchPlugin_branch_src2_1_s0 (
    .F(execute_BranchPlugin_branch_src2[1]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_INSTRUCTION[8]),
    .I3(execute_BranchPlugin_branch_src2_1_4) 
);
defparam execute_BranchPlugin_branch_src2_1_s0.INIT=16'hFF10;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I0(_zz_decode_RS2_31_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I0(_zz_decode_RS2_30_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I0(_zz_decode_RS2_29_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I0(_zz_decode_RS2_28_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I0(_zz_decode_RS2_27_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I0(_zz_decode_RS2_26_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I0(_zz_decode_RS2_25_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I0(_zz_decode_RS2_24_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I0(_zz_decode_RS2_23_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I0(_zz_decode_RS2_22_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I0(_zz_decode_RS2_21_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I0(_zz_decode_RS2_20_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I0(_zz_decode_RS2_19_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I0(_zz_decode_RS2_18_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I0(_zz_decode_RS2_17_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I0(_zz_decode_RS2_16_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I0(_zz_decode_RS2_15_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I0(_zz_decode_RS2_14_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I0(_zz_decode_RS2_13_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I0(_zz_decode_RS2_12_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I0(_zz_decode_RS2_11_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I0(_zz_decode_RS2_10_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I0(_zz_decode_RS2_9_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I0(_zz_decode_RS2_8_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I0(_zz_decode_RS2_7_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I0(_zz_decode_RS2_6_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I0(_zz_decode_RS2_5_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I0(_zz_decode_RS2_4_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I0(_zz_decode_RS2_3_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I0(_zz_decode_RS2_2_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I0(_zz_decode_RS2_1_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I0(_zz_decode_RS2_0_6),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0.INIT=16'h3F50;
  LUT3 execute_MulPlugin_aHigh_16_s0 (
    .F(execute_MulPlugin_aHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS1[31]) 
);
defparam execute_MulPlugin_aHigh_16_s0.INIT=8'h60;
  LUT3 execute_MulPlugin_bHigh_16_s1 (
    .F(execute_MulPlugin_bHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_RS2[31]) 
);
defparam execute_MulPlugin_bHigh_16_s1.INIT=8'h40;
  LUT4 n26876_s0 (
    .F(n26876_3),
    .I0(n26876_6),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(n20645_6),
    .I3(n19436_7) 
);
defparam n26876_s0.INIT=16'hF8FF;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_31_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_31_s0.INIT=8'hAC;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_30_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .I1(memory_DivPlugin_accumulator[29]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_30_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_29_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .I1(memory_DivPlugin_accumulator[28]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_29_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_28_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .I1(memory_DivPlugin_accumulator[27]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_28_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_27_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .I1(memory_DivPlugin_accumulator[26]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_27_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_26_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .I1(memory_DivPlugin_accumulator[25]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_26_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_25_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .I1(memory_DivPlugin_accumulator[24]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_25_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_24_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .I1(memory_DivPlugin_accumulator[23]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_24_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_23_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .I1(memory_DivPlugin_accumulator[22]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_23_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_22_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .I1(memory_DivPlugin_accumulator[21]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_22_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_21_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .I1(memory_DivPlugin_accumulator[20]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_21_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_20_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .I1(memory_DivPlugin_accumulator[19]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_20_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_19_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .I1(memory_DivPlugin_accumulator[18]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_19_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_18_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .I1(memory_DivPlugin_accumulator[17]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_18_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_17_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .I1(memory_DivPlugin_accumulator[16]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_17_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_16_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .I1(memory_DivPlugin_accumulator[15]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_16_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_15_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .I1(memory_DivPlugin_accumulator[14]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_15_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_14_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .I1(memory_DivPlugin_accumulator[13]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_14_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_13_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .I1(memory_DivPlugin_accumulator[12]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_13_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_12_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .I1(memory_DivPlugin_accumulator[11]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_12_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_11_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .I1(memory_DivPlugin_accumulator[10]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_11_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_10_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .I1(memory_DivPlugin_accumulator[9]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_10_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_9_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .I1(memory_DivPlugin_accumulator[8]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_9_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_8_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .I1(memory_DivPlugin_accumulator[7]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_8_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_7_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .I1(memory_DivPlugin_accumulator[6]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_7_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_6_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .I1(memory_DivPlugin_accumulator[5]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_6_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_5_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .I1(memory_DivPlugin_accumulator[4]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_5_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_4_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .I1(memory_DivPlugin_accumulator[3]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_4_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_3_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .I1(memory_DivPlugin_accumulator[2]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_3_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_2_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_2_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_1_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_1_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_0_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .I1(memory_DivPlugin_rs1[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_0_s0.INIT=8'hCA;
  LUT3 externalInterrupt_s0 (
    .F(externalInterrupt),
    .I0(externalInterruptArray_regNext[0]),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .I2(externalInterrupt_4) 
);
defparam externalInterrupt_s0.INIT=8'h8F;
  LUT2 when_Pipeline_l124_2_s1 (
    .F(when_Pipeline_l124_2),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I1(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam when_Pipeline_l124_2_s1.INIT=4'h4;
  LUT4 iBus_cmd_ready_s0 (
    .F(iBus_cmd_ready),
    .I0(iBus_cmd_ready_4),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(iBus_cmd_ready_5),
    .I3(iBus_cmd_ready_6) 
);
defparam iBus_cmd_ready_s0.INIT=16'h0E00;
  LUT2 _zz_dBus_cmd_ready_s0 (
    .F(_zz_dBus_cmd_ready),
    .I0(_zz_dBus_cmd_ready_4),
    .I1(main_cpu_dbus_stb) 
);
defparam _zz_dBus_cmd_ready_s0.INIT=4'h4;
  LUT4 n18913_s0 (
    .F(n18913_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(CsrPlugin_minstret[61]),
    .I2(n18913_4),
    .I3(n18911_5) 
);
defparam n18913_s0.INIT=16'hAA3C;
  LUT4 n18916_s0 (
    .F(n18916_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(CsrPlugin_minstret[58]),
    .I2(n18916_4),
    .I3(n18911_5) 
);
defparam n18916_s0.INIT=16'hAA3C;
  LUT4 n18918_s0 (
    .F(n18918_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(CsrPlugin_minstret[56]),
    .I2(n18918_4),
    .I3(n18911_5) 
);
defparam n18918_s0.INIT=16'hAA3C;
  LUT4 n18923_s0 (
    .F(n18923_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(CsrPlugin_minstret[51]),
    .I2(n18923_4),
    .I3(n18911_5) 
);
defparam n18923_s0.INIT=16'hAA3C;
  LUT4 n18926_s0 (
    .F(n18926_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(CsrPlugin_minstret[48]),
    .I2(n18926_4),
    .I3(n18911_5) 
);
defparam n18926_s0.INIT=16'hAA3C;
  LUT4 n18931_s0 (
    .F(n18931_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(CsrPlugin_minstret[43]),
    .I2(n18931_7),
    .I3(n18911_5) 
);
defparam n18931_s0.INIT=16'hAA3C;
  LUT4 n18934_s0 (
    .F(n18934_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(CsrPlugin_minstret[40]),
    .I2(n18934_7),
    .I3(n18911_5) 
);
defparam n18934_s0.INIT=16'hAA3C;
  LUT4 n18936_s0 (
    .F(n18936_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(CsrPlugin_minstret[38]),
    .I2(n18936_4),
    .I3(n18911_5) 
);
defparam n18936_s0.INIT=16'hAA3C;
  LUT4 n18939_s0 (
    .F(n18939_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(CsrPlugin_minstret[35]),
    .I2(n18939_6),
    .I3(n18911_5) 
);
defparam n18939_s0.INIT=16'hAA3C;
  LUT4 n18941_s0 (
    .F(n18941_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_minstret[33]),
    .I2(n18941_4),
    .I3(n18911_5) 
);
defparam n18941_s0.INIT=16'hAA3C;
  LUT4 n18943_s0 (
    .F(n18943_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(CsrPlugin_minstret[31]),
    .I2(n18943_4),
    .I3(n18943_5) 
);
defparam n18943_s0.INIT=16'hAA3C;
  LUT4 n18946_s0 (
    .F(n18946_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(CsrPlugin_minstret[28]),
    .I2(n18946_4),
    .I3(n18943_5) 
);
defparam n18946_s0.INIT=16'hAA3C;
  LUT4 n18949_s0 (
    .F(n18949_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(CsrPlugin_minstret[25]),
    .I2(n18949_4),
    .I3(n18943_5) 
);
defparam n18949_s0.INIT=16'hAA3C;
  LUT4 n18952_s0 (
    .F(n18952_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(CsrPlugin_minstret[22]),
    .I2(n18952_6),
    .I3(n18943_5) 
);
defparam n18952_s0.INIT=16'hAA3C;
  LUT4 n18955_s0 (
    .F(n18955_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(CsrPlugin_minstret[19]),
    .I2(n18955_4),
    .I3(n18943_5) 
);
defparam n18955_s0.INIT=16'hAA3C;
  LUT4 n18958_s0 (
    .F(n18958_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(CsrPlugin_minstret[16]),
    .I2(n18958_4),
    .I3(n18943_5) 
);
defparam n18958_s0.INIT=16'hAA3C;
  LUT4 n18959_s0 (
    .F(n18959_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(CsrPlugin_minstret[15]),
    .I2(n18959_6),
    .I3(n18943_5) 
);
defparam n18959_s0.INIT=16'hAA3C;
  LUT4 n18961_s0 (
    .F(n18961_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(CsrPlugin_minstret[13]),
    .I2(n18961_7),
    .I3(n18943_5) 
);
defparam n18961_s0.INIT=16'hAA3C;
  LUT4 n18963_s0 (
    .F(n18963_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(CsrPlugin_minstret[11]),
    .I2(n18963_6),
    .I3(n18943_5) 
);
defparam n18963_s0.INIT=16'hAA3C;
  LUT4 n18964_s0 (
    .F(n18964_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(CsrPlugin_minstret[10]),
    .I2(n18964_4),
    .I3(n18943_5) 
);
defparam n18964_s0.INIT=16'hAA3C;
  LUT4 n18966_s0 (
    .F(n18966_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(CsrPlugin_minstret[8]),
    .I2(n18966_4),
    .I3(n18943_5) 
);
defparam n18966_s0.INIT=16'hAA3C;
  LUT4 n18967_s0 (
    .F(n18967_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(CsrPlugin_minstret[7]),
    .I2(n18967_6),
    .I3(n18943_5) 
);
defparam n18967_s0.INIT=16'hAA3C;
  LUT4 n18970_s0 (
    .F(n18970_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(CsrPlugin_minstret[4]),
    .I2(n18970_4),
    .I3(n18943_5) 
);
defparam n18970_s0.INIT=16'hAA3C;
  LUT4 n18972_s0 (
    .F(n18972_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(CsrPlugin_minstret[2]),
    .I2(n18972_4),
    .I3(n18943_5) 
);
defparam n18972_s0.INIT=16'hAA3C;
  LUT4 n18973_s0 (
    .F(n18973_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_minstret[0]),
    .I2(CsrPlugin_minstret[1]),
    .I3(n18943_5) 
);
defparam n18973_s0.INIT=16'hAA3C;
  LUT4 n18978_s0 (
    .F(n18978_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(decode_to_execute_PC_31_6),
    .I3(n18978_4) 
);
defparam n18978_s0.INIT=16'h8F88;
  LUT4 n18981_s0 (
    .F(n18981_3),
    .I0(n18978_4),
    .I1(decode_to_execute_PC_31_6),
    .I2(n20645_6),
    .I3(n18981_4) 
);
defparam n18981_s0.INIT=16'h8F88;
  LUT2 n18983_s1 (
    .F(n18983_4),
    .I0(n20645_6),
    .I1(n18981_4) 
);
defparam n18983_s1.INIT=4'h8;
  LUT4 n26210_s0 (
    .F(n26210_3),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mip_MSIP),
    .I3(CsrPlugin_mie_MSIE) 
);
defparam n26210_s0.INIT=16'hF888;
  LUT4 n19028_s2 (
    .F(n19028_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(n19028_6),
    .I2(n19016_6),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam n19028_s2.INIT=16'h8F88;
  LUT4 n19029_s1 (
    .F(n19029_4),
    .I0(CsrPlugin_mstatus_MIE),
    .I1(n19016_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I3(n19028_6) 
);
defparam n19029_s1.INIT=16'hF0BB;
  LUT2 n26237_s0 (
    .F(n26237_3),
    .I0(execute_CsrPlugin_csr_772),
    .I1(n26237_6) 
);
defparam n26237_s0.INIT=4'h8;
  LUT4 n19094_s0 (
    .F(n19094_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(CsrPlugin_mcycle[27]),
    .I2(n19094_4),
    .I3(n19090_5) 
);
defparam n19094_s0.INIT=16'hAA3C;
  LUT4 n19095_s0 (
    .F(n19095_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(CsrPlugin_mcycle[26]),
    .I2(n19095_4),
    .I3(n19090_5) 
);
defparam n19095_s0.INIT=16'hAA3C;
  LUT4 n19099_s0 (
    .F(n19099_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(CsrPlugin_mcycle[22]),
    .I2(n19099_8),
    .I3(n19090_5) 
);
defparam n19099_s0.INIT=16'hAA3C;
  LUT4 n19102_s0 (
    .F(n19102_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(CsrPlugin_mcycle[19]),
    .I2(n19102_7),
    .I3(n19090_5) 
);
defparam n19102_s0.INIT=16'hAA3C;
  LUT4 n19105_s0 (
    .F(n19105_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(CsrPlugin_mcycle[16]),
    .I2(n19105_4),
    .I3(n19090_5) 
);
defparam n19105_s0.INIT=16'hAA3C;
  LUT4 n19107_s0 (
    .F(n19107_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(CsrPlugin_mcycle[14]),
    .I2(n19107_6),
    .I3(n19090_5) 
);
defparam n19107_s0.INIT=16'hAA3C;
  LUT4 n19108_s0 (
    .F(n19108_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(CsrPlugin_mcycle[13]),
    .I2(n19108_4),
    .I3(n19090_5) 
);
defparam n19108_s0.INIT=16'hAA3C;
  LUT4 n19110_s0 (
    .F(n19110_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(CsrPlugin_mcycle[11]),
    .I2(n19110_6),
    .I3(n19090_5) 
);
defparam n19110_s0.INIT=16'hAA3C;
  LUT4 n19111_s0 (
    .F(n19111_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(CsrPlugin_mcycle[10]),
    .I2(n19111_4),
    .I3(n19090_5) 
);
defparam n19111_s0.INIT=16'hAA3C;
  LUT4 n19113_s0 (
    .F(n19113_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(CsrPlugin_mcycle[8]),
    .I2(n19113_4),
    .I3(n19090_5) 
);
defparam n19113_s0.INIT=16'hAA3C;
  LUT4 n19114_s0 (
    .F(n19114_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(CsrPlugin_mcycle[7]),
    .I2(n19114_6),
    .I3(n19090_5) 
);
defparam n19114_s0.INIT=16'hAA3C;
  LUT4 n19117_s0 (
    .F(n19117_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(CsrPlugin_mcycle[4]),
    .I2(n19117_4),
    .I3(n19090_5) 
);
defparam n19117_s0.INIT=16'hAA3C;
  LUT4 n19119_s0 (
    .F(n19119_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(CsrPlugin_mcycle[2]),
    .I2(n19119_4),
    .I3(n19090_5) 
);
defparam n19119_s0.INIT=16'hAA3C;
  LUT4 n19120_s0 (
    .F(n19120_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_mcycle[0]),
    .I2(CsrPlugin_mcycle[1]),
    .I3(n19090_5) 
);
defparam n19120_s0.INIT=16'hAA3C;
  LUT4 n19156_s0 (
    .F(n19156_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(CsrPlugin_mcycle[61]),
    .I2(n19156_4),
    .I3(n19154_5) 
);
defparam n19156_s0.INIT=16'hAA3C;
  LUT4 n19159_s0 (
    .F(n19159_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(CsrPlugin_mcycle[58]),
    .I2(n19159_4),
    .I3(n19154_5) 
);
defparam n19159_s0.INIT=16'hAA3C;
  LUT4 n19160_s0 (
    .F(n19160_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(CsrPlugin_mcycle[57]),
    .I2(n19160_4),
    .I3(n19154_5) 
);
defparam n19160_s0.INIT=16'hAA3C;
  LUT4 n19166_s0 (
    .F(n19166_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(CsrPlugin_mcycle[51]),
    .I2(n19166_4),
    .I3(n19154_5) 
);
defparam n19166_s0.INIT=16'hAA3C;
  LUT4 n19169_s0 (
    .F(n19169_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(CsrPlugin_mcycle[48]),
    .I2(n19169_4),
    .I3(n19154_5) 
);
defparam n19169_s0.INIT=16'hAA3C;
  LUT4 n19174_s0 (
    .F(n19174_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(CsrPlugin_mcycle[43]),
    .I2(n19174_6),
    .I3(n19154_5) 
);
defparam n19174_s0.INIT=16'hAA3C;
  LUT4 n19177_s0 (
    .F(n19177_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(CsrPlugin_mcycle[40]),
    .I2(n19177_6),
    .I3(n19154_5) 
);
defparam n19177_s0.INIT=16'hAA3C;
  LUT4 n19179_s0 (
    .F(n19179_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(CsrPlugin_mcycle[38]),
    .I2(n19179_4),
    .I3(n19154_5) 
);
defparam n19179_s0.INIT=16'hAA3C;
  LUT4 n19182_s0 (
    .F(n19182_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(CsrPlugin_mcycle[35]),
    .I2(n19182_6),
    .I3(n19154_5) 
);
defparam n19182_s0.INIT=16'hAA3C;
  LUT4 n19184_s0 (
    .F(n19184_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_mcycle[33]),
    .I2(n19184_6),
    .I3(n19154_5) 
);
defparam n19184_s0.INIT=16'hAA3C;
  LUT2 n26368_s0 (
    .F(n26368_3),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(n26237_6) 
);
defparam n26368_s0.INIT=4'h8;
  LUT4 n26400_s0 (
    .F(n26400_3),
    .I0(iBus_cmd_ready_4),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(iBus_cmd_ready_5),
    .I3(n26400_4) 
);
defparam n26400_s0.INIT=16'h000E;
  LUT3 n19402_s0 (
    .F(n19402_3),
    .I0(main_cpu_dbus_we),
    .I1(_zz_dBus_cmd_ready_4),
    .I2(main_cpu_dbus_stb) 
);
defparam n19402_s0.INIT=8'h10;
  LUT3 n26410_s0 (
    .F(n26410_3),
    .I0(n26410_4),
    .I1(n19436_7),
    .I2(n26410_5) 
);
defparam n26410_s0.INIT=8'hBF;
  LUT4 n26411_s0 (
    .F(n26411_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I2(n19028_6),
    .I3(n19436_7) 
);
defparam n26411_s0.INIT=16'h80FF;
  LUT2 n26415_s0 (
    .F(n26415_3),
    .I0(n19436_7),
    .I1(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam n26415_s0.INIT=4'h7;
  LUT3 n20308_s8 (
    .F(n20236_4),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n20236_5) 
);
defparam n20308_s8.INIT=8'hCA;
  LUT3 n20309_s7 (
    .F(n20237_4),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(n20236_5) 
);
defparam n20309_s7.INIT=8'hCA;
  LUT3 n20310_s7 (
    .F(n20238_4),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(n20236_5) 
);
defparam n20310_s7.INIT=8'hCA;
  LUT3 n20311_s7 (
    .F(n20239_4),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(n20236_5) 
);
defparam n20311_s7.INIT=8'hCA;
  LUT3 n20312_s7 (
    .F(n20240_4),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(n20236_5) 
);
defparam n20312_s7.INIT=8'hCA;
  LUT3 n20313_s7 (
    .F(n20241_4),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(n20236_5) 
);
defparam n20313_s7.INIT=8'hCA;
  LUT3 n20314_s7 (
    .F(n20242_4),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(n20236_5) 
);
defparam n20314_s7.INIT=8'hCA;
  LUT3 n20315_s7 (
    .F(n20243_4),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n20236_5) 
);
defparam n20315_s7.INIT=8'hCA;
  LUT3 n20316_s7 (
    .F(n20244_4),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n20236_5) 
);
defparam n20316_s7.INIT=8'hCA;
  LUT3 n20317_s7 (
    .F(n20245_4),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n20236_5) 
);
defparam n20317_s7.INIT=8'hCA;
  LUT3 n20318_s7 (
    .F(n20246_4),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20236_5) 
);
defparam n20318_s7.INIT=8'hCA;
  LUT3 n20319_s7 (
    .F(n20247_4),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n20236_5) 
);
defparam n20319_s7.INIT=8'hCA;
  LUT3 n20320_s7 (
    .F(n20248_4),
    .I0(decode_to_execute_INSTRUCTION[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(n20236_5) 
);
defparam n20320_s7.INIT=8'hCA;
  LUT3 n20321_s7 (
    .F(n20249_4),
    .I0(decode_to_execute_INSTRUCTION[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(n20236_5) 
);
defparam n20321_s7.INIT=8'hCA;
  LUT3 n20322_s7 (
    .F(n20250_4),
    .I0(decode_to_execute_INSTRUCTION[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(n20236_5) 
);
defparam n20322_s7.INIT=8'hCA;
  LUT3 n20323_s7 (
    .F(n20251_4),
    .I0(decode_to_execute_INSTRUCTION[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(n20236_5) 
);
defparam n20323_s7.INIT=8'hCA;
  LUT3 n20324_s7 (
    .F(n20252_4),
    .I0(decode_to_execute_INSTRUCTION[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(n20236_5) 
);
defparam n20324_s7.INIT=8'hCA;
  LUT3 n20325_s7 (
    .F(n20253_4),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n20236_5) 
);
defparam n20325_s7.INIT=8'hCA;
  LUT3 n20326_s7 (
    .F(n20254_4),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n20236_5) 
);
defparam n20326_s7.INIT=8'hCA;
  LUT3 n20327_s7 (
    .F(n20255_4),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n20236_5) 
);
defparam n20327_s7.INIT=8'hCA;
  LUT3 n20328_s7 (
    .F(n20256_4),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I2(n20236_5) 
);
defparam n20328_s7.INIT=8'hCA;
  LUT3 n20329_s7 (
    .F(n20257_4),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I2(n20236_5) 
);
defparam n20329_s7.INIT=8'hCA;
  LUT3 n20330_s7 (
    .F(n20258_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(n20236_5) 
);
defparam n20330_s7.INIT=8'hCA;
  LUT3 n20331_s7 (
    .F(n20259_4),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(n20236_5) 
);
defparam n20331_s7.INIT=8'hCA;
  LUT3 n20332_s7 (
    .F(n20260_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(n20236_5) 
);
defparam n20332_s7.INIT=8'hCA;
  LUT3 n20333_s7 (
    .F(n20261_4),
    .I0(decode_to_execute_INSTRUCTION[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(n20236_5) 
);
defparam n20333_s7.INIT=8'hCA;
  LUT3 n20334_s7 (
    .F(n20262_4),
    .I0(decode_to_execute_INSTRUCTION[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(n20236_5) 
);
defparam n20334_s7.INIT=8'hCA;
  LUT3 n20335_s7 (
    .F(n20263_4),
    .I0(decode_to_execute_INSTRUCTION[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(n20236_5) 
);
defparam n20335_s7.INIT=8'hCA;
  LUT3 n20336_s7 (
    .F(n20264_4),
    .I0(decode_to_execute_INSTRUCTION[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(n20236_5) 
);
defparam n20336_s7.INIT=8'hCA;
  LUT3 n20337_s7 (
    .F(n20265_4),
    .I0(decode_to_execute_INSTRUCTION[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(n20236_5) 
);
defparam n20337_s7.INIT=8'hCA;
  LUT3 n20338_s8 (
    .F(n20266_4),
    .I0(decode_to_execute_INSTRUCTION[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(n20236_5) 
);
defparam n20338_s8.INIT=8'hCA;
  LUT3 n20306_s2 (
    .F(n20306_5),
    .I0(n20306_8),
    .I1(stageB_request_wr),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20306_s2.INIT=8'hC5;
  LUT3 n20339_s1 (
    .F(n20339_4),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I2(n20339_5) 
);
defparam n20339_s1.INIT=8'hF8;
  LUT4 n20577_s0 (
    .F(n20577_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .I1(CsrPlugin_hadException),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I3(n20575_5) 
);
defparam n20577_s0.INIT=16'hF088;
  LUT4 n20578_s0 (
    .F(n20578_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .I1(CsrPlugin_hadException),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I3(n20575_5) 
);
defparam n20578_s0.INIT=16'hF0BB;
  LUT4 n20579_s0 (
    .F(n20579_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_hadException),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I3(n20575_5) 
);
defparam n20579_s0.INIT=16'hF0BB;
  LUT3 n20774_s0 (
    .F(n20774_3),
    .I0(n20774_4),
    .I1(memory_DivPlugin_rs1[30]),
    .I2(n20645_6) 
);
defparam n20774_s0.INIT=8'h5C;
  LUT3 n20775_s0 (
    .F(n20775_3),
    .I0(n20775_4),
    .I1(memory_DivPlugin_rs1[29]),
    .I2(n20645_6) 
);
defparam n20775_s0.INIT=8'hAC;
  LUT4 n20776_s0 (
    .F(n20776_3),
    .I0(memory_DivPlugin_rs1[28]),
    .I1(n20776_8),
    .I2(n20776_10),
    .I3(n20645_6) 
);
defparam n20776_s0.INIT=16'h3CAA;
  LUT3 n20777_s0 (
    .F(n20777_3),
    .I0(n20777_4),
    .I1(memory_DivPlugin_rs1[27]),
    .I2(n20645_6) 
);
defparam n20777_s0.INIT=8'hAC;
  LUT3 n20778_s0 (
    .F(n20778_3),
    .I0(n20778_4),
    .I1(memory_DivPlugin_rs1[26]),
    .I2(n20645_6) 
);
defparam n20778_s0.INIT=8'hAC;
  LUT4 n20779_s0 (
    .F(n20779_3),
    .I0(memory_DivPlugin_rs1[25]),
    .I1(n20779_4),
    .I2(n20779_7),
    .I3(n20645_6) 
);
defparam n20779_s0.INIT=16'h3CAA;
  LUT3 n20780_s0 (
    .F(n20780_3),
    .I0(n20780_4),
    .I1(memory_DivPlugin_rs1[24]),
    .I2(n20645_6) 
);
defparam n20780_s0.INIT=8'hAC;
  LUT4 n20781_s0 (
    .F(n20781_3),
    .I0(memory_DivPlugin_rs1[23]),
    .I1(execute_RS1[24]),
    .I2(n20781_4),
    .I3(n20645_6) 
);
defparam n20781_s0.INIT=16'h3CAA;
  LUT4 n20782_s0 (
    .F(n20782_3),
    .I0(memory_DivPlugin_rs1[22]),
    .I1(n20782_11),
    .I2(n20782_13),
    .I3(n20645_6) 
);
defparam n20782_s0.INIT=16'h3CAA;
  LUT3 n20783_s0 (
    .F(n20783_3),
    .I0(n20783_4),
    .I1(memory_DivPlugin_rs1[21]),
    .I2(n20645_6) 
);
defparam n20783_s0.INIT=8'hAC;
  LUT3 n20784_s0 (
    .F(n20784_3),
    .I0(n20784_4),
    .I1(memory_DivPlugin_rs1[20]),
    .I2(n20645_6) 
);
defparam n20784_s0.INIT=8'hAC;
  LUT4 n20785_s0 (
    .F(n20785_3),
    .I0(memory_DivPlugin_rs1[19]),
    .I1(execute_RS1[20]),
    .I2(n20785_6),
    .I3(n20645_6) 
);
defparam n20785_s0.INIT=16'h3CAA;
  LUT3 n20786_s0 (
    .F(n20786_3),
    .I0(n20786_4),
    .I1(memory_DivPlugin_rs1[18]),
    .I2(n20645_6) 
);
defparam n20786_s0.INIT=8'hAC;
  LUT4 n20787_s0 (
    .F(n20787_3),
    .I0(memory_DivPlugin_rs1[17]),
    .I1(execute_RS1[18]),
    .I2(n20787_4),
    .I3(n20645_6) 
);
defparam n20787_s0.INIT=16'h3CAA;
  LUT3 n20788_s0 (
    .F(n20788_3),
    .I0(n20788_4),
    .I1(memory_DivPlugin_rs1[16]),
    .I2(n20645_6) 
);
defparam n20788_s0.INIT=8'hAC;
  LUT3 n20789_s0 (
    .F(n20789_3),
    .I0(n20789_4),
    .I1(memory_DivPlugin_rs1[15]),
    .I2(n20645_6) 
);
defparam n20789_s0.INIT=8'hAC;
  LUT4 n20790_s0 (
    .F(n20790_3),
    .I0(memory_DivPlugin_rs1[14]),
    .I1(n20790_4),
    .I2(n20790_10),
    .I3(n20645_6) 
);
defparam n20790_s0.INIT=16'h3CAA;
  LUT3 n20791_s0 (
    .F(n20791_3),
    .I0(n20791_4),
    .I1(memory_DivPlugin_rs1[13]),
    .I2(n20645_6) 
);
defparam n20791_s0.INIT=8'hAC;
  LUT3 n20792_s0 (
    .F(n20792_3),
    .I0(n20792_4),
    .I1(memory_DivPlugin_rs1[12]),
    .I2(n20645_6) 
);
defparam n20792_s0.INIT=8'hAC;
  LUT4 n20793_s0 (
    .F(n20793_3),
    .I0(memory_DivPlugin_rs1[11]),
    .I1(execute_RS1[12]),
    .I2(n20793_4),
    .I3(n20645_6) 
);
defparam n20793_s0.INIT=16'h3CAA;
  LUT4 n20794_s0 (
    .F(n20794_3),
    .I0(memory_DivPlugin_rs1[10]),
    .I1(execute_RS1[11]),
    .I2(n20794_4),
    .I3(n20645_6) 
);
defparam n20794_s0.INIT=16'h3CAA;
  LUT3 n20795_s0 (
    .F(n20795_3),
    .I0(n20795_4),
    .I1(memory_DivPlugin_rs1[9]),
    .I2(n20645_6) 
);
defparam n20795_s0.INIT=8'hAC;
  LUT3 n20796_s0 (
    .F(n20796_3),
    .I0(n20796_4),
    .I1(memory_DivPlugin_rs1[8]),
    .I2(n20645_6) 
);
defparam n20796_s0.INIT=8'hAC;
  LUT3 n20797_s0 (
    .F(n20797_3),
    .I0(n20797_4),
    .I1(memory_DivPlugin_rs1[7]),
    .I2(n20645_6) 
);
defparam n20797_s0.INIT=8'hAC;
  LUT3 n20798_s0 (
    .F(n20798_3),
    .I0(n20798_4),
    .I1(memory_DivPlugin_rs1[6]),
    .I2(n20645_6) 
);
defparam n20798_s0.INIT=8'hAC;
  LUT4 n20799_s0 (
    .F(n20799_3),
    .I0(memory_DivPlugin_rs1[5]),
    .I1(execute_RS1[6]),
    .I2(n20799_8),
    .I3(n20645_6) 
);
defparam n20799_s0.INIT=16'h3CAA;
  LUT3 n20800_s0 (
    .F(n20800_3),
    .I0(n20800_4),
    .I1(memory_DivPlugin_rs1[4]),
    .I2(n20645_6) 
);
defparam n20800_s0.INIT=8'hAC;
  LUT3 n20801_s0 (
    .F(n20801_3),
    .I0(n20801_4),
    .I1(memory_DivPlugin_rs1[3]),
    .I2(n20645_6) 
);
defparam n20801_s0.INIT=8'hAC;
  LUT4 n20802_s0 (
    .F(n20802_3),
    .I0(memory_DivPlugin_rs1[2]),
    .I1(execute_RS1[3]),
    .I2(n20802_4),
    .I3(n20645_6) 
);
defparam n20802_s0.INIT=16'h3CAA;
  LUT3 n20803_s0 (
    .F(n20803_3),
    .I0(n20803_4),
    .I1(memory_DivPlugin_rs1[1]),
    .I2(n20645_6) 
);
defparam n20803_s0.INIT=8'hAC;
  LUT3 n20804_s0 (
    .F(n20804_3),
    .I0(n20804_4),
    .I1(memory_DivPlugin_rs1[0]),
    .I2(n20645_6) 
);
defparam n20804_s0.INIT=8'hAC;
  LUT3 n20805_s0 (
    .F(n20805_3),
    .I0(execute_RS1[0]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .I2(n20645_6) 
);
defparam n20805_s0.INIT=8'hA3;
  LUT3 n26643_s1 (
    .F(n26643_4),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid) 
);
defparam n26643_s1.INIT=8'h40;
  LUT3 n21075_s0 (
    .F(n21075_3),
    .I0(n21075_4),
    .I1(n21075_5),
    .I2(n21075_17) 
);
defparam n21075_s0.INIT=8'h70;
  LUT2 n22024_s4 (
    .F(n22024_7),
    .I0(n22024_13),
    .I1(n22024_9) 
);
defparam n22024_s4.INIT=4'h8;
  LUT2 n22032_s6 (
    .F(n22032_9),
    .I0(n22032_15),
    .I1(n22032_11) 
);
defparam n22032_s6.INIT=4'h8;
  LUT2 n22040_s6 (
    .F(n22040_9),
    .I0(n22040_10),
    .I1(n22032_15) 
);
defparam n22040_s6.INIT=4'h8;
  LUT2 n22049_s7 (
    .F(n22049_10),
    .I0(n22032_15),
    .I1(n22049_11) 
);
defparam n22049_s7.INIT=4'h8;
  LUT2 n22057_s6 (
    .F(n22057_9),
    .I0(n22032_15),
    .I1(n22057_10) 
);
defparam n22057_s6.INIT=4'h8;
  LUT2 n22062_s3 (
    .F(n22062_6),
    .I0(n22032_11),
    .I1(n22062_9) 
);
defparam n22062_s3.INIT=4'h8;
  LUT2 n22066_s2 (
    .F(n22066_5),
    .I0(n22066_6),
    .I1(n22062_9) 
);
defparam n22066_s2.INIT=4'h8;
  LUT2 n22072_s4 (
    .F(n22072_7),
    .I0(n22057_10),
    .I1(n22072_10) 
);
defparam n22072_s4.INIT=4'h8;
  LUT2 n22077_s3 (
    .F(n22077_6),
    .I0(n22057_10),
    .I1(n22062_9) 
);
defparam n22077_s3.INIT=4'h8;
  LUT3 n22083_s4 (
    .F(n22083_7),
    .I0(n22083_8),
    .I1(n22083_9),
    .I2(n22083_13) 
);
defparam n22083_s4.INIT=8'h80;
  LUT2 n22089_s4 (
    .F(n22089_7),
    .I0(n22032_11),
    .I1(n22072_10) 
);
defparam n22089_s4.INIT=4'h8;
  LUT2 n22094_s3 (
    .F(n22094_6),
    .I0(n22066_6),
    .I1(n22072_10) 
);
defparam n22094_s3.INIT=4'h8;
  LUT2 n22100_s4 (
    .F(n22100_7),
    .I0(n22040_10),
    .I1(n22072_10) 
);
defparam n22100_s4.INIT=4'h8;
  LUT2 n22107_s5 (
    .F(n22107_8),
    .I0(n22049_11),
    .I1(n22072_10) 
);
defparam n22107_s5.INIT=4'h8;
  LUT2 n22140_s3 (
    .F(n22140_6),
    .I0(n22112_13),
    .I1(n22024_9) 
);
defparam n22140_s3.INIT=4'h8;
  LUT2 n22151_s4 (
    .F(n22151_7),
    .I0(n22024_9),
    .I1(n22124_12) 
);
defparam n22151_s4.INIT=4'h8;
  LUT3 n22166_s6 (
    .F(n22166_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(n22024_13),
    .I2(n22166_10) 
);
defparam n22166_s6.INIT=8'h80;
  LUT2 n26740_s0 (
    .F(n26740_3),
    .I0(execute_CsrPlugin_csr_773),
    .I1(n26237_6) 
);
defparam n26740_s0.INIT=4'h8;
  LUT2 n26802_s0 (
    .F(n26802_3),
    .I0(execute_CsrPlugin_csr_832),
    .I1(n26237_6) 
);
defparam n26802_s0.INIT=4'h8;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s (
    .F(_zz_execute_SHIFT_RIGHT_1[6]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s (
    .F(_zz_execute_SHIFT_RIGHT_1[7]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s (
    .F(_zz_execute_SHIFT_RIGHT_1[8]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s.INIT=16'h3533;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s (
    .F(_zz_execute_SHIFT_RIGHT_1[9]),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_10_s (
    .F(_zz_execute_SHIFT_RIGHT_1[10]),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s (
    .F(_zz_execute_SHIFT_RIGHT_1[11]),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s (
    .F(_zz_execute_SHIFT_RIGHT_1[12]),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_12),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s (
    .F(_zz_execute_SHIFT_RIGHT_1[13]),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s (
    .F(_zz_execute_SHIFT_RIGHT_1[14]),
    .I0(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s (
    .F(_zz_execute_SHIFT_RIGHT_1[15]),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_16_s (
    .F(_zz_execute_SHIFT_RIGHT_1[16]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s.INIT=16'hC5CC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s (
    .F(_zz_execute_SHIFT_RIGHT_1[17]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s (
    .F(_zz_execute_SHIFT_RIGHT_1[18]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s (
    .F(_zz_execute_SHIFT_RIGHT_1[19]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s (
    .F(_zz_execute_SHIFT_RIGHT_1[20]),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s (
    .F(_zz_execute_SHIFT_RIGHT_1[21]),
    .I0(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_22_s (
    .F(_zz_execute_SHIFT_RIGHT_1[22]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_22_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_23_s (
    .F(_zz_execute_SHIFT_RIGHT_1[23]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_23_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s (
    .F(_zz_execute_SHIFT_RIGHT_1[28]),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s (
    .F(_zz_execute_SHIFT_RIGHT_1[29]),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_30_s (
    .F(_zz_execute_SHIFT_RIGHT_1[30]),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s.INIT=16'hCACC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s (
    .F(_zz_execute_SHIFT_RIGHT_1[31]),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_4),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s.INIT=16'hACCC;
  LUT4 _zz_execute_SRC1_2_s7 (
    .F(_zz_execute_SRC1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_2_s7.INIT=16'hCF0A;
  LUT4 _zz_execute_SRC2_4_1_s6 (
    .F(_zz_execute_SRC2_4[1]),
    .I0(decode_to_execute_SRC2_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[8]),
    .I2(_zz_execute_SRC2_4_1_12),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_1_s6.INIT=16'h44F0;
  LUT4 _zz_execute_SRC2_4_0_s6 (
    .F(_zz_execute_SRC2_4[0]),
    .I0(decode_to_execute_SRC2_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[7]),
    .I2(_zz_execute_SRC2_4_0_12),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_0_s6.INIT=16'h44F0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_9_24_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_9_24_s2.INIT=16'hF044;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_18_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_18_0_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_2_8) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s1.INIT=16'hE000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_28_17_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_28_17_s1.INIT=16'h4F44;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_86_9_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_86[9]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_86_9_s1.INIT=16'hFF10;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_90_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_90),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_90_s2.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_125_2_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_125[2]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_125_2_s1.INIT=16'h88F0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_129_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_129),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_129_s1.INIT=16'h88F0;
  LUT2 n14956_s34 (
    .F(n14956_38),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n14956_s34.INIT=4'hB;
  LUT2 n19648_s1 (
    .F(n19648_4),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(n19436_7) 
);
defparam n19648_s1.INIT=4'hB;
  LUT4 n19652_s1 (
    .F(n19652_4),
    .I0(n19652_5),
    .I1(CsrPlugin_hadException),
    .I2(n19436_7),
    .I3(CsrPlugin_mstatus_MIE) 
);
defparam n19652_s1.INIT=16'h1FFF;
  LUT2 n22169_s1 (
    .F(n22169_4),
    .I0(execute_CsrPlugin_csr_836),
    .I1(n26237_6) 
);
defparam n22169_s1.INIT=4'h7;
  LUT3 n20388_s1 (
    .F(n20388_4),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam n20388_s1.INIT=8'h80;
  LUT4 decode_to_execute_PC_31_s2 (
    .F(decode_to_execute_PC_31_6),
    .I0(decode_to_execute_PC_31_7),
    .I1(execute_arbitration_isValid),
    .I2(n20645_6),
    .I3(stageB_flusher_counter[7]) 
);
defparam decode_to_execute_PC_31_s2.INIT=16'hB000;
  LUT2 n21518_s1 (
    .F(n21518_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n21518_s1.INIT=4'h4;
  LUT2 execute_arbitration_isValid_s3 (
    .F(execute_arbitration_isValid_8),
    .I0(decode_to_execute_PC_31_6),
    .I1(execute_arbitration_isValid_9) 
);
defparam execute_arbitration_isValid_s3.INIT=4'hB;
  LUT3 memory_arbitration_isValid_s3 (
    .F(memory_arbitration_isValid_8),
    .I0(n20645_6),
    .I1(n20306_8),
    .I2(memory_arbitration_isValid_11) 
);
defparam memory_arbitration_isValid_s3.INIT=8'hEF;
  LUT2 writeBack_arbitration_isValid_s3 (
    .F(writeBack_arbitration_isValid_8),
    .I0(memory_to_writeBack_INSTRUCTION_29_10),
    .I1(n1248_5) 
);
defparam writeBack_arbitration_isValid_s3.INIT=4'hB;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(n20306_8),
    .I2(n20236_5) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3.INIT=8'hEF;
  LUT3 CsrPlugin_interrupt_code_3_s2 (
    .F(CsrPlugin_interrupt_code_3_6),
    .I0(CsrPlugin_mip_MSIP),
    .I1(CsrPlugin_mie_MSIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam CsrPlugin_interrupt_code_3_s2.INIT=8'h80;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I1(execute_RS2[30]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I1(execute_RS2[29]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I1(execute_RS2[28]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I1(execute_RS2[27]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I1(execute_RS2[26]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I1(execute_RS2[25]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s7.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .I0(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I1(execute_RS2[24]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s7.INIT=8'hCA;
  LUT4 n21063_s3 (
    .F(n21063_7),
    .I0(execute_RS2[2]),
    .I1(n21064_8),
    .I2(n21065_8),
    .I3(execute_RS2[3]) 
);
defparam n21063_s3.INIT=16'h4FB0;
  LUT4 n21061_s3 (
    .F(n21061_7),
    .I0(execute_RS2[4]),
    .I1(n21062_8),
    .I2(n21065_8),
    .I3(execute_RS2[5]) 
);
defparam n21061_s3.INIT=16'h4FB0;
  LUT4 n21059_s3 (
    .F(n21059_7),
    .I0(execute_RS2[6]),
    .I1(n21065_8),
    .I2(execute_RS2[7]),
    .I3(n21060_8) 
);
defparam n21059_s3.INIT=16'h5A3C;
  LUT4 n21057_s3 (
    .F(n21057_7),
    .I0(execute_RS2[8]),
    .I1(n21065_8),
    .I2(execute_RS2[9]),
    .I3(n21058_8) 
);
defparam n21057_s3.INIT=16'h5A3C;
  LUT4 n21055_s3 (
    .F(n21055_7),
    .I0(execute_RS2[10]),
    .I1(n21065_8),
    .I2(execute_RS2[11]),
    .I3(n21056_8) 
);
defparam n21055_s3.INIT=16'h5A3C;
  LUT4 n21053_s3 (
    .F(n21053_7),
    .I0(execute_RS2[12]),
    .I1(n21065_8),
    .I2(execute_RS2[13]),
    .I3(n21054_8) 
);
defparam n21053_s3.INIT=16'h5A3C;
  LUT4 n21051_s3 (
    .F(n21051_7),
    .I0(execute_RS2[14]),
    .I1(n21065_8),
    .I2(execute_RS2[15]),
    .I3(n21052_8) 
);
defparam n21051_s3.INIT=16'h5A3C;
  LUT4 n21050_s3 (
    .F(n21050_7),
    .I0(n21050_10),
    .I1(n21052_8),
    .I2(execute_RS2[16]),
    .I3(n21065_8) 
);
defparam n21050_s3.INIT=16'h4BB4;
  LUT4 n21047_s3 (
    .F(n21047_7),
    .I0(execute_RS2[18]),
    .I1(n21048_8),
    .I2(execute_RS2[19]),
    .I3(n21065_8) 
);
defparam n21047_s3.INIT=16'h4BB4;
  LUT4 n21045_s3 (
    .F(n21045_7),
    .I0(execute_RS2[20]),
    .I1(n21046_10),
    .I2(execute_RS2[21]),
    .I3(n21065_8) 
);
defparam n21045_s3.INIT=16'h4BB4;
  LUT4 n21043_s3 (
    .F(n21043_7),
    .I0(execute_RS2[22]),
    .I1(n21065_8),
    .I2(execute_RS2[23]),
    .I3(n21044_8) 
);
defparam n21043_s3.INIT=16'h5A3C;
  LUT2 n21041_s3 (
    .F(n21041_7),
    .I0(execute_RS2[25]),
    .I1(n21041_10) 
);
defparam n21041_s3.INIT=4'h6;
  LUT4 n21040_s3 (
    .F(n21040_7),
    .I0(execute_RS2[25]),
    .I1(n21065_8),
    .I2(n21041_10),
    .I3(execute_RS2[26]) 
);
defparam n21040_s3.INIT=16'h07F8;
  LUT4 n21037_s3 (
    .F(n21037_7),
    .I0(execute_RS2[28]),
    .I1(n21065_8),
    .I2(execute_RS2[29]),
    .I3(n21038_8) 
);
defparam n21037_s3.INIT=16'h4B3C;
  LUT4 n21035_s2 (
    .F(n21035_5),
    .I0(decode_to_execute_IS_RS1_SIGNED),
    .I1(execute_RS2[30]),
    .I2(n21036_8),
    .I3(execute_RS2[31]) 
);
defparam n21035_s2.INIT=16'h75C0;
  LUT3 _zz_memory_DivPlugin_div_result_3_0_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_0_8),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_0_s3.INIT=8'hCA;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[1]),
    .I0(memory_DivPlugin_div_needRevert),
    .I1(_zz_memory_DivPlugin_div_result_3_0_8),
    .I2(_zz_memory_DivPlugin_div_result_3_1_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s3.INIT=8'h78;
  LUT2 _zz_memory_DivPlugin_div_result_3_2_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[2]),
    .I0(_zz_memory_DivPlugin_div_result_3_2_9),
    .I1(_zz_memory_DivPlugin_div_result_3_2_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s3.INIT=4'h6;
  LUT3 _zz_memory_DivPlugin_div_result_3_4_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[4]),
    .I0(_zz_memory_DivPlugin_div_result_3_4_12),
    .I1(memory_DivPlugin_div_needRevert),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s3.INIT=8'hB4;
  LUT3 _zz_memory_DivPlugin_div_result_3_5_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[5]),
    .I0(_zz_memory_DivPlugin_div_result_3_4_12),
    .I1(_zz_memory_DivPlugin_div_result_3_4_10),
    .I2(_zz_memory_DivPlugin_div_result_3_5_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s3.INIT=8'hD2;
  LUT2 _zz_memory_DivPlugin_div_result_3_6_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[6]),
    .I0(_zz_memory_DivPlugin_div_result_3_6_9),
    .I1(_zz_memory_DivPlugin_div_result_3_6_13) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s3.INIT=4'h6;
  LUT2 _zz_memory_DivPlugin_div_result_3_7_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[7]),
    .I0(_zz_memory_DivPlugin_div_result_3_7_12),
    .I1(_zz_memory_DivPlugin_div_result_3_7_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s3.INIT=4'h6;
  LUT3 _zz_memory_DivPlugin_div_result_3_8_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[8]),
    .I0(_zz_memory_DivPlugin_div_result_3_7_10),
    .I1(_zz_memory_DivPlugin_div_result_3_7_12),
    .I2(_zz_memory_DivPlugin_div_result_3_8_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s3.INIT=8'h78;
  LUT2 _zz_memory_DivPlugin_div_result_3_9_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[9]),
    .I0(_zz_memory_DivPlugin_div_result_3_9_9),
    .I1(_zz_memory_DivPlugin_div_result_3_9_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s3.INIT=4'h6;
  LUT2 _zz_memory_DivPlugin_div_result_3_12_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[12]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s3.INIT=4'h6;
  LUT3 _zz_memory_DivPlugin_div_result_3_13_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[13]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10),
    .I2(_zz_memory_DivPlugin_div_result_3_13_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s3.INIT=8'h78;
  LUT3 _zz_memory_DivPlugin_div_result_3_15_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[15]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_15_12),
    .I2(_zz_memory_DivPlugin_div_result_3_15_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s3.INIT=8'h78;
  LUT4 _zz_memory_DivPlugin_div_result_3_16_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[16]),
    .I0(_zz_memory_DivPlugin_div_result_3_15_10),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10),
    .I2(_zz_memory_DivPlugin_div_result_3_15_12),
    .I3(_zz_memory_DivPlugin_div_result_3_16_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s3.INIT=16'h7F80;
  LUT2 _zz_memory_DivPlugin_div_result_3_17_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[17]),
    .I0(_zz_memory_DivPlugin_div_result_3_17_9),
    .I1(_zz_memory_DivPlugin_div_result_3_17_13) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s3.INIT=4'h6;
  LUT3 _zz_memory_DivPlugin_div_result_3_18_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[18]),
    .I0(_zz_memory_DivPlugin_div_result_3_17_9),
    .I1(_zz_memory_DivPlugin_div_result_3_17_13),
    .I2(_zz_memory_DivPlugin_div_result_3_18_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s3.INIT=8'h78;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[20]),
    .I0(_zz_memory_DivPlugin_div_result_3_19_10),
    .I1(_zz_memory_DivPlugin_div_result_3_17_13),
    .I2(_zz_memory_DivPlugin_div_result_3_19_9),
    .I3(_zz_memory_DivPlugin_div_result_3_20_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s3.INIT=16'h7F80;
  LUT3 _zz_memory_DivPlugin_div_result_3_21_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[21]),
    .I0(_zz_memory_DivPlugin_div_result_3_17_13),
    .I1(_zz_memory_DivPlugin_div_result_3_21_12),
    .I2(_zz_memory_DivPlugin_div_result_3_21_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s3.INIT=8'h78;
  LUT3 _zz_memory_DivPlugin_div_result_3_23_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[23]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_23_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s3.INIT=8'h78;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s2 (
    .F(_zz_memory_DivPlugin_div_result_3[31]),
    .I0(_zz_memory_DivPlugin_div_result_3_30_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_10),
    .I2(_zz_memory_DivPlugin_div_result_3_30_14),
    .I3(_zz_memory_DivPlugin_div_result_3_31_7) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s2.INIT=16'h7F80;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s480 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_578),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_582) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s480.INIT=16'h7FFF;
  LUT4 n19036_s1 (
    .F(n19036_5),
    .I0(n20306_8),
    .I1(n20645_6),
    .I2(memory_arbitration_isValid),
    .I3(memory_arbitration_isValid_11) 
);
defparam n19036_s1.INIT=16'h4000;
  LUT3 n19034_s1 (
    .F(n19034_5),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_PC_31_6),
    .I2(execute_arbitration_isValid_9) 
);
defparam n19034_s1.INIT=8'h80;
  LUT4 n18630_s1 (
    .F(n18630_5),
    .I0(n18630_8),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I2(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .I3(n26418_4) 
);
defparam n18630_s1.INIT=16'h4000;
  LUT4 _zz_execute_SRC1_0_s5 (
    .F(_zz_execute_SRC1_0_10),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_0_s5.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_1_s4 (
    .F(_zz_execute_SRC1_1_9),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_1_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_3_s4 (
    .F(_zz_execute_SRC1_3_9),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_3_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_4_s4 (
    .F(_zz_execute_SRC1_4_9),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_4_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_12_s5 (
    .F(_zz_execute_SRC1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_12_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_13_s5 (
    .F(_zz_execute_SRC1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_13_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_14_s5 (
    .F(_zz_execute_SRC1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_14_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_15_s5 (
    .F(_zz_execute_SRC1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_15_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_16_s5 (
    .F(_zz_execute_SRC1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_16_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_17_s5 (
    .F(_zz_execute_SRC1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_17_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_18_s5 (
    .F(_zz_execute_SRC1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_18_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_19_s5 (
    .F(_zz_execute_SRC1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_19_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_20_s5 (
    .F(_zz_execute_SRC1[20]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(execute_RS1[20]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_20_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_21_s5 (
    .F(_zz_execute_SRC1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_21_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_22_s5 (
    .F(_zz_execute_SRC1[22]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(execute_RS1[22]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_22_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_23_s5 (
    .F(_zz_execute_SRC1[23]),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(execute_RS1[23]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_23_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_24_s5 (
    .F(_zz_execute_SRC1[24]),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(execute_RS1[24]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_24_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_25_s5 (
    .F(_zz_execute_SRC1[25]),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(execute_RS1[25]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_25_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_26_s5 (
    .F(_zz_execute_SRC1[26]),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(execute_RS1[26]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_26_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_27_s5 (
    .F(_zz_execute_SRC1[27]),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(execute_RS1[27]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_27_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_28_s5 (
    .F(_zz_execute_SRC1[28]),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(execute_RS1[28]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_28_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_29_s5 (
    .F(_zz_execute_SRC1[29]),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(execute_RS1[29]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_29_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_30_s5 (
    .F(_zz_execute_SRC1[30]),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(execute_RS1[30]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_30_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_31_s5 (
    .F(_zz_execute_SRC1[31]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_31_s5.INIT=16'h0A0C;
  LUT3 n19395_s2 (
    .F(n19395_6),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n19396_8) 
);
defparam n19395_s2.INIT=8'h60;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1.INIT=8'h0E;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I2(execute_arbitration_isValid_9) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1.INIT=8'hE0;
  LUT2 lastStageRegFileWrite_payload_data_0_s2 (
    .F(lastStageRegFileWrite_payload_data[0]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[0]) 
);
defparam lastStageRegFileWrite_payload_data_0_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_1_s2 (
    .F(lastStageRegFileWrite_payload_data[1]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[1]) 
);
defparam lastStageRegFileWrite_payload_data_1_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_2_s2 (
    .F(lastStageRegFileWrite_payload_data[2]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[2]) 
);
defparam lastStageRegFileWrite_payload_data_2_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_3_s2 (
    .F(lastStageRegFileWrite_payload_data[3]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[3]) 
);
defparam lastStageRegFileWrite_payload_data_3_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_4_s2 (
    .F(lastStageRegFileWrite_payload_data[4]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[4]) 
);
defparam lastStageRegFileWrite_payload_data_4_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_5_s2 (
    .F(lastStageRegFileWrite_payload_data[5]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[5]) 
);
defparam lastStageRegFileWrite_payload_data_5_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_6_s2 (
    .F(lastStageRegFileWrite_payload_data[6]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[6]) 
);
defparam lastStageRegFileWrite_payload_data_6_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_8_s2 (
    .F(lastStageRegFileWrite_payload_data[8]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[8]) 
);
defparam lastStageRegFileWrite_payload_data_8_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_9_s2 (
    .F(lastStageRegFileWrite_payload_data[9]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[9]) 
);
defparam lastStageRegFileWrite_payload_data_9_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_10_s2 (
    .F(lastStageRegFileWrite_payload_data[10]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[10]) 
);
defparam lastStageRegFileWrite_payload_data_10_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_11_s2 (
    .F(lastStageRegFileWrite_payload_data[11]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[11]) 
);
defparam lastStageRegFileWrite_payload_data_11_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_12_s2 (
    .F(lastStageRegFileWrite_payload_data[12]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[12]) 
);
defparam lastStageRegFileWrite_payload_data_12_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_13_s2 (
    .F(lastStageRegFileWrite_payload_data[13]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[13]) 
);
defparam lastStageRegFileWrite_payload_data_13_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_14_s2 (
    .F(lastStageRegFileWrite_payload_data[14]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[14]) 
);
defparam lastStageRegFileWrite_payload_data_14_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_15_s2 (
    .F(lastStageRegFileWrite_payload_data[15]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[15]) 
);
defparam lastStageRegFileWrite_payload_data_15_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_16_s2 (
    .F(lastStageRegFileWrite_payload_data[16]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[16]) 
);
defparam lastStageRegFileWrite_payload_data_16_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_17_s2 (
    .F(lastStageRegFileWrite_payload_data[17]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[17]) 
);
defparam lastStageRegFileWrite_payload_data_17_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_18_s2 (
    .F(lastStageRegFileWrite_payload_data[18]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[18]) 
);
defparam lastStageRegFileWrite_payload_data_18_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_19_s2 (
    .F(lastStageRegFileWrite_payload_data[19]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[19]) 
);
defparam lastStageRegFileWrite_payload_data_19_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_20_s2 (
    .F(lastStageRegFileWrite_payload_data[20]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[20]) 
);
defparam lastStageRegFileWrite_payload_data_20_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_21_s2 (
    .F(lastStageRegFileWrite_payload_data[21]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[21]) 
);
defparam lastStageRegFileWrite_payload_data_21_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_22_s2 (
    .F(lastStageRegFileWrite_payload_data[22]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[22]) 
);
defparam lastStageRegFileWrite_payload_data_22_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_23_s2 (
    .F(lastStageRegFileWrite_payload_data[23]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[23]) 
);
defparam lastStageRegFileWrite_payload_data_23_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_24_s2 (
    .F(lastStageRegFileWrite_payload_data[24]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[24]) 
);
defparam lastStageRegFileWrite_payload_data_24_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_25_s2 (
    .F(lastStageRegFileWrite_payload_data[25]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[25]) 
);
defparam lastStageRegFileWrite_payload_data_25_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_26_s2 (
    .F(lastStageRegFileWrite_payload_data[26]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[26]) 
);
defparam lastStageRegFileWrite_payload_data_26_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_27_s2 (
    .F(lastStageRegFileWrite_payload_data[27]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[27]) 
);
defparam lastStageRegFileWrite_payload_data_27_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_28_s2 (
    .F(lastStageRegFileWrite_payload_data[28]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[28]) 
);
defparam lastStageRegFileWrite_payload_data_28_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_29_s2 (
    .F(lastStageRegFileWrite_payload_data[29]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[29]) 
);
defparam lastStageRegFileWrite_payload_data_29_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_30_s2 (
    .F(lastStageRegFileWrite_payload_data[30]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[30]) 
);
defparam lastStageRegFileWrite_payload_data_30_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_31_s2 (
    .F(lastStageRegFileWrite_payload_data[31]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[31]) 
);
defparam lastStageRegFileWrite_payload_data_31_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_0_s6 (
    .F(lastStageRegFileWrite_payload_address[0]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[7]) 
);
defparam lastStageRegFileWrite_payload_address_0_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_1_s6 (
    .F(lastStageRegFileWrite_payload_address[1]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[8]) 
);
defparam lastStageRegFileWrite_payload_address_1_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_2_s6 (
    .F(lastStageRegFileWrite_payload_address[2]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[9]) 
);
defparam lastStageRegFileWrite_payload_address_2_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_3_s6 (
    .F(lastStageRegFileWrite_payload_address[3]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[10]) 
);
defparam lastStageRegFileWrite_payload_address_3_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_4_s6 (
    .F(lastStageRegFileWrite_payload_address[4]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[11]) 
);
defparam lastStageRegFileWrite_payload_address_4_s6.INIT=4'h4;
  LUT3 n19016_s2 (
    .F(n19016_6),
    .I0(memory_to_writeBack_INSTRUCTION[28]),
    .I1(memory_to_writeBack_INSTRUCTION[29]),
    .I2(n19016_7) 
);
defparam n19016_s2.INIT=8'h7F;
  LUT2 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s1 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I0(n26410_4),
    .I1(n26410_5) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s1.INIT=4'hB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s (
    .F(_zz_execute_SHIFT_RIGHT_1[1]),
    .I0(_zz_execute_SHIFT_RIGHT_1_1_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_1_8),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s.INIT=16'h0C0A;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s (
    .F(_zz_execute_SHIFT_RIGHT_1[2]),
    .I0(_zz_execute_SHIFT_RIGHT_1_2_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_2_8),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s.INIT=16'h0C0A;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s (
    .F(_zz_execute_SHIFT_RIGHT_1[3]),
    .I0(_zz_execute_SHIFT_RIGHT_1_3_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_3_8),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s.INIT=16'h0C0A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s (
    .F(_zz_execute_SHIFT_RIGHT_1[4]),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s (
    .F(_zz_execute_SHIFT_RIGHT_1[5]),
    .I0(_zz_execute_SHIFT_RIGHT_1_5_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s.INIT=8'hC5;
  LUT3 n20308_s7 (
    .F(n20308_8),
    .I0(execute_to_memory_BRANCH_CALC[31]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20308_s7.INIT=8'hCA;
  LUT3 n20309_s6 (
    .F(n20309_8),
    .I0(execute_to_memory_BRANCH_CALC[30]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20309_s6.INIT=8'hCA;
  LUT3 n20310_s6 (
    .F(n20310_8),
    .I0(execute_to_memory_BRANCH_CALC[29]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20310_s6.INIT=8'hCA;
  LUT3 n20311_s6 (
    .F(n20311_8),
    .I0(execute_to_memory_BRANCH_CALC[28]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20311_s6.INIT=8'hCA;
  LUT3 n20312_s6 (
    .F(n20312_8),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20312_s6.INIT=8'hCA;
  LUT3 n20313_s6 (
    .F(n20313_8),
    .I0(execute_to_memory_BRANCH_CALC[26]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20313_s6.INIT=8'hCA;
  LUT3 n20314_s6 (
    .F(n20314_8),
    .I0(execute_to_memory_BRANCH_CALC[25]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20314_s6.INIT=8'hCA;
  LUT3 n20315_s6 (
    .F(n20315_8),
    .I0(execute_to_memory_BRANCH_CALC[24]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20315_s6.INIT=8'hCA;
  LUT3 n20316_s6 (
    .F(n20316_8),
    .I0(execute_to_memory_BRANCH_CALC[23]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20316_s6.INIT=8'hCA;
  LUT3 n20317_s6 (
    .F(n20317_8),
    .I0(execute_to_memory_BRANCH_CALC[22]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20317_s6.INIT=8'hCA;
  LUT3 n20318_s6 (
    .F(n20318_8),
    .I0(execute_to_memory_BRANCH_CALC[21]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20318_s6.INIT=8'hCA;
  LUT3 n20319_s6 (
    .F(n20319_8),
    .I0(execute_to_memory_BRANCH_CALC[20]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20319_s6.INIT=8'hCA;
  LUT3 n20320_s6 (
    .F(n20320_8),
    .I0(execute_to_memory_BRANCH_CALC[19]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20320_s6.INIT=8'hCA;
  LUT3 n20321_s6 (
    .F(n20321_8),
    .I0(execute_to_memory_BRANCH_CALC[18]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20321_s6.INIT=8'hCA;
  LUT3 n20322_s6 (
    .F(n20322_8),
    .I0(execute_to_memory_BRANCH_CALC[17]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20322_s6.INIT=8'hCA;
  LUT3 n20323_s6 (
    .F(n20323_8),
    .I0(execute_to_memory_BRANCH_CALC[16]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20323_s6.INIT=8'hCA;
  LUT3 n20324_s6 (
    .F(n20324_8),
    .I0(execute_to_memory_BRANCH_CALC[15]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20324_s6.INIT=8'hCA;
  LUT3 n20325_s6 (
    .F(n20325_8),
    .I0(execute_to_memory_BRANCH_CALC[14]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20325_s6.INIT=8'hCA;
  LUT3 n20326_s6 (
    .F(n20326_8),
    .I0(execute_to_memory_BRANCH_CALC[13]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20326_s6.INIT=8'hCA;
  LUT3 n20327_s6 (
    .F(n20327_8),
    .I0(execute_to_memory_BRANCH_CALC[12]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20327_s6.INIT=8'hCA;
  LUT3 n20328_s6 (
    .F(n20328_8),
    .I0(execute_to_memory_BRANCH_CALC[11]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20328_s6.INIT=8'hCA;
  LUT3 n20329_s6 (
    .F(n20329_8),
    .I0(execute_to_memory_BRANCH_CALC[10]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20329_s6.INIT=8'hCA;
  LUT3 n20330_s6 (
    .F(n20330_8),
    .I0(execute_to_memory_BRANCH_CALC[9]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20330_s6.INIT=8'hCA;
  LUT3 n20331_s6 (
    .F(n20331_8),
    .I0(execute_to_memory_BRANCH_CALC[8]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20331_s6.INIT=8'hCA;
  LUT3 n20332_s6 (
    .F(n20332_8),
    .I0(execute_to_memory_BRANCH_CALC[7]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20332_s6.INIT=8'hCA;
  LUT3 n20333_s6 (
    .F(n20333_8),
    .I0(execute_to_memory_BRANCH_CALC[6]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20333_s6.INIT=8'hCA;
  LUT3 n20334_s6 (
    .F(n20334_8),
    .I0(execute_to_memory_BRANCH_CALC[5]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20334_s6.INIT=8'hCA;
  LUT3 n20335_s6 (
    .F(n20335_8),
    .I0(execute_to_memory_BRANCH_CALC[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20335_s6.INIT=8'hCA;
  LUT3 n20336_s6 (
    .F(n20336_8),
    .I0(execute_to_memory_BRANCH_CALC[3]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20336_s6.INIT=8'hCA;
  LUT3 n20337_s6 (
    .F(n20337_8),
    .I0(execute_to_memory_BRANCH_CALC[2]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20337_s6.INIT=8'hCA;
  LUT3 n20338_s7 (
    .F(n20338_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n20338_s7.INIT=8'hCA;
  LUT2 n19380_s0 (
    .F(n19380_4),
    .I0(main_cpu_ibus_adr[0]),
    .I1(main_cpu_ibus_adr[1]) 
);
defparam n19380_s0.INIT=4'h6;
  LUT3 n19379_s0 (
    .F(n19379_4),
    .I0(main_cpu_ibus_adr[0]),
    .I1(main_cpu_ibus_adr[1]),
    .I2(main_cpu_ibus_adr[2]) 
);
defparam n19379_s0.INIT=8'h78;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_2_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s4.INIT=16'hBBF0;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_2_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s5.INIT=8'h10;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_15_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s4.INIT=4'h4;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_15_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s5.INIT=8'h10;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_31_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_31_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_31_0_s3.INIT=4'h4;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_59_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_59_4),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_59_5),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_59_s1.INIT=16'h0A0C;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_72_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_72_0_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_6_0_6),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_90) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_72_0_s2.INIT=16'h008F;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_117_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_117_0_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_117_0_s1.INIT=16'hF800;
  LUT4 execute_BRANCH_DO_s1 (
    .F(execute_BRANCH_DO_4),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(execute_BranchPlugin_branch_src1_1_7),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BRANCH_DO_s1.INIT=16'h3CAA;
  LUT4 execute_BRANCH_DO_s2 (
    .F(execute_BRANCH_DO_5),
    .I0(execute_BRANCH_DO_6),
    .I1(execute_BRANCH_DO_7),
    .I2(decode_to_execute_INSTRUCTION[14]),
    .I3(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam execute_BRANCH_DO_s2.INIT=16'h3500;
  LUT2 decode_CSR_READ_OPCODE_s2 (
    .F(decode_CSR_READ_OPCODE_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(decode_CSR_READ_OPCODE_6) 
);
defparam decode_CSR_READ_OPCODE_s2.INIT=4'h4;
  LUT4 _zz_decode_RS2_31_s1 (
    .F(_zz_decode_RS2_31_4),
    .I0(_zz_decode_RS2_31_7),
    .I1(_zz_decode_RS2_31_8),
    .I2(_zz_decode_RS2_31_9),
    .I3(_zz_decode_RS2_31_10) 
);
defparam _zz_decode_RS2_31_s1.INIT=16'h7707;
  LUT3 _zz_decode_RS2_31_s2 (
    .F(_zz_decode_RS2_31_5),
    .I0(_zz_decode_RS2_31_11),
    .I1(_zz_decode_RS2_31_12),
    .I2(_zz_decode_RS2_31_13) 
);
defparam _zz_decode_RS2_31_s2.INIT=8'h80;
  LUT2 _zz_decode_RS2_31_s3 (
    .F(_zz_decode_RS2_31_6),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s3.INIT=4'h8;
  LUT4 _zz_decode_RS2_30_s1 (
    .F(_zz_decode_RS2_30_4),
    .I0(_zz_decode_RS2_30_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_30_7) 
);
defparam _zz_decode_RS2_30_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_30_s2 (
    .F(_zz_decode_RS2_30_5),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[30]),
    .I2(_zz_decode_RS2_30_9),
    .I3(_zz_decode_RS2_30_10) 
);
defparam _zz_decode_RS2_30_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_29_s1 (
    .F(_zz_decode_RS2_29_4),
    .I0(_zz_decode_RS2_29_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_29_7) 
);
defparam _zz_decode_RS2_29_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_29_s2 (
    .F(_zz_decode_RS2_29_5),
    .I0(CsrPlugin_mtval[29]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_29_8),
    .I3(_zz_decode_RS2_29_9) 
);
defparam _zz_decode_RS2_29_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_28_s1 (
    .F(_zz_decode_RS2_28_4),
    .I0(_zz_decode_RS2_28_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_28_7) 
);
defparam _zz_decode_RS2_28_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_28_s2 (
    .F(_zz_decode_RS2_28_5),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[28]),
    .I2(_zz_decode_RS2_28_8),
    .I3(_zz_decode_RS2_28_9) 
);
defparam _zz_decode_RS2_28_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_27_s1 (
    .F(_zz_decode_RS2_27_4),
    .I0(_zz_decode_RS2_27_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_27_7) 
);
defparam _zz_decode_RS2_27_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_27_s2 (
    .F(_zz_decode_RS2_27_5),
    .I0(CsrPlugin_mtval[27]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_27_8),
    .I3(_zz_decode_RS2_27_9) 
);
defparam _zz_decode_RS2_27_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_26_s1 (
    .F(_zz_decode_RS2_26_4),
    .I0(_zz_decode_RS2_26_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_26_7) 
);
defparam _zz_decode_RS2_26_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_26_s2 (
    .F(_zz_decode_RS2_26_5),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[26]),
    .I2(_zz_decode_RS2_26_8),
    .I3(_zz_decode_RS2_26_9) 
);
defparam _zz_decode_RS2_26_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_25_s1 (
    .F(_zz_decode_RS2_25_4),
    .I0(_zz_decode_RS2_25_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_25_7) 
);
defparam _zz_decode_RS2_25_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_25_s2 (
    .F(_zz_decode_RS2_25_5),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[57]),
    .I2(_zz_decode_RS2_25_9),
    .I3(_zz_decode_RS2_25_10) 
);
defparam _zz_decode_RS2_25_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_24_s1 (
    .F(_zz_decode_RS2_24_4),
    .I0(_zz_decode_RS2_24_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_24_7) 
);
defparam _zz_decode_RS2_24_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_24_s2 (
    .F(_zz_decode_RS2_24_5),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[24]),
    .I2(_zz_decode_RS2_24_8),
    .I3(_zz_decode_RS2_24_9) 
);
defparam _zz_decode_RS2_24_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_23_s1 (
    .F(_zz_decode_RS2_23_4),
    .I0(_zz_decode_RS2_23_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_23_7) 
);
defparam _zz_decode_RS2_23_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_23_s2 (
    .F(_zz_decode_RS2_23_5),
    .I0(_zz_decode_RS2_23_8),
    .I1(_zz_decode_RS2_23_9),
    .I2(_zz_decode_RS2_23_10) 
);
defparam _zz_decode_RS2_23_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_22_s1 (
    .F(_zz_decode_RS2_22_4),
    .I0(_zz_decode_RS2_22_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_22_7) 
);
defparam _zz_decode_RS2_22_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_22_s2 (
    .F(_zz_decode_RS2_22_5),
    .I0(_zz_decode_RS2_22_8),
    .I1(_zz_decode_RS2_22_9),
    .I2(_zz_decode_RS2_22_10) 
);
defparam _zz_decode_RS2_22_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_21_s1 (
    .F(_zz_decode_RS2_21_4),
    .I0(_zz_decode_RS2_21_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_21_7) 
);
defparam _zz_decode_RS2_21_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_21_s2 (
    .F(_zz_decode_RS2_21_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[21]),
    .I2(_zz_decode_RS2_21_8),
    .I3(_zz_decode_RS2_21_9) 
);
defparam _zz_decode_RS2_21_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_20_s1 (
    .F(_zz_decode_RS2_20_4),
    .I0(_zz_decode_RS2_20_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_20_7) 
);
defparam _zz_decode_RS2_20_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_20_s2 (
    .F(_zz_decode_RS2_20_5),
    .I0(_zz_decode_RS2_20_8),
    .I1(_zz_decode_RS2_20_9),
    .I2(_zz_decode_RS2_20_10) 
);
defparam _zz_decode_RS2_20_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_19_s1 (
    .F(_zz_decode_RS2_19_4),
    .I0(_zz_decode_RS2_19_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_19_7) 
);
defparam _zz_decode_RS2_19_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_19_s2 (
    .F(_zz_decode_RS2_19_5),
    .I0(_zz_decode_RS2_19_8),
    .I1(_zz_decode_RS2_19_9),
    .I2(_zz_decode_RS2_19_10) 
);
defparam _zz_decode_RS2_19_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_18_s1 (
    .F(_zz_decode_RS2_18_4),
    .I0(_zz_decode_RS2_18_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_18_7) 
);
defparam _zz_decode_RS2_18_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_18_s2 (
    .F(_zz_decode_RS2_18_5),
    .I0(_zz_decode_RS2_18_8),
    .I1(_zz_decode_RS2_18_9),
    .I2(_zz_decode_RS2_18_10) 
);
defparam _zz_decode_RS2_18_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_17_s1 (
    .F(_zz_decode_RS2_17_4),
    .I0(_zz_decode_RS2_17_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_17_7) 
);
defparam _zz_decode_RS2_17_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_17_s2 (
    .F(_zz_decode_RS2_17_5),
    .I0(_zz_decode_RS2_17_8),
    .I1(_zz_decode_RS2_17_9),
    .I2(_zz_decode_RS2_17_10) 
);
defparam _zz_decode_RS2_17_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_16_s1 (
    .F(_zz_decode_RS2_16_4),
    .I0(_zz_decode_RS2_16_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_16_7) 
);
defparam _zz_decode_RS2_16_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_16_s2 (
    .F(_zz_decode_RS2_16_5),
    .I0(_zz_decode_RS2_16_8),
    .I1(_zz_decode_RS2_16_9),
    .I2(_zz_decode_RS2_16_10) 
);
defparam _zz_decode_RS2_16_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_15_s1 (
    .F(_zz_decode_RS2_15_4),
    .I0(_zz_decode_RS2_15_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_15_7) 
);
defparam _zz_decode_RS2_15_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_15_s2 (
    .F(_zz_decode_RS2_15_5),
    .I0(_zz_decode_RS2_15_8),
    .I1(_zz_decode_RS2_15_9),
    .I2(_zz_decode_RS2_15_10) 
);
defparam _zz_decode_RS2_15_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_14_s1 (
    .F(_zz_decode_RS2_14_4),
    .I0(_zz_decode_RS2_14_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_14_7) 
);
defparam _zz_decode_RS2_14_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_14_s2 (
    .F(_zz_decode_RS2_14_5),
    .I0(_zz_decode_RS2_14_8),
    .I1(_zz_decode_RS2_14_9),
    .I2(_zz_decode_RS2_14_10) 
);
defparam _zz_decode_RS2_14_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_13_s1 (
    .F(_zz_decode_RS2_13_4),
    .I0(_zz_decode_RS2_13_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_13_7) 
);
defparam _zz_decode_RS2_13_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_13_s2 (
    .F(_zz_decode_RS2_13_5),
    .I0(_zz_decode_RS2_13_8),
    .I1(_zz_decode_RS2_13_9),
    .I2(_zz_decode_RS2_13_10) 
);
defparam _zz_decode_RS2_13_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_12_s1 (
    .F(_zz_decode_RS2_12_4),
    .I0(_zz_decode_RS2_12_6),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_12_7) 
);
defparam _zz_decode_RS2_12_s1.INIT=16'h0DDD;
  LUT4 _zz_decode_RS2_12_s2 (
    .F(_zz_decode_RS2_12_5),
    .I0(_zz_decode_RS2_12_8),
    .I1(_zz_decode_RS2_12_9),
    .I2(_zz_decode_RS2_12_10),
    .I3(_zz_decode_RS2_12_11) 
);
defparam _zz_decode_RS2_12_s2.INIT=16'h8000;
  LUT4 _zz_decode_RS2_11_s1 (
    .F(_zz_decode_RS2_11_4),
    .I0(execute_SrcPlugin_addSub[11]),
    .I1(_zz_decode_RS2_31_10),
    .I2(_zz_decode_RS2_31_7),
    .I3(_zz_decode_RS2_11_6) 
);
defparam _zz_decode_RS2_11_s1.INIT=16'h0DDD;
  LUT3 _zz_decode_RS2_11_s2 (
    .F(_zz_decode_RS2_11_5),
    .I0(_zz_decode_RS2_11_7),
    .I1(_zz_decode_RS2_11_8),
    .I2(_zz_decode_RS2_11_9) 
);
defparam _zz_decode_RS2_11_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_10_s1 (
    .F(_zz_decode_RS2_10_4),
    .I0(_zz_decode_RS2_10_6),
    .I1(execute_SrcPlugin_addSub[10]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_10_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_10_s2 (
    .F(_zz_decode_RS2_10_5),
    .I0(_zz_decode_RS2_10_7),
    .I1(_zz_decode_RS2_10_8),
    .I2(_zz_decode_RS2_10_9) 
);
defparam _zz_decode_RS2_10_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_9_s1 (
    .F(_zz_decode_RS2_9_4),
    .I0(_zz_decode_RS2_9_6),
    .I1(execute_SrcPlugin_addSub[9]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_9_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_9_s2 (
    .F(_zz_decode_RS2_9_5),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[9]),
    .I2(_zz_decode_RS2_9_7),
    .I3(_zz_decode_RS2_9_8) 
);
defparam _zz_decode_RS2_9_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_8_s1 (
    .F(_zz_decode_RS2_8_4),
    .I0(_zz_decode_RS2_8_6),
    .I1(execute_SrcPlugin_addSub[8]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_8_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_8_s2 (
    .F(_zz_decode_RS2_8_5),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[8]),
    .I2(_zz_decode_RS2_8_7),
    .I3(_zz_decode_RS2_8_8) 
);
defparam _zz_decode_RS2_8_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_7_s1 (
    .F(_zz_decode_RS2_7_4),
    .I0(_zz_decode_RS2_7_6),
    .I1(execute_SrcPlugin_addSub[7]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_7_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_7_s2 (
    .F(_zz_decode_RS2_7_5),
    .I0(_zz_decode_RS2_7_7),
    .I1(_zz_decode_RS2_7_8),
    .I2(_zz_decode_RS2_7_9) 
);
defparam _zz_decode_RS2_7_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_6_s1 (
    .F(_zz_decode_RS2_6_4),
    .I0(_zz_decode_RS2_6_6),
    .I1(execute_SrcPlugin_addSub[6]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_6_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_6_s2 (
    .F(_zz_decode_RS2_6_5),
    .I0(_zz_decode_RS2_6_14),
    .I1(_zz_decode_RS2_6_8),
    .I2(_zz_decode_RS2_6_9) 
);
defparam _zz_decode_RS2_6_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_5_s1 (
    .F(_zz_decode_RS2_5_4),
    .I0(_zz_decode_RS2_5_6),
    .I1(execute_SrcPlugin_addSub[5]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_5_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_5_s2 (
    .F(_zz_decode_RS2_5_5),
    .I0(_zz_decode_RS2_5_14),
    .I1(_zz_decode_RS2_5_8),
    .I2(_zz_decode_RS2_5_9) 
);
defparam _zz_decode_RS2_5_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_4_s1 (
    .F(_zz_decode_RS2_4_4),
    .I0(_zz_decode_RS2_4_6),
    .I1(_zz_decode_RS2_4_7),
    .I2(_zz_decode_RS2_31_10),
    .I3(execute_SrcPlugin_addSub[4]) 
);
defparam _zz_decode_RS2_4_s1.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_4_s2 (
    .F(_zz_decode_RS2_4_5),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[36]),
    .I2(_zz_decode_RS2_4_8),
    .I3(_zz_decode_RS2_4_9) 
);
defparam _zz_decode_RS2_4_s2.INIT=16'hB000;
  LUT4 _zz_decode_RS2_3_s1 (
    .F(_zz_decode_RS2_3_4),
    .I0(_zz_decode_RS2_3_6),
    .I1(_zz_decode_RS2_3_7),
    .I2(_zz_decode_RS2_31_10),
    .I3(execute_SrcPlugin_addSub[3]) 
);
defparam _zz_decode_RS2_3_s1.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_3_s2 (
    .F(_zz_decode_RS2_3_5),
    .I0(_zz_decode_RS2_3_19),
    .I1(_zz_decode_RS2_3_9),
    .I2(_zz_decode_RS2_3_10),
    .I3(_zz_decode_RS2_3_11) 
);
defparam _zz_decode_RS2_3_s2.INIT=16'h8000;
  LUT4 _zz_decode_RS2_2_s1 (
    .F(_zz_decode_RS2_2_4),
    .I0(_zz_decode_RS2_2_6),
    .I1(execute_SrcPlugin_addSub[2]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_2_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_2_s2 (
    .F(_zz_decode_RS2_2_5),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[2]),
    .I2(execute_CsrPlugin_csr_3858),
    .I3(_zz_decode_RS2_2_8) 
);
defparam _zz_decode_RS2_2_s2.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_1_s1 (
    .F(_zz_decode_RS2_1_4),
    .I0(_zz_decode_RS2_1_6),
    .I1(_zz_decode_RS2_1_7),
    .I2(stage0_mask_3_3),
    .I3(_zz_decode_RS2_31_10) 
);
defparam _zz_decode_RS2_1_s1.INIT=16'hBB0B;
  LUT4 _zz_decode_RS2_1_s2 (
    .F(_zz_decode_RS2_1_5),
    .I0(_zz_decode_RS2_1_18),
    .I1(_zz_decode_RS2_1_9),
    .I2(_zz_decode_RS2_1_10),
    .I3(_zz_decode_RS2_1_11) 
);
defparam _zz_decode_RS2_1_s2.INIT=16'h4000;
  LUT4 _zz_decode_RS2_0_s2 (
    .F(_zz_decode_RS2_0_5),
    .I0(decode_to_execute_ALU_CTRL[1]),
    .I1(_zz_decode_RS2_0_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(_zz_decode_RS2_0_20) 
);
defparam _zz_decode_RS2_0_s2.INIT=16'h00EF;
  LUT4 _zz_decode_RS2_0_s3 (
    .F(_zz_decode_RS2_0_6),
    .I0(CsrPlugin_mscratch[0]),
    .I1(execute_CsrPlugin_csr_832),
    .I2(_zz_decode_RS2_0_9),
    .I3(_zz_decode_RS2_0_10) 
);
defparam _zz_decode_RS2_0_s3.INIT=16'h7000;
  LUT3 decode_RS2_31_s2 (
    .F(decode_RS2_31_5),
    .I0(_zz_decode_RS2_1[31]),
    .I1(_zz_decode_RS2[31]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_31_s2.INIT=8'h35;
  LUT3 decode_RS2_31_s3 (
    .F(decode_RS2_31_6),
    .I0(decode_RS2_31_15),
    .I1(_zz_decode_RS2_2[31]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_31_s3.INIT=8'hCA;
  LUT3 decode_RS2_30_s2 (
    .F(decode_RS2_30_5),
    .I0(_zz_decode_RS2_1[30]),
    .I1(_zz_decode_RS2[30]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_30_s2.INIT=8'h35;
  LUT3 decode_RS2_30_s3 (
    .F(decode_RS2_30_6),
    .I0(decode_RS2_30_11),
    .I1(_zz_decode_RS2_2[30]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_30_s3.INIT=8'hCA;
  LUT3 decode_RS2_29_s2 (
    .F(decode_RS2_29_5),
    .I0(_zz_decode_RS2_1[29]),
    .I1(_zz_decode_RS2[29]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_29_s2.INIT=8'h35;
  LUT3 decode_RS2_29_s3 (
    .F(decode_RS2_29_6),
    .I0(decode_RS2_29_11),
    .I1(_zz_decode_RS2_2[29]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_29_s3.INIT=8'hCA;
  LUT3 decode_RS2_28_s2 (
    .F(decode_RS2_28_5),
    .I0(_zz_decode_RS2_1[28]),
    .I1(_zz_decode_RS2[28]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_28_s2.INIT=8'h35;
  LUT3 decode_RS2_28_s3 (
    .F(decode_RS2_28_6),
    .I0(decode_RS2_28_11),
    .I1(_zz_decode_RS2_2[28]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_28_s3.INIT=8'hCA;
  LUT3 decode_RS2_27_s2 (
    .F(decode_RS2_27_5),
    .I0(_zz_decode_RS2_1[27]),
    .I1(_zz_decode_RS2[27]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_27_s2.INIT=8'h35;
  LUT3 decode_RS2_27_s3 (
    .F(decode_RS2_27_6),
    .I0(decode_RS2_27_11),
    .I1(_zz_decode_RS2_2[27]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_27_s3.INIT=8'hCA;
  LUT3 decode_RS2_26_s2 (
    .F(decode_RS2_26_5),
    .I0(_zz_decode_RS2_1[26]),
    .I1(_zz_decode_RS2[26]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_26_s2.INIT=8'h35;
  LUT3 decode_RS2_26_s3 (
    .F(decode_RS2_26_6),
    .I0(decode_RS2_26_11),
    .I1(_zz_decode_RS2_2[26]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_26_s3.INIT=8'hCA;
  LUT3 decode_RS2_25_s2 (
    .F(decode_RS2_25_5),
    .I0(_zz_decode_RS2_1[25]),
    .I1(_zz_decode_RS2[25]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_25_s2.INIT=8'h35;
  LUT3 decode_RS2_25_s3 (
    .F(decode_RS2_25_6),
    .I0(decode_RS2_25_11),
    .I1(_zz_decode_RS2_2[25]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_25_s3.INIT=8'hCA;
  LUT3 decode_RS2_24_s2 (
    .F(decode_RS2_24_5),
    .I0(_zz_decode_RS2_1[24]),
    .I1(_zz_decode_RS2[24]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_24_s2.INIT=8'h35;
  LUT3 decode_RS2_24_s3 (
    .F(decode_RS2_24_6),
    .I0(decode_RS2_24_11),
    .I1(_zz_decode_RS2_2[24]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_24_s3.INIT=8'hCA;
  LUT3 decode_RS2_23_s2 (
    .F(decode_RS2_23_5),
    .I0(_zz_decode_RS2_1[23]),
    .I1(_zz_decode_RS2[23]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_23_s2.INIT=8'h35;
  LUT3 decode_RS2_23_s3 (
    .F(decode_RS2_23_6),
    .I0(decode_RS2_23_11),
    .I1(_zz_decode_RS2_2[23]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_23_s3.INIT=8'hCA;
  LUT3 decode_RS2_22_s2 (
    .F(decode_RS2_22_5),
    .I0(_zz_decode_RS2_1[22]),
    .I1(_zz_decode_RS2[22]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_22_s2.INIT=8'h35;
  LUT3 decode_RS2_22_s3 (
    .F(decode_RS2_22_6),
    .I0(decode_RS2_22_11),
    .I1(_zz_decode_RS2_2[22]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_22_s3.INIT=8'hCA;
  LUT3 decode_RS2_21_s2 (
    .F(decode_RS2_21_5),
    .I0(_zz_decode_RS2_1[21]),
    .I1(_zz_decode_RS2[21]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_21_s2.INIT=8'h35;
  LUT3 decode_RS2_21_s3 (
    .F(decode_RS2_21_6),
    .I0(decode_RS2_21_11),
    .I1(_zz_decode_RS2_2[21]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_21_s3.INIT=8'hCA;
  LUT3 decode_RS2_20_s2 (
    .F(decode_RS2_20_5),
    .I0(_zz_decode_RS2_1[20]),
    .I1(_zz_decode_RS2[20]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_20_s2.INIT=8'h35;
  LUT3 decode_RS2_20_s3 (
    .F(decode_RS2_20_6),
    .I0(decode_RS2_20_11),
    .I1(_zz_decode_RS2_2[20]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_20_s3.INIT=8'hCA;
  LUT3 decode_RS2_19_s2 (
    .F(decode_RS2_19_5),
    .I0(_zz_decode_RS2_1[19]),
    .I1(_zz_decode_RS2[19]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_19_s2.INIT=8'h35;
  LUT3 decode_RS2_19_s3 (
    .F(decode_RS2_19_6),
    .I0(decode_RS2_19_11),
    .I1(_zz_decode_RS2_2[19]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_19_s3.INIT=8'hCA;
  LUT3 decode_RS2_18_s2 (
    .F(decode_RS2_18_5),
    .I0(_zz_decode_RS2_1[18]),
    .I1(_zz_decode_RS2[18]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_18_s2.INIT=8'h35;
  LUT3 decode_RS2_18_s3 (
    .F(decode_RS2_18_6),
    .I0(decode_RS2_18_11),
    .I1(_zz_decode_RS2_2[18]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_18_s3.INIT=8'hCA;
  LUT3 decode_RS2_17_s2 (
    .F(decode_RS2_17_5),
    .I0(_zz_decode_RS2_1[17]),
    .I1(_zz_decode_RS2[17]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_17_s2.INIT=8'h35;
  LUT3 decode_RS2_17_s3 (
    .F(decode_RS2_17_6),
    .I0(decode_RS2_17_11),
    .I1(_zz_decode_RS2_2[17]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_17_s3.INIT=8'hCA;
  LUT3 decode_RS2_16_s2 (
    .F(decode_RS2_16_5),
    .I0(_zz_decode_RS2_1[16]),
    .I1(_zz_decode_RS2[16]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_16_s2.INIT=8'h35;
  LUT3 decode_RS2_16_s3 (
    .F(decode_RS2_16_6),
    .I0(decode_RS2_16_11),
    .I1(_zz_decode_RS2_2[16]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_16_s3.INIT=8'hCA;
  LUT3 decode_RS2_15_s2 (
    .F(decode_RS2_15_5),
    .I0(_zz_decode_RS2_2[15]),
    .I1(decode_RS2_15_7),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_15_s2.INIT=8'hAC;
  LUT4 decode_RS2_15_s3 (
    .F(decode_RS2_15_6),
    .I0(n15132_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS2_15_s3.INIT=16'h4000;
  LUT3 decode_RS2_14_s2 (
    .F(decode_RS2_14_5),
    .I0(decode_RS2_14_6),
    .I1(_zz_decode_RS2_2[14]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_14_s2.INIT=8'hCA;
  LUT3 decode_RS2_13_s2 (
    .F(decode_RS2_13_5),
    .I0(decode_RS2_13_6),
    .I1(_zz_decode_RS2_2[13]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_13_s2.INIT=8'hCA;
  LUT3 decode_RS2_12_s2 (
    .F(decode_RS2_12_5),
    .I0(decode_RS2_12_6),
    .I1(_zz_decode_RS2_2[12]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_12_s2.INIT=8'hCA;
  LUT3 decode_RS2_11_s2 (
    .F(decode_RS2_11_5),
    .I0(decode_RS2_11_6),
    .I1(_zz_decode_RS2_2[11]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_11_s2.INIT=8'hCA;
  LUT3 decode_RS2_10_s2 (
    .F(decode_RS2_10_5),
    .I0(decode_RS2_10_6),
    .I1(_zz_decode_RS2_2[10]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_10_s2.INIT=8'hCA;
  LUT3 decode_RS2_9_s2 (
    .F(decode_RS2_9_5),
    .I0(decode_RS2_9_6),
    .I1(_zz_decode_RS2_2[9]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_9_s2.INIT=8'hCA;
  LUT3 decode_RS2_8_s2 (
    .F(decode_RS2_8_5),
    .I0(decode_RS2_8_6),
    .I1(_zz_decode_RS2_2[8]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_8_s2.INIT=8'hCA;
  LUT3 decode_RS2_7_s2 (
    .F(decode_RS2_7_5),
    .I0(_zz_decode_RS2_2[7]),
    .I1(decode_RS2_15_11),
    .I2(decode_RS2_7_6) 
);
defparam decode_RS2_7_s2.INIT=8'hB0;
  LUT3 decode_RS2_6_s2 (
    .F(decode_RS2_6_5),
    .I0(_zz_decode_RS2_1[6]),
    .I1(_zz_decode_RS2[6]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_6_s2.INIT=8'h35;
  LUT3 decode_RS2_6_s3 (
    .F(decode_RS2_6_6),
    .I0(decode_RS2_6_11),
    .I1(_zz_decode_RS2_2[6]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_6_s3.INIT=8'hCA;
  LUT3 decode_RS2_5_s2 (
    .F(decode_RS2_5_5),
    .I0(_zz_decode_RS2_1[5]),
    .I1(_zz_decode_RS2[5]),
    .I2(decode_RS2_15_6) 
);
defparam decode_RS2_5_s2.INIT=8'h35;
  LUT3 decode_RS2_5_s3 (
    .F(decode_RS2_5_6),
    .I0(decode_RS2_5_11),
    .I1(_zz_decode_RS2_2[5]),
    .I2(decode_RS2_31_9) 
);
defparam decode_RS2_5_s3.INIT=8'hCA;
  LUT3 decode_RS2_4_s2 (
    .F(decode_RS2_4_5),
    .I0(decode_RS2_4_6),
    .I1(_zz_decode_RS2_2[4]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_4_s2.INIT=8'hCA;
  LUT3 decode_RS2_3_s2 (
    .F(decode_RS2_3_5),
    .I0(decode_RS2_3_6),
    .I1(_zz_decode_RS2_2[3]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_3_s2.INIT=8'hCA;
  LUT3 decode_RS2_2_s2 (
    .F(decode_RS2_2_5),
    .I0(decode_RS2_2_6),
    .I1(_zz_decode_RS2_2[2]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_2_s2.INIT=8'hCA;
  LUT3 decode_RS2_1_s2 (
    .F(decode_RS2_1_5),
    .I0(decode_RS2_1_6),
    .I1(_zz_decode_RS2_2[1]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_1_s2.INIT=8'hCA;
  LUT3 decode_RS2_0_s2 (
    .F(decode_RS2_0_5),
    .I0(decode_RS2_0_6),
    .I1(_zz_decode_RS2_2[0]),
    .I2(decode_RS2_15_11) 
);
defparam decode_RS2_0_s2.INIT=8'hCA;
  LUT3 decode_RS1_31_s2 (
    .F(decode_RS1_31_5),
    .I0(_zz_decode_RS2_1[31]),
    .I1(_zz_decode_RS2[31]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_31_s2.INIT=8'h35;
  LUT3 decode_RS1_31_s3 (
    .F(decode_RS1_31_6),
    .I0(decode_RS1_31_15),
    .I1(_zz_decode_RS2_2[31]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_31_s3.INIT=8'hCA;
  LUT3 decode_RS1_30_s2 (
    .F(decode_RS1_30_5),
    .I0(_zz_decode_RS2_1[30]),
    .I1(_zz_decode_RS2[30]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_30_s2.INIT=8'h35;
  LUT3 decode_RS1_30_s3 (
    .F(decode_RS1_30_6),
    .I0(decode_RS1_30_11),
    .I1(_zz_decode_RS2_2[30]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_30_s3.INIT=8'hCA;
  LUT3 decode_RS1_29_s2 (
    .F(decode_RS1_29_5),
    .I0(_zz_decode_RS2_1[29]),
    .I1(_zz_decode_RS2[29]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_29_s2.INIT=8'h35;
  LUT3 decode_RS1_29_s3 (
    .F(decode_RS1_29_6),
    .I0(decode_RS1_29_11),
    .I1(_zz_decode_RS2_2[29]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_29_s3.INIT=8'hCA;
  LUT3 decode_RS1_28_s2 (
    .F(decode_RS1_28_5),
    .I0(_zz_decode_RS2_1[28]),
    .I1(_zz_decode_RS2[28]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_28_s2.INIT=8'h35;
  LUT3 decode_RS1_28_s3 (
    .F(decode_RS1_28_6),
    .I0(decode_RS1_28_11),
    .I1(_zz_decode_RS2_2[28]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_28_s3.INIT=8'hCA;
  LUT3 decode_RS1_27_s2 (
    .F(decode_RS1_27_5),
    .I0(_zz_decode_RS2_1[27]),
    .I1(_zz_decode_RS2[27]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_27_s2.INIT=8'h35;
  LUT3 decode_RS1_27_s3 (
    .F(decode_RS1_27_6),
    .I0(decode_RS1_27_11),
    .I1(_zz_decode_RS2_2[27]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_27_s3.INIT=8'hCA;
  LUT3 decode_RS1_26_s2 (
    .F(decode_RS1_26_5),
    .I0(_zz_decode_RS2_1[26]),
    .I1(_zz_decode_RS2[26]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_26_s2.INIT=8'h35;
  LUT3 decode_RS1_26_s3 (
    .F(decode_RS1_26_6),
    .I0(decode_RS1_26_11),
    .I1(_zz_decode_RS2_2[26]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_26_s3.INIT=8'hCA;
  LUT3 decode_RS1_25_s2 (
    .F(decode_RS1_25_5),
    .I0(_zz_decode_RS2_1[25]),
    .I1(_zz_decode_RS2[25]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_25_s2.INIT=8'h35;
  LUT3 decode_RS1_25_s3 (
    .F(decode_RS1_25_6),
    .I0(decode_RS1_25_11),
    .I1(_zz_decode_RS2_2[25]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_25_s3.INIT=8'hCA;
  LUT3 decode_RS1_24_s2 (
    .F(decode_RS1_24_5),
    .I0(_zz_decode_RS2_1[24]),
    .I1(_zz_decode_RS2[24]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_24_s2.INIT=8'h35;
  LUT3 decode_RS1_24_s3 (
    .F(decode_RS1_24_6),
    .I0(decode_RS1_24_11),
    .I1(_zz_decode_RS2_2[24]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_24_s3.INIT=8'hCA;
  LUT3 decode_RS1_23_s2 (
    .F(decode_RS1_23_5),
    .I0(_zz_decode_RS2_1[23]),
    .I1(_zz_decode_RS2[23]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_23_s2.INIT=8'h35;
  LUT3 decode_RS1_23_s3 (
    .F(decode_RS1_23_6),
    .I0(decode_RS1_23_11),
    .I1(_zz_decode_RS2_2[23]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_23_s3.INIT=8'hCA;
  LUT3 decode_RS1_22_s2 (
    .F(decode_RS1_22_5),
    .I0(_zz_decode_RS2_1[22]),
    .I1(_zz_decode_RS2[22]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_22_s2.INIT=8'h35;
  LUT3 decode_RS1_22_s3 (
    .F(decode_RS1_22_6),
    .I0(decode_RS1_22_11),
    .I1(_zz_decode_RS2_2[22]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_22_s3.INIT=8'hCA;
  LUT3 decode_RS1_21_s2 (
    .F(decode_RS1_21_5),
    .I0(_zz_decode_RS2_1[21]),
    .I1(_zz_decode_RS2[21]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_21_s2.INIT=8'h35;
  LUT3 decode_RS1_21_s3 (
    .F(decode_RS1_21_6),
    .I0(decode_RS1_21_11),
    .I1(_zz_decode_RS2_2[21]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_21_s3.INIT=8'hCA;
  LUT3 decode_RS1_20_s2 (
    .F(decode_RS1_20_5),
    .I0(_zz_decode_RS2_1[20]),
    .I1(_zz_decode_RS2[20]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_20_s2.INIT=8'h35;
  LUT3 decode_RS1_20_s3 (
    .F(decode_RS1_20_6),
    .I0(decode_RS1_20_11),
    .I1(_zz_decode_RS2_2[20]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_20_s3.INIT=8'hCA;
  LUT3 decode_RS1_19_s2 (
    .F(decode_RS1_19_5),
    .I0(_zz_decode_RS2_1[19]),
    .I1(_zz_decode_RS2[19]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_19_s2.INIT=8'h35;
  LUT3 decode_RS1_19_s3 (
    .F(decode_RS1_19_6),
    .I0(decode_RS1_19_11),
    .I1(_zz_decode_RS2_2[19]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_19_s3.INIT=8'hCA;
  LUT3 decode_RS1_18_s2 (
    .F(decode_RS1_18_5),
    .I0(_zz_decode_RS2_1[18]),
    .I1(_zz_decode_RS2[18]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_18_s2.INIT=8'h35;
  LUT3 decode_RS1_18_s3 (
    .F(decode_RS1_18_6),
    .I0(decode_RS1_18_11),
    .I1(_zz_decode_RS2_2[18]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_18_s3.INIT=8'hCA;
  LUT3 decode_RS1_17_s2 (
    .F(decode_RS1_17_5),
    .I0(_zz_decode_RS2_1[17]),
    .I1(_zz_decode_RS2[17]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_17_s2.INIT=8'h35;
  LUT3 decode_RS1_17_s3 (
    .F(decode_RS1_17_6),
    .I0(decode_RS1_17_11),
    .I1(_zz_decode_RS2_2[17]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_17_s3.INIT=8'hCA;
  LUT3 decode_RS1_16_s2 (
    .F(decode_RS1_16_5),
    .I0(_zz_decode_RS2_1[16]),
    .I1(_zz_decode_RS2[16]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_16_s2.INIT=8'h35;
  LUT3 decode_RS1_16_s3 (
    .F(decode_RS1_16_6),
    .I0(decode_RS1_16_11),
    .I1(_zz_decode_RS2_2[16]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_16_s3.INIT=8'hCA;
  LUT3 decode_RS1_15_s2 (
    .F(decode_RS1_15_5),
    .I0(decode_RS1_15_7),
    .I1(_zz_decode_RS2_2[15]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_15_s2.INIT=8'hCA;
  LUT4 decode_RS1_15_s3 (
    .F(decode_RS1_15_6),
    .I0(n15126_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS1_15_s3.INIT=16'h4000;
  LUT3 decode_RS1_14_s2 (
    .F(decode_RS1_14_5),
    .I0(decode_RS1_14_6),
    .I1(_zz_decode_RS2_2[14]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_14_s2.INIT=8'hCA;
  LUT3 decode_RS1_13_s2 (
    .F(decode_RS1_13_5),
    .I0(decode_RS1_13_6),
    .I1(_zz_decode_RS2_2[13]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_13_s2.INIT=8'hCA;
  LUT3 decode_RS1_12_s2 (
    .F(decode_RS1_12_5),
    .I0(decode_RS1_12_6),
    .I1(_zz_decode_RS2_2[12]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_12_s2.INIT=8'hCA;
  LUT3 decode_RS1_11_s2 (
    .F(decode_RS1_11_5),
    .I0(decode_RS1_11_6),
    .I1(_zz_decode_RS2_2[11]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_11_s2.INIT=8'hCA;
  LUT3 decode_RS1_10_s2 (
    .F(decode_RS1_10_5),
    .I0(decode_RS1_10_6),
    .I1(_zz_decode_RS2_2[10]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_10_s2.INIT=8'hCA;
  LUT3 decode_RS1_9_s2 (
    .F(decode_RS1_9_5),
    .I0(decode_RS1_9_6),
    .I1(_zz_decode_RS2_2[9]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_9_s2.INIT=8'hCA;
  LUT3 decode_RS1_8_s2 (
    .F(decode_RS1_8_5),
    .I0(decode_RS1_8_6),
    .I1(_zz_decode_RS2_2[8]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_8_s2.INIT=8'hCA;
  LUT3 decode_RS1_7_s2 (
    .F(decode_RS1_7_5),
    .I0(decode_RS1_15_11),
    .I1(_zz_decode_RS2_2[7]),
    .I2(decode_RS1_7_6) 
);
defparam decode_RS1_7_s2.INIT=8'hD0;
  LUT3 decode_RS1_6_s2 (
    .F(decode_RS1_6_5),
    .I0(_zz_decode_RS2_1[6]),
    .I1(_zz_decode_RS2[6]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_6_s2.INIT=8'h35;
  LUT3 decode_RS1_6_s3 (
    .F(decode_RS1_6_6),
    .I0(decode_RS1_6_11),
    .I1(_zz_decode_RS2_2[6]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_6_s3.INIT=8'hCA;
  LUT3 decode_RS1_5_s2 (
    .F(decode_RS1_5_5),
    .I0(_zz_decode_RS2_1[5]),
    .I1(_zz_decode_RS2[5]),
    .I2(decode_RS1_15_6) 
);
defparam decode_RS1_5_s2.INIT=8'h35;
  LUT3 decode_RS1_5_s3 (
    .F(decode_RS1_5_6),
    .I0(decode_RS1_5_11),
    .I1(_zz_decode_RS2_2[5]),
    .I2(decode_RS1_31_9) 
);
defparam decode_RS1_5_s3.INIT=8'hCA;
  LUT3 decode_RS1_4_s2 (
    .F(decode_RS1_4_5),
    .I0(decode_RS1_4_6),
    .I1(_zz_decode_RS2_2[4]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_4_s2.INIT=8'hCA;
  LUT3 decode_RS1_3_s2 (
    .F(decode_RS1_3_5),
    .I0(decode_RS1_3_6),
    .I1(_zz_decode_RS2_2[3]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_3_s2.INIT=8'hCA;
  LUT3 decode_RS1_2_s2 (
    .F(decode_RS1_2_5),
    .I0(decode_RS1_2_6),
    .I1(_zz_decode_RS2_2[2]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_2_s2.INIT=8'hCA;
  LUT3 decode_RS1_1_s2 (
    .F(decode_RS1_1_5),
    .I0(decode_RS1_1_6),
    .I1(_zz_decode_RS2_2[1]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_1_s2.INIT=8'hCA;
  LUT3 decode_RS1_0_s2 (
    .F(decode_RS1_0_5),
    .I0(decode_RS1_0_6),
    .I1(_zz_decode_RS2_2[0]),
    .I2(decode_RS1_15_11) 
);
defparam decode_RS1_0_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_31_s1 (
    .F(_zz_decode_RS2_1_31_4),
    .I0(memory_DivPlugin_div_result[31]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_31_s1.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_31_s2 (
    .F(_zz_decode_RS2_1_31_5),
    .I0(_zz_decode_RS2_1_31_7),
    .I1(execute_to_memory_SHIFT_RIGHT[31]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_31_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_30_s1 (
    .F(_zz_decode_RS2_1_30_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(memory_DivPlugin_div_result[30]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_30_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_30_s2 (
    .F(_zz_decode_RS2_1_30_5),
    .I0(_zz_decode_RS2_1_30_6),
    .I1(execute_to_memory_SHIFT_RIGHT[30]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_30_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_29_s1 (
    .F(_zz_decode_RS2_1_29_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(memory_DivPlugin_div_result[29]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_29_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_29_s2 (
    .F(_zz_decode_RS2_1_29_5),
    .I0(_zz_decode_RS2_1_29_6),
    .I1(execute_to_memory_SHIFT_RIGHT[29]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_29_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_28_s1 (
    .F(_zz_decode_RS2_1_28_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(memory_DivPlugin_div_result[28]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_28_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_28_s2 (
    .F(_zz_decode_RS2_1_28_5),
    .I0(_zz_decode_RS2_1_28_6),
    .I1(execute_to_memory_SHIFT_RIGHT[28]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_28_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_27_s1 (
    .F(_zz_decode_RS2_1_27_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(memory_DivPlugin_div_result[27]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_27_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_27_s2 (
    .F(_zz_decode_RS2_1_27_5),
    .I0(_zz_decode_RS2_1_27_6),
    .I1(execute_to_memory_SHIFT_RIGHT[27]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_27_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_26_s1 (
    .F(_zz_decode_RS2_1_26_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(memory_DivPlugin_div_result[26]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_26_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_26_s2 (
    .F(_zz_decode_RS2_1_26_5),
    .I0(_zz_decode_RS2_1_26_6),
    .I1(execute_to_memory_SHIFT_RIGHT[26]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_26_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_25_s1 (
    .F(_zz_decode_RS2_1_25_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(memory_DivPlugin_div_result[25]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_25_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_25_s2 (
    .F(_zz_decode_RS2_1_25_5),
    .I0(_zz_decode_RS2_1_25_6),
    .I1(execute_to_memory_SHIFT_RIGHT[25]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_25_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_24_s1 (
    .F(_zz_decode_RS2_1_24_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(memory_DivPlugin_div_result[24]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_24_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_24_s2 (
    .F(_zz_decode_RS2_1_24_5),
    .I0(_zz_decode_RS2_1_24_6),
    .I1(execute_to_memory_SHIFT_RIGHT[24]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_24_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_23_s1 (
    .F(_zz_decode_RS2_1_23_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(memory_DivPlugin_div_result[23]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_23_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_23_s2 (
    .F(_zz_decode_RS2_1_23_5),
    .I0(_zz_decode_RS2_1_23_6),
    .I1(execute_to_memory_SHIFT_RIGHT[23]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_23_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_22_s1 (
    .F(_zz_decode_RS2_1_22_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(memory_DivPlugin_div_result[22]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_22_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_22_s2 (
    .F(_zz_decode_RS2_1_22_5),
    .I0(_zz_decode_RS2_1_22_6),
    .I1(execute_to_memory_SHIFT_RIGHT[22]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_22_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_21_s1 (
    .F(_zz_decode_RS2_1_21_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(memory_DivPlugin_div_result[21]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_21_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_21_s2 (
    .F(_zz_decode_RS2_1_21_5),
    .I0(_zz_decode_RS2_1_21_6),
    .I1(execute_to_memory_SHIFT_RIGHT[21]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_21_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_20_s1 (
    .F(_zz_decode_RS2_1_20_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(memory_DivPlugin_div_result[20]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_20_s2 (
    .F(_zz_decode_RS2_1_20_5),
    .I0(_zz_decode_RS2_1_20_6),
    .I1(execute_to_memory_SHIFT_RIGHT[20]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_20_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_19_s1 (
    .F(_zz_decode_RS2_1_19_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(memory_DivPlugin_div_result[19]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_19_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_19_s2 (
    .F(_zz_decode_RS2_1_19_5),
    .I0(_zz_decode_RS2_1_19_6),
    .I1(execute_to_memory_SHIFT_RIGHT[19]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_19_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_18_s1 (
    .F(_zz_decode_RS2_1_18_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(memory_DivPlugin_div_result[18]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_18_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_18_s2 (
    .F(_zz_decode_RS2_1_18_5),
    .I0(_zz_decode_RS2_1_18_6),
    .I1(execute_to_memory_SHIFT_RIGHT[18]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_18_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_17_s1 (
    .F(_zz_decode_RS2_1_17_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(memory_DivPlugin_div_result[17]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_17_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_17_s2 (
    .F(_zz_decode_RS2_1_17_5),
    .I0(_zz_decode_RS2_1_17_6),
    .I1(execute_to_memory_SHIFT_RIGHT[17]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_17_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_16_s1 (
    .F(_zz_decode_RS2_1_16_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(memory_DivPlugin_div_result[16]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_16_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_16_s2 (
    .F(_zz_decode_RS2_1_16_5),
    .I0(_zz_decode_RS2_1_16_6),
    .I1(execute_to_memory_SHIFT_RIGHT[16]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_16_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_15_s1 (
    .F(_zz_decode_RS2_1_15_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(memory_DivPlugin_div_result[15]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_15_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_15_s2 (
    .F(_zz_decode_RS2_1_15_5),
    .I0(_zz_decode_RS2_1_15_6),
    .I1(execute_to_memory_SHIFT_RIGHT[15]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_15_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_14_s1 (
    .F(_zz_decode_RS2_1_14_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(memory_DivPlugin_div_result[14]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_14_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_14_s2 (
    .F(_zz_decode_RS2_1_14_5),
    .I0(_zz_decode_RS2_1_14_6),
    .I1(execute_to_memory_SHIFT_RIGHT[14]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_14_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_13_s1 (
    .F(_zz_decode_RS2_1_13_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(memory_DivPlugin_div_result[13]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_13_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_13_s2 (
    .F(_zz_decode_RS2_1_13_5),
    .I0(_zz_decode_RS2_1_13_6),
    .I1(execute_to_memory_SHIFT_RIGHT[13]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_13_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_12_s1 (
    .F(_zz_decode_RS2_1_12_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(memory_DivPlugin_div_result[12]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_12_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_12_s2 (
    .F(_zz_decode_RS2_1_12_5),
    .I0(_zz_decode_RS2_1_12_6),
    .I1(execute_to_memory_SHIFT_RIGHT[12]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_11_s1 (
    .F(_zz_decode_RS2_1_11_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I1(memory_DivPlugin_div_result[11]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_11_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_11_s2 (
    .F(_zz_decode_RS2_1_11_5),
    .I0(_zz_decode_RS2_1_11_6),
    .I1(execute_to_memory_SHIFT_RIGHT[11]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_11_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_10_s1 (
    .F(_zz_decode_RS2_1_10_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I1(memory_DivPlugin_div_result[10]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_10_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_10_s2 (
    .F(_zz_decode_RS2_1_10_5),
    .I0(_zz_decode_RS2_1_10_6),
    .I1(execute_to_memory_SHIFT_RIGHT[10]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_10_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_9_s1 (
    .F(_zz_decode_RS2_1_9_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I1(memory_DivPlugin_div_result[9]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_9_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_9_s2 (
    .F(_zz_decode_RS2_1_9_5),
    .I0(_zz_decode_RS2_1_9_6),
    .I1(execute_to_memory_SHIFT_RIGHT[9]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_9_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_8_s1 (
    .F(_zz_decode_RS2_1_8_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I1(memory_DivPlugin_div_result[8]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_8_s2 (
    .F(_zz_decode_RS2_1_8_5),
    .I0(_zz_decode_RS2_1_8_6),
    .I1(execute_to_memory_SHIFT_RIGHT[8]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_8_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_7_s1 (
    .F(_zz_decode_RS2_1_7_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I1(memory_DivPlugin_div_result[7]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_7_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_7_s2 (
    .F(_zz_decode_RS2_1_7_5),
    .I0(_zz_decode_RS2_1_7_6),
    .I1(execute_to_memory_SHIFT_RIGHT[7]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_7_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_6_s1 (
    .F(_zz_decode_RS2_1_6_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I1(memory_DivPlugin_div_result[6]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_6_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_6_s2 (
    .F(_zz_decode_RS2_1_6_5),
    .I0(_zz_decode_RS2_1_6_6),
    .I1(execute_to_memory_SHIFT_RIGHT[6]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_6_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_5_s1 (
    .F(_zz_decode_RS2_1_5_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I1(memory_DivPlugin_div_result[5]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_5_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_5_s2 (
    .F(_zz_decode_RS2_1_5_5),
    .I0(_zz_decode_RS2_1_5_6),
    .I1(execute_to_memory_SHIFT_RIGHT[5]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_5_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_4_s1 (
    .F(_zz_decode_RS2_1_4_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I1(memory_DivPlugin_div_result[4]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_4_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_4_s2 (
    .F(_zz_decode_RS2_1_4_5),
    .I0(_zz_decode_RS2_1_4_6),
    .I1(execute_to_memory_SHIFT_RIGHT[4]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_4_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_3_s1 (
    .F(_zz_decode_RS2_1_3_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I1(memory_DivPlugin_div_result[3]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_3_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_3_s2 (
    .F(_zz_decode_RS2_1_3_5),
    .I0(_zz_decode_RS2_1_3_6),
    .I1(execute_to_memory_SHIFT_RIGHT[3]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_3_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_2_s1 (
    .F(_zz_decode_RS2_1_2_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I1(memory_DivPlugin_div_result[2]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_2_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_2_s2 (
    .F(_zz_decode_RS2_1_2_5),
    .I0(_zz_decode_RS2_1_2_6),
    .I1(execute_to_memory_SHIFT_RIGHT[2]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_2_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_1_s1 (
    .F(_zz_decode_RS2_1_1_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(memory_DivPlugin_div_result[1]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_1_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_1_s2 (
    .F(_zz_decode_RS2_1_1_5),
    .I0(_zz_decode_RS2_1_1_6),
    .I1(execute_to_memory_SHIFT_RIGHT[1]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_1_s2.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_0_s1 (
    .F(_zz_decode_RS2_1_0_4),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I1(memory_DivPlugin_div_result[0]),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_0_s1.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_0_s2 (
    .F(_zz_decode_RS2_1_0_5),
    .I0(_zz_decode_RS2_1_0_6),
    .I1(execute_to_memory_SHIFT_RIGHT[0]),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_0_s2.INIT=8'hCA;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s3 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I1(n19032_6),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_8),
    .I3(decode_to_execute_PC_31_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s3.INIT=16'hB000;
  LUT2 _zz_decode_RS2_2_31_s2 (
    .F(_zz_decode_RS2_2_31_5),
    .I0(_zz_decode_RS2_2_31_21),
    .I1(_zz_decode_RS2_2_31_10) 
);
defparam _zz_decode_RS2_2_31_s2.INIT=4'h1;
  LUT2 _zz_decode_RS2_2_15_s1 (
    .F(_zz_decode_RS2_2_15_4),
    .I0(_zz_decode_RS2_2_15_12),
    .I1(_zz_decode_RS2_2_15_9) 
);
defparam _zz_decode_RS2_2_15_s1.INIT=4'h1;
  LUT2 _zz_decode_RS2_2_15_s2 (
    .F(_zz_decode_RS2_2_15_5),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_15_s2.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_15_s4 (
    .F(_zz_decode_RS2_2_15_7),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(_zz_decode_RS2_2_15_14),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_15_s4.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_14_s1 (
    .F(_zz_decode_RS2_2_14_4),
    .I0(_zz_decode_RS2_2_14_6),
    .I1(_zz_decode_RS2_2_30_6),
    .I2(_zz_decode_RS2_2_15_5),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_14_s1.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_2_14_s2 (
    .F(_zz_decode_RS2_2_14_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I2(_zz_decode_RS2_2_14_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_14_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_13_s1 (
    .F(_zz_decode_RS2_2_13_4),
    .I0(_zz_decode_RS2_2_13_6),
    .I1(_zz_decode_RS2_2_29_6),
    .I2(_zz_decode_RS2_2_15_5),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_13_s1.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_2_13_s2 (
    .F(_zz_decode_RS2_2_13_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(_zz_decode_RS2_2_13_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_13_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_12_s1 (
    .F(_zz_decode_RS2_2_12_4),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(_zz_decode_RS2_2_28_6),
    .I2(_zz_decode_RS2_2_15_5),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_12_s1.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_2_12_s2 (
    .F(_zz_decode_RS2_2_12_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I2(_zz_decode_RS2_2_12_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_12_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_11_s1 (
    .F(_zz_decode_RS2_2_11_4),
    .I0(_zz_decode_RS2_2_11_6),
    .I1(_zz_decode_RS2_2_27_6),
    .I2(_zz_decode_RS2_2_15_5),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_11_s1.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_2_11_s2 (
    .F(_zz_decode_RS2_2_11_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I2(_zz_decode_RS2_2_11_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_11_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_10_s1 (
    .F(_zz_decode_RS2_2_10_4),
    .I0(_zz_decode_RS2_2_10_6),
    .I1(_zz_decode_RS2_2_26_6),
    .I2(_zz_decode_RS2_2_15_5),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_10_s1.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_2_10_s2 (
    .F(_zz_decode_RS2_2_10_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I2(_zz_decode_RS2_2_10_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_10_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_9_s1 (
    .F(_zz_decode_RS2_2_9_4),
    .I0(_zz_decode_RS2_2_9_6),
    .I1(_zz_decode_RS2_2_25_6),
    .I2(_zz_decode_RS2_2_15_5),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_9_s1.INIT=16'h0C0A;
  LUT4 _zz_decode_RS2_2_9_s2 (
    .F(_zz_decode_RS2_2_9_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(_zz_decode_RS2_2_9_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_9_s2.INIT=16'h0FEE;
  LUT3 _zz_decode_RS2_2_8_s1 (
    .F(_zz_decode_RS2_2_8_4),
    .I0(_zz_decode_RS2_2_8_6),
    .I1(_zz_decode_RS2_2_24_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_8_s1.INIT=8'hCA;
  LUT4 _zz_decode_RS2_2_8_s2 (
    .F(_zz_decode_RS2_2_8_5),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(_zz_decode_RS2_2_8_9),
    .I3(_zz_decode_RS2_2_6_6) 
);
defparam _zz_decode_RS2_2_8_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_7_s2 (
    .F(_zz_decode_RS2_2_7_5),
    .I0(_zz_decode_RS2_2_23_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(_zz_decode_RS2_2_15_12),
    .I3(_zz_decode_RS2_2_7_7) 
);
defparam _zz_decode_RS2_2_7_s2.INIT=16'hBBF0;
  LUT2 _zz_decode_RS2_2_6_s3 (
    .F(_zz_decode_RS2_2_6_6),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_6_s3.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_1_s1 (
    .F(_zz_decode_RS2_2_1_4),
    .I0(_zz_decode_RS2_2_1_6),
    .I1(_zz_decode_RS2_2_1_7),
    .I2(io_mem_cmd_payload_size_2_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_1_s1.INIT=16'h5FC0;
  LUT4 _zz_decode_RS2_2_0_s1 (
    .F(_zz_decode_RS2_2_0_4),
    .I0(_zz_decode_RS2_2_8_4),
    .I1(_zz_decode_RS2_2_0_6),
    .I2(io_mem_cmd_payload_size_2_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_0_s1.INIT=16'hAFC0;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s1 (
    .F(IBusCachedPlugin_fetchPc_output_fire_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(n18978_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s1.INIT=8'h10;
  LUT2 IBusCachedPlugin_fetchPc_output_fire_s2 (
    .F(IBusCachedPlugin_fetchPc_output_fire_5),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(IBusCachedPlugin_fetchPc_output_fire_7) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s2.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_31_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .I1(execute_to_memory_BRANCH_CALC[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_31_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s2.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_30_4),
    .I0(IBusCachedPlugin_fetchPc_pc_30_7),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_30_5),
    .I0(execute_to_memory_BRANCH_CALC[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_30_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s3.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_29_4),
    .I0(IBusCachedPlugin_fetchPc_pc_29_7),
    .I1(memory_to_writeBack_PC[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_29_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .I1(execute_to_memory_BRANCH_CALC[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_29_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_28_4),
    .I0(IBusCachedPlugin_fetchPc_pc_28_7),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_28_5),
    .I0(execute_to_memory_BRANCH_CALC[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_27_4),
    .I0(IBusCachedPlugin_fetchPc_pc_27_7),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_27_5),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_27_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_27_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s3.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_26_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .I1(execute_to_memory_BRANCH_CALC[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_26_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_25_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I2(IBusCachedPlugin_fetchPc_pc_25_10),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s1.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_25_5),
    .I0(IBusCachedPlugin_fetchPc_pc_25_8),
    .I1(memory_to_writeBack_PC[25]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_25_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .I1(execute_to_memory_BRANCH_CALC[25]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s3.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_24_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .I1(execute_to_memory_BRANCH_CALC[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_24_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_23_4),
    .I0(IBusCachedPlugin_fetchPc_pc_23_7),
    .I1(memory_to_writeBack_PC[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_23_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .I1(execute_to_memory_BRANCH_CALC[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_23_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_23_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s3.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_22_4),
    .I0(IBusCachedPlugin_fetchPc_pc_22_7),
    .I1(memory_to_writeBack_PC[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_22_5),
    .I0(IBusCachedPlugin_fetchPc_pc_22_8),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_22_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .I1(execute_to_memory_BRANCH_CALC[22]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s3.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_21_5),
    .I0(IBusCachedPlugin_fetchPc_pc_21_8),
    .I1(memory_to_writeBack_PC[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_21_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .I1(execute_to_memory_BRANCH_CALC[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s3.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_20_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .I1(execute_to_memory_BRANCH_CALC[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_20_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s1.INIT=16'h5F30;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_20_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s2.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_19_4),
    .I0(IBusCachedPlugin_fetchPc_pc_19_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_19_5),
    .I0(IBusCachedPlugin_fetchPc_pc_19_8),
    .I1(memory_to_writeBack_PC[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_19_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .I1(execute_to_memory_BRANCH_CALC[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s3.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_18_4),
    .I0(IBusCachedPlugin_fetchPc_pc_18_7),
    .I1(memory_to_writeBack_PC[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_18_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .I1(execute_to_memory_BRANCH_CALC[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_18_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_18_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s3.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_17_4),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .I1(execute_to_memory_BRANCH_CALC[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_17_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s1.INIT=16'h5F30;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_16_4),
    .I0(IBusCachedPlugin_fetchPc_pc_16_7),
    .I1(memory_to_writeBack_PC[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_16_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .I1(execute_to_memory_BRANCH_CALC[16]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_15_4),
    .I0(IBusCachedPlugin_fetchPc_pc_15_7),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_15_5),
    .I0(execute_to_memory_BRANCH_CALC[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_14_4),
    .I0(IBusCachedPlugin_fetchPc_pc_14_7),
    .I1(memory_to_writeBack_PC[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s1.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_14_5),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .I1(execute_to_memory_BRANCH_CALC[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s2.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_14_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_13_4),
    .I0(IBusCachedPlugin_fetchPc_pc_13_7),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_13_5),
    .I0(execute_to_memory_BRANCH_CALC[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_13_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I2(IBusCachedPlugin_fetchPc_pc_13_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s3.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_12_4),
    .I0(IBusCachedPlugin_fetchPc_pc_12_7),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_12_5),
    .I0(execute_to_memory_BRANCH_CALC[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s2.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_11_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .I1(execute_to_memory_BRANCH_CALC[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_11_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s5.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_10_8),
    .I0(IBusCachedPlugin_fetchPc_pc_10_11),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_10_9),
    .I0(execute_to_memory_BRANCH_CALC[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s6.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_9_8),
    .I0(IBusCachedPlugin_fetchPc_pc_9_11),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_9_9),
    .I0(execute_to_memory_BRANCH_CALC[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s6.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_9_10),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_9_12),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s7.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_8_8),
    .I0(IBusCachedPlugin_fetchPc_pc_8_11),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_8_9),
    .I0(execute_to_memory_BRANCH_CALC[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s6.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_8_10),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_12),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s7.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_7_8),
    .I0(IBusCachedPlugin_fetchPc_pc_7_11),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_7_9),
    .I0(execute_to_memory_BRANCH_CALC[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s6.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_6_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_6_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s5.INIT=16'hAA3C;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_6_9),
    .I0(IBusCachedPlugin_fetchPc_pc_6_12),
    .I1(memory_to_writeBack_PC[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s6.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_6_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .I1(execute_to_memory_BRANCH_CALC[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s7.INIT=16'hAC00;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_5_8),
    .I0(IBusCachedPlugin_fetchPc_pc_5_11),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_5_9),
    .I0(execute_to_memory_BRANCH_CALC[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s6.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_5_10),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_5_12),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s7.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_4_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .I1(execute_to_memory_BRANCH_CALC[4]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_4_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s3.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_3_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .I1(execute_to_memory_BRANCH_CALC[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_3_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s3.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_3_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_3_9),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s4.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_2_6),
    .I0(IBusCachedPlugin_fetchPc_pc_2_9),
    .I1(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_18),
    .I3(IBusCachedPlugin_fetchPc_pc_30_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_2_7),
    .I0(execute_to_memory_BRANCH_CALC[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_18) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s4.INIT=16'h0A0C;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_2_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s5.INIT=16'hAA3C;
  LUT4 n13239_s1 (
    .F(n13239_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n13239_s1.INIT=16'h0FFB;
  LUT4 HazardSimplePlugin_writeBackWrites_valid_s1 (
    .F(HazardSimplePlugin_writeBackWrites_valid_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_8),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s1.INIT=16'h1000;
  LUT2 execute_BranchPlugin_branch_src1_31_s1 (
    .F(execute_BranchPlugin_branch_src1_31_4),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_31_s1.INIT=4'h8;
  LUT3 execute_BranchPlugin_branch_src2_19_s1 (
    .F(execute_BranchPlugin_branch_src2_19_4),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_19_s1.INIT=8'h10;
  LUT4 execute_BranchPlugin_branch_src2_19_s2 (
    .F(execute_BranchPlugin_branch_src2_19_5),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[1]),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_19_s2.INIT=16'hA300;
  LUT4 execute_BranchPlugin_branch_src2_11_s1 (
    .F(execute_BranchPlugin_branch_src2_11_4),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_INSTRUCTION[7]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_11_s1.INIT=16'hBB0F;
  LUT4 execute_BranchPlugin_branch_src2_1_s1 (
    .F(execute_BranchPlugin_branch_src2_1_4),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_INSTRUCTION[21]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_1_s1.INIT=16'hB000;
  LUT4 externalInterrupt_s1 (
    .F(externalInterrupt_4),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .I1(externalInterruptArray_regNext[2]),
    .I2(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .I3(externalInterruptArray_regNext[1]) 
);
defparam externalInterrupt_s1.INIT=16'h0777;
  LUT4 iBus_cmd_ready_s1 (
    .F(iBus_cmd_ready_4),
    .I0(iBus_cmd_ready_15),
    .I1(iBus_cmd_ready_13),
    .I2(iBus_cmd_ready_9),
    .I3(iBus_cmd_ready_10) 
);
defparam iBus_cmd_ready_s1.INIT=16'hEF00;
  LUT4 iBus_cmd_ready_s2 (
    .F(iBus_cmd_ready_5),
    .I0(builder_fsm0_state),
    .I1(builder_wr_lock_counter_7_14),
    .I2(builder_wishbone2axi0_next_state_1_23),
    .I3(builder_wishbone2axi0_state[1]) 
);
defparam iBus_cmd_ready_s2.INIT=16'h00EF;
  LUT2 iBus_cmd_ready_s3 (
    .F(iBus_cmd_ready_6),
    .I0(lineLoader_cmdSent),
    .I1(lineLoader_valid) 
);
defparam iBus_cmd_ready_s3.INIT=4'h4;
  LUT4 _zz_dBus_cmd_ready_s1 (
    .F(_zz_dBus_cmd_ready_4),
    .I0(_zz_dBus_cmd_ready_8),
    .I1(builder_wr_lock_counter_7_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13),
    .I3(_zz_dBus_cmd_ready_6) 
);
defparam _zz_dBus_cmd_ready_s1.INIT=16'h000D;
  LUT4 n18911_s1 (
    .F(n18911_4),
    .I0(CsrPlugin_minstret[62]),
    .I1(n18911_6),
    .I2(n18916_4),
    .I3(CsrPlugin_minstret[63]) 
);
defparam n18911_s1.INIT=16'h7F80;
  LUT2 n18911_s2 (
    .F(n18911_5),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(n26237_6) 
);
defparam n18911_s2.INIT=4'h8;
  LUT3 n18912_s1 (
    .F(n18912_4),
    .I0(n18911_6),
    .I1(n18916_4),
    .I2(CsrPlugin_minstret[62]) 
);
defparam n18912_s1.INIT=8'h78;
  LUT4 n18913_s1 (
    .F(n18913_4),
    .I0(CsrPlugin_minstret[58]),
    .I1(CsrPlugin_minstret[59]),
    .I2(CsrPlugin_minstret[60]),
    .I3(n18916_4) 
);
defparam n18913_s1.INIT=16'h8000;
  LUT4 n18914_s1 (
    .F(n18914_4),
    .I0(CsrPlugin_minstret[58]),
    .I1(CsrPlugin_minstret[59]),
    .I2(n18916_4),
    .I3(CsrPlugin_minstret[60]) 
);
defparam n18914_s1.INIT=16'h7F80;
  LUT3 n18915_s1 (
    .F(n18915_4),
    .I0(CsrPlugin_minstret[58]),
    .I1(n18916_4),
    .I2(CsrPlugin_minstret[59]) 
);
defparam n18915_s1.INIT=8'h78;
  LUT3 n18916_s1 (
    .F(n18916_4),
    .I0(n18941_4),
    .I1(n18916_5),
    .I2(n18916_6) 
);
defparam n18916_s1.INIT=8'h80;
  LUT4 n18917_s1 (
    .F(n18917_4),
    .I0(n18916_5),
    .I1(n18917_5),
    .I2(n18934_7),
    .I3(CsrPlugin_minstret[57]) 
);
defparam n18917_s1.INIT=16'h7F80;
  LUT4 n18918_s1 (
    .F(n18918_4),
    .I0(CsrPlugin_minstret[54]),
    .I1(CsrPlugin_minstret[55]),
    .I2(n18916_5),
    .I3(n18934_7) 
);
defparam n18918_s1.INIT=16'h8000;
  LUT4 n18919_s1 (
    .F(n18919_4),
    .I0(CsrPlugin_minstret[54]),
    .I1(n18916_5),
    .I2(n18934_7),
    .I3(CsrPlugin_minstret[55]) 
);
defparam n18919_s1.INIT=16'h7F80;
  LUT3 n18920_s1 (
    .F(n18920_4),
    .I0(n18916_5),
    .I1(n18934_7),
    .I2(CsrPlugin_minstret[54]) 
);
defparam n18920_s1.INIT=8'h78;
  LUT3 n18922_s1 (
    .F(n18922_4),
    .I0(n18922_5),
    .I1(n18926_4),
    .I2(CsrPlugin_minstret[52]) 
);
defparam n18922_s1.INIT=8'h78;
  LUT4 n18923_s1 (
    .F(n18923_4),
    .I0(CsrPlugin_minstret[48]),
    .I1(CsrPlugin_minstret[49]),
    .I2(CsrPlugin_minstret[50]),
    .I3(n18926_4) 
);
defparam n18923_s1.INIT=16'h8000;
  LUT4 n18924_s1 (
    .F(n18924_4),
    .I0(CsrPlugin_minstret[48]),
    .I1(CsrPlugin_minstret[49]),
    .I2(n18926_4),
    .I3(CsrPlugin_minstret[50]) 
);
defparam n18924_s1.INIT=16'h7F80;
  LUT3 n18925_s1 (
    .F(n18925_4),
    .I0(CsrPlugin_minstret[48]),
    .I1(n18926_4),
    .I2(CsrPlugin_minstret[49]) 
);
defparam n18925_s1.INIT=8'h78;
  LUT3 n18926_s1 (
    .F(n18926_4),
    .I0(n18926_5),
    .I1(n18934_7),
    .I2(n18926_8) 
);
defparam n18926_s1.INIT=8'h80;
  LUT4 n18927_s1 (
    .F(n18927_4),
    .I0(CsrPlugin_minstret[46]),
    .I1(n18927_5),
    .I2(n18931_7),
    .I3(CsrPlugin_minstret[47]) 
);
defparam n18927_s1.INIT=16'h7F80;
  LUT3 n18928_s1 (
    .F(n18928_4),
    .I0(n18927_5),
    .I1(n18931_7),
    .I2(CsrPlugin_minstret[46]) 
);
defparam n18928_s1.INIT=8'h78;
  LUT4 n18929_s1 (
    .F(n18929_4),
    .I0(CsrPlugin_minstret[43]),
    .I1(CsrPlugin_minstret[44]),
    .I2(n18931_7),
    .I3(CsrPlugin_minstret[45]) 
);
defparam n18929_s1.INIT=16'h7F80;
  LUT3 n18930_s1 (
    .F(n18930_4),
    .I0(CsrPlugin_minstret[43]),
    .I1(n18931_7),
    .I2(CsrPlugin_minstret[44]) 
);
defparam n18930_s1.INIT=8'h78;
  LUT4 n18932_s1 (
    .F(n18932_4),
    .I0(CsrPlugin_minstret[40]),
    .I1(CsrPlugin_minstret[41]),
    .I2(n18934_7),
    .I3(CsrPlugin_minstret[42]) 
);
defparam n18932_s1.INIT=16'h7F80;
  LUT3 n18933_s1 (
    .F(n18933_4),
    .I0(CsrPlugin_minstret[40]),
    .I1(n18934_7),
    .I2(CsrPlugin_minstret[41]) 
);
defparam n18933_s1.INIT=8'h78;
  LUT4 n18935_s1 (
    .F(n18935_4),
    .I0(CsrPlugin_minstret[35]),
    .I1(n18935_5),
    .I2(n18939_6),
    .I3(CsrPlugin_minstret[39]) 
);
defparam n18935_s1.INIT=16'h7F80;
  LUT4 n18936_s1 (
    .F(n18936_4),
    .I0(CsrPlugin_minstret[35]),
    .I1(CsrPlugin_minstret[36]),
    .I2(CsrPlugin_minstret[37]),
    .I3(n18939_6) 
);
defparam n18936_s1.INIT=16'h8000;
  LUT4 n18937_s1 (
    .F(n18937_4),
    .I0(CsrPlugin_minstret[35]),
    .I1(CsrPlugin_minstret[36]),
    .I2(n18939_6),
    .I3(CsrPlugin_minstret[37]) 
);
defparam n18937_s1.INIT=16'h7F80;
  LUT3 n18938_s1 (
    .F(n18938_4),
    .I0(CsrPlugin_minstret[35]),
    .I1(n18939_6),
    .I2(CsrPlugin_minstret[36]) 
);
defparam n18938_s1.INIT=8'h78;
  LUT3 n18940_s1 (
    .F(n18940_4),
    .I0(CsrPlugin_minstret[33]),
    .I1(n18941_4),
    .I2(CsrPlugin_minstret[34]) 
);
defparam n18940_s1.INIT=8'h78;
  LUT3 n18941_s1 (
    .F(n18941_4),
    .I0(CsrPlugin_minstret[15]),
    .I1(CsrPlugin_minstret[32]),
    .I2(n18941_5) 
);
defparam n18941_s1.INIT=8'h80;
  LUT3 n18942_s1 (
    .F(n18942_4),
    .I0(CsrPlugin_minstret[15]),
    .I1(n18941_5),
    .I2(CsrPlugin_minstret[32]) 
);
defparam n18942_s1.INIT=8'h78;
  LUT4 n18943_s1 (
    .F(n18943_4),
    .I0(CsrPlugin_minstret[15]),
    .I1(n18943_6),
    .I2(n18943_7),
    .I3(n18959_6) 
);
defparam n18943_s1.INIT=16'h8000;
  LUT2 n18943_s2 (
    .F(n18943_5),
    .I0(execute_CsrPlugin_csr_2818),
    .I1(n26237_6) 
);
defparam n18943_s2.INIT=4'h8;
  LUT3 n18945_s1 (
    .F(n18945_4),
    .I0(n18945_5),
    .I1(n18949_4),
    .I2(CsrPlugin_minstret[29]) 
);
defparam n18945_s1.INIT=8'h78;
  LUT4 n18946_s1 (
    .F(n18946_4),
    .I0(CsrPlugin_minstret[25]),
    .I1(CsrPlugin_minstret[26]),
    .I2(CsrPlugin_minstret[27]),
    .I3(n18949_4) 
);
defparam n18946_s1.INIT=16'h8000;
  LUT4 n18947_s1 (
    .F(n18947_4),
    .I0(CsrPlugin_minstret[25]),
    .I1(CsrPlugin_minstret[26]),
    .I2(n18949_4),
    .I3(CsrPlugin_minstret[27]) 
);
defparam n18947_s1.INIT=16'h7F80;
  LUT3 n18948_s1 (
    .F(n18948_4),
    .I0(CsrPlugin_minstret[25]),
    .I1(n18949_4),
    .I2(CsrPlugin_minstret[26]) 
);
defparam n18948_s1.INIT=8'h78;
  LUT4 n18949_s1 (
    .F(n18949_4),
    .I0(n18949_5),
    .I1(n18949_6),
    .I2(n18949_7),
    .I3(n18958_4) 
);
defparam n18949_s1.INIT=16'h8000;
  LUT4 n18950_s1 (
    .F(n18950_4),
    .I0(CsrPlugin_minstret[22]),
    .I1(CsrPlugin_minstret[23]),
    .I2(n18952_6),
    .I3(CsrPlugin_minstret[24]) 
);
defparam n18950_s1.INIT=16'h7F80;
  LUT3 n18951_s1 (
    .F(n18951_4),
    .I0(CsrPlugin_minstret[22]),
    .I1(n18952_6),
    .I2(CsrPlugin_minstret[23]) 
);
defparam n18951_s1.INIT=8'h78;
  LUT4 n18953_s1 (
    .F(n18953_4),
    .I0(CsrPlugin_minstret[19]),
    .I1(CsrPlugin_minstret[20]),
    .I2(n18955_4),
    .I3(CsrPlugin_minstret[21]) 
);
defparam n18953_s1.INIT=16'h7F80;
  LUT3 n18954_s1 (
    .F(n18954_4),
    .I0(CsrPlugin_minstret[19]),
    .I1(n18955_4),
    .I2(CsrPlugin_minstret[20]) 
);
defparam n18954_s1.INIT=8'h78;
  LUT3 n18955_s1 (
    .F(n18955_4),
    .I0(CsrPlugin_minstret[15]),
    .I1(n18949_5),
    .I2(n18959_6) 
);
defparam n18955_s1.INIT=8'h80;
  LUT4 n18956_s1 (
    .F(n18956_4),
    .I0(CsrPlugin_minstret[16]),
    .I1(CsrPlugin_minstret[17]),
    .I2(n18958_4),
    .I3(CsrPlugin_minstret[18]) 
);
defparam n18956_s1.INIT=16'h7F80;
  LUT3 n18957_s1 (
    .F(n18957_4),
    .I0(CsrPlugin_minstret[16]),
    .I1(n18958_4),
    .I2(CsrPlugin_minstret[17]) 
);
defparam n18957_s1.INIT=8'h78;
  LUT4 n18958_s1 (
    .F(n18958_4),
    .I0(CsrPlugin_minstret[15]),
    .I1(n18958_5),
    .I2(n18958_6),
    .I3(n18966_4) 
);
defparam n18958_s1.INIT=16'h8000;
  LUT3 n18960_s1 (
    .F(n18960_4),
    .I0(CsrPlugin_minstret[13]),
    .I1(n18961_7),
    .I2(CsrPlugin_minstret[14]) 
);
defparam n18960_s1.INIT=8'h78;
  LUT3 n18962_s1 (
    .F(n18962_4),
    .I0(CsrPlugin_minstret[11]),
    .I1(n18963_6),
    .I2(CsrPlugin_minstret[12]) 
);
defparam n18962_s1.INIT=8'h78;
  LUT4 n18964_s1 (
    .F(n18964_4),
    .I0(CsrPlugin_minstret[7]),
    .I1(n18970_4),
    .I2(n18964_5),
    .I3(n18958_6) 
);
defparam n18964_s1.INIT=16'h8000;
  LUT2 n18966_s1 (
    .F(n18966_4),
    .I0(CsrPlugin_minstret[7]),
    .I1(n18967_6) 
);
defparam n18966_s1.INIT=4'h8;
  LUT4 n18968_s1 (
    .F(n18968_4),
    .I0(CsrPlugin_minstret[4]),
    .I1(CsrPlugin_minstret[5]),
    .I2(n18970_4),
    .I3(CsrPlugin_minstret[6]) 
);
defparam n18968_s1.INIT=16'h7F80;
  LUT3 n18969_s1 (
    .F(n18969_4),
    .I0(CsrPlugin_minstret[4]),
    .I1(n18970_4),
    .I2(CsrPlugin_minstret[5]) 
);
defparam n18969_s1.INIT=8'h78;
  LUT4 n18970_s1 (
    .F(n18970_4),
    .I0(CsrPlugin_minstret[0]),
    .I1(CsrPlugin_minstret[1]),
    .I2(CsrPlugin_minstret[2]),
    .I3(CsrPlugin_minstret[3]) 
);
defparam n18970_s1.INIT=16'h8000;
  LUT2 n18972_s1 (
    .F(n18972_4),
    .I0(CsrPlugin_minstret[0]),
    .I1(CsrPlugin_minstret[1]) 
);
defparam n18972_s1.INIT=4'h8;
  LUT4 n18978_s1 (
    .F(n18978_4),
    .I0(n20236_5),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I2(IBusCachedPlugin_fetchPc_pc_31_24),
    .I3(n18978_7) 
);
defparam n18978_s1.INIT=16'hD000;
  LUT4 n18981_s1 (
    .F(n18981_4),
    .I0(n20306_8),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(DBusCachedPlugin_exceptionBus_valid_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam n18981_s1.INIT=16'h0E00;
  LUT2 n19028_s3 (
    .F(n19028_6),
    .I0(execute_CsrPlugin_csr_768),
    .I1(n26237_6) 
);
defparam n19028_s3.INIT=4'h8;
  LUT3 n19090_s1 (
    .F(n19090_4),
    .I0(n19099_8),
    .I1(n19090_8),
    .I2(CsrPlugin_mcycle[31]) 
);
defparam n19090_s1.INIT=8'h78;
  LUT2 n19090_s2 (
    .F(n19090_5),
    .I0(execute_CsrPlugin_csr_2816),
    .I1(n26237_6) 
);
defparam n19090_s2.INIT=4'h8;
  LUT4 n19091_s1 (
    .F(n19091_4),
    .I0(n19099_8),
    .I1(n19091_8),
    .I2(n19091_6),
    .I3(CsrPlugin_mcycle[30]) 
);
defparam n19091_s1.INIT=16'h7F80;
  LUT4 n19092_s1 (
    .F(n19092_4),
    .I0(n19099_8),
    .I1(n19091_8),
    .I2(n19092_5),
    .I3(CsrPlugin_mcycle[29]) 
);
defparam n19092_s1.INIT=16'h7F80;
  LUT4 n19093_s1 (
    .F(n19093_4),
    .I0(n19099_8),
    .I1(n19091_8),
    .I2(n19093_5),
    .I3(CsrPlugin_mcycle[28]) 
);
defparam n19093_s1.INIT=16'h7F80;
  LUT4 n19094_s1 (
    .F(n19094_4),
    .I0(CsrPlugin_mcycle[25]),
    .I1(CsrPlugin_mcycle[26]),
    .I2(n19099_8),
    .I3(n19091_8) 
);
defparam n19094_s1.INIT=16'h8000;
  LUT4 n19095_s1 (
    .F(n19095_4),
    .I0(CsrPlugin_mcycle[24]),
    .I1(CsrPlugin_mcycle[25]),
    .I2(n19099_8),
    .I3(n19095_5) 
);
defparam n19095_s1.INIT=16'h8000;
  LUT3 n19096_s1 (
    .F(n19096_4),
    .I0(n19099_8),
    .I1(n19091_8),
    .I2(CsrPlugin_mcycle[25]) 
);
defparam n19096_s1.INIT=8'h78;
  LUT3 n19098_s1 (
    .F(n19098_4),
    .I0(CsrPlugin_mcycle[22]),
    .I1(n19099_8),
    .I2(CsrPlugin_mcycle[23]) 
);
defparam n19098_s1.INIT=8'h78;
  LUT4 n19100_s1 (
    .F(n19100_4),
    .I0(CsrPlugin_mcycle[19]),
    .I1(CsrPlugin_mcycle[20]),
    .I2(n19102_7),
    .I3(CsrPlugin_mcycle[21]) 
);
defparam n19100_s1.INIT=16'h7F80;
  LUT3 n19101_s1 (
    .F(n19101_4),
    .I0(CsrPlugin_mcycle[19]),
    .I1(n19102_7),
    .I2(CsrPlugin_mcycle[20]) 
);
defparam n19101_s1.INIT=8'h78;
  LUT3 n19104_s1 (
    .F(n19104_4),
    .I0(CsrPlugin_mcycle[16]),
    .I1(n19105_4),
    .I2(CsrPlugin_mcycle[17]) 
);
defparam n19104_s1.INIT=8'h78;
  LUT3 n19105_s1 (
    .F(n19105_4),
    .I0(CsrPlugin_mcycle[15]),
    .I1(n19111_4),
    .I2(n19105_5) 
);
defparam n19105_s1.INIT=8'h80;
  LUT3 n19106_s1 (
    .F(n19106_4),
    .I0(n19111_4),
    .I1(n19105_5),
    .I2(CsrPlugin_mcycle[15]) 
);
defparam n19106_s1.INIT=8'h78;
  LUT3 n19108_s1 (
    .F(n19108_4),
    .I0(CsrPlugin_mcycle[11]),
    .I1(CsrPlugin_mcycle[12]),
    .I2(n19110_6) 
);
defparam n19108_s1.INIT=8'h80;
  LUT3 n19109_s1 (
    .F(n19109_4),
    .I0(CsrPlugin_mcycle[11]),
    .I1(n19110_6),
    .I2(CsrPlugin_mcycle[12]) 
);
defparam n19109_s1.INIT=8'h78;
  LUT3 n19111_s1 (
    .F(n19111_4),
    .I0(CsrPlugin_mcycle[8]),
    .I1(CsrPlugin_mcycle[9]),
    .I2(n19113_4) 
);
defparam n19111_s1.INIT=8'h80;
  LUT3 n19112_s1 (
    .F(n19112_4),
    .I0(CsrPlugin_mcycle[8]),
    .I1(n19113_4),
    .I2(CsrPlugin_mcycle[9]) 
);
defparam n19112_s1.INIT=8'h78;
  LUT4 n19113_s1 (
    .F(n19113_4),
    .I0(CsrPlugin_mcycle[6]),
    .I1(CsrPlugin_mcycle[7]),
    .I2(n19117_4),
    .I3(n19113_5) 
);
defparam n19113_s1.INIT=16'h8000;
  LUT3 n19116_s1 (
    .F(n19116_4),
    .I0(CsrPlugin_mcycle[4]),
    .I1(n19117_4),
    .I2(CsrPlugin_mcycle[5]) 
);
defparam n19116_s1.INIT=8'h78;
  LUT4 n19117_s1 (
    .F(n19117_4),
    .I0(CsrPlugin_mcycle[0]),
    .I1(CsrPlugin_mcycle[1]),
    .I2(CsrPlugin_mcycle[2]),
    .I3(CsrPlugin_mcycle[3]) 
);
defparam n19117_s1.INIT=16'h8000;
  LUT2 n19119_s1 (
    .F(n19119_4),
    .I0(CsrPlugin_mcycle[0]),
    .I1(CsrPlugin_mcycle[1]) 
);
defparam n19119_s1.INIT=4'h8;
  LUT4 n19154_s1 (
    .F(n19154_4),
    .I0(CsrPlugin_mcycle[62]),
    .I1(n19154_6),
    .I2(n19159_4),
    .I3(CsrPlugin_mcycle[63]) 
);
defparam n19154_s1.INIT=16'h7F80;
  LUT2 n19154_s2 (
    .F(n19154_5),
    .I0(execute_CsrPlugin_csr_2944),
    .I1(n26237_6) 
);
defparam n19154_s2.INIT=4'h8;
  LUT3 n19155_s1 (
    .F(n19155_4),
    .I0(n19154_6),
    .I1(n19159_4),
    .I2(CsrPlugin_mcycle[62]) 
);
defparam n19155_s1.INIT=8'h78;
  LUT4 n19156_s1 (
    .F(n19156_4),
    .I0(CsrPlugin_mcycle[58]),
    .I1(CsrPlugin_mcycle[59]),
    .I2(CsrPlugin_mcycle[60]),
    .I3(n19159_4) 
);
defparam n19156_s1.INIT=16'h8000;
  LUT4 n19157_s1 (
    .F(n19157_4),
    .I0(CsrPlugin_mcycle[58]),
    .I1(CsrPlugin_mcycle[59]),
    .I2(n19159_4),
    .I3(CsrPlugin_mcycle[60]) 
);
defparam n19157_s1.INIT=16'h7F80;
  LUT3 n19158_s1 (
    .F(n19158_4),
    .I0(CsrPlugin_mcycle[58]),
    .I1(n19159_4),
    .I2(CsrPlugin_mcycle[59]) 
);
defparam n19158_s1.INIT=8'h78;
  LUT4 n19159_s1 (
    .F(n19159_4),
    .I0(n19159_5),
    .I1(n19159_6),
    .I2(n19159_7),
    .I3(n19159_8) 
);
defparam n19159_s1.INIT=16'h8000;
  LUT4 n19160_s1 (
    .F(n19160_4),
    .I0(CsrPlugin_mcycle[56]),
    .I1(n19160_5),
    .I2(n19182_6),
    .I3(n19160_6) 
);
defparam n19160_s1.INIT=16'h8000;
  LUT3 n19161_s1 (
    .F(n19161_4),
    .I0(n19160_6),
    .I1(n19177_6),
    .I2(CsrPlugin_mcycle[56]) 
);
defparam n19161_s1.INIT=8'h78;
  LUT4 n19162_s1 (
    .F(n19162_4),
    .I0(CsrPlugin_mcycle[54]),
    .I1(n19162_8),
    .I2(n19177_6),
    .I3(CsrPlugin_mcycle[55]) 
);
defparam n19162_s1.INIT=16'h7F80;
  LUT3 n19163_s1 (
    .F(n19163_4),
    .I0(n19162_8),
    .I1(n19177_6),
    .I2(CsrPlugin_mcycle[54]) 
);
defparam n19163_s1.INIT=8'h78;
  LUT3 n19165_s1 (
    .F(n19165_4),
    .I0(n19165_5),
    .I1(n19169_4),
    .I2(CsrPlugin_mcycle[52]) 
);
defparam n19165_s1.INIT=8'h78;
  LUT4 n19166_s1 (
    .F(n19166_4),
    .I0(CsrPlugin_mcycle[48]),
    .I1(CsrPlugin_mcycle[49]),
    .I2(CsrPlugin_mcycle[50]),
    .I3(n19169_4) 
);
defparam n19166_s1.INIT=16'h8000;
  LUT4 n19167_s1 (
    .F(n19167_4),
    .I0(CsrPlugin_mcycle[48]),
    .I1(CsrPlugin_mcycle[49]),
    .I2(n19169_4),
    .I3(CsrPlugin_mcycle[50]) 
);
defparam n19167_s1.INIT=16'h7F80;
  LUT3 n19168_s1 (
    .F(n19168_4),
    .I0(CsrPlugin_mcycle[48]),
    .I1(n19169_4),
    .I2(CsrPlugin_mcycle[49]) 
);
defparam n19168_s1.INIT=8'h78;
  LUT4 n19169_s1 (
    .F(n19169_4),
    .I0(n19159_5),
    .I1(n19169_5),
    .I2(n19184_6),
    .I3(n19169_6) 
);
defparam n19169_s1.INIT=16'h8000;
  LUT4 n19170_s1 (
    .F(n19170_4),
    .I0(CsrPlugin_mcycle[46]),
    .I1(n19170_5),
    .I2(n19174_6),
    .I3(CsrPlugin_mcycle[47]) 
);
defparam n19170_s1.INIT=16'h7F80;
  LUT3 n19171_s1 (
    .F(n19171_4),
    .I0(n19170_5),
    .I1(n19174_6),
    .I2(CsrPlugin_mcycle[46]) 
);
defparam n19171_s1.INIT=8'h78;
  LUT4 n19172_s1 (
    .F(n19172_4),
    .I0(CsrPlugin_mcycle[43]),
    .I1(CsrPlugin_mcycle[44]),
    .I2(n19174_6),
    .I3(CsrPlugin_mcycle[45]) 
);
defparam n19172_s1.INIT=16'h7F80;
  LUT3 n19173_s1 (
    .F(n19173_4),
    .I0(CsrPlugin_mcycle[43]),
    .I1(n19174_6),
    .I2(CsrPlugin_mcycle[44]) 
);
defparam n19173_s1.INIT=8'h78;
  LUT4 n19175_s1 (
    .F(n19175_4),
    .I0(CsrPlugin_mcycle[40]),
    .I1(CsrPlugin_mcycle[41]),
    .I2(n19177_6),
    .I3(CsrPlugin_mcycle[42]) 
);
defparam n19175_s1.INIT=16'h7F80;
  LUT3 n19176_s1 (
    .F(n19176_4),
    .I0(CsrPlugin_mcycle[40]),
    .I1(n19177_6),
    .I2(CsrPlugin_mcycle[41]) 
);
defparam n19176_s1.INIT=8'h78;
  LUT4 n19178_s1 (
    .F(n19178_4),
    .I0(CsrPlugin_mcycle[35]),
    .I1(n19178_5),
    .I2(n19182_6),
    .I3(CsrPlugin_mcycle[39]) 
);
defparam n19178_s1.INIT=16'h7F80;
  LUT4 n19179_s1 (
    .F(n19179_4),
    .I0(CsrPlugin_mcycle[35]),
    .I1(CsrPlugin_mcycle[36]),
    .I2(CsrPlugin_mcycle[37]),
    .I3(n19182_6) 
);
defparam n19179_s1.INIT=16'h8000;
  LUT4 n19180_s1 (
    .F(n19180_4),
    .I0(CsrPlugin_mcycle[35]),
    .I1(CsrPlugin_mcycle[36]),
    .I2(n19182_6),
    .I3(CsrPlugin_mcycle[37]) 
);
defparam n19180_s1.INIT=16'h7F80;
  LUT3 n19181_s1 (
    .F(n19181_4),
    .I0(CsrPlugin_mcycle[35]),
    .I1(n19182_6),
    .I2(CsrPlugin_mcycle[36]) 
);
defparam n19181_s1.INIT=8'h78;
  LUT3 n19183_s1 (
    .F(n19183_4),
    .I0(CsrPlugin_mcycle[33]),
    .I1(n19184_6),
    .I2(CsrPlugin_mcycle[34]) 
);
defparam n19183_s1.INIT=8'h78;
  LUT3 n19185_s1 (
    .F(n19185_4),
    .I0(n19105_4),
    .I1(n19159_7),
    .I2(CsrPlugin_mcycle[32]) 
);
defparam n19185_s1.INIT=8'h78;
  LUT4 n26400_s1 (
    .F(n26400_4),
    .I0(main_cpu_ibus_adr[0]),
    .I1(main_cpu_ibus_adr[1]),
    .I2(main_cpu_ibus_adr[2]),
    .I3(iBus_cmd_ready_6) 
);
defparam n26400_s1.INIT=16'h0001;
  LUT4 n26410_s1 (
    .F(n26410_4),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_13),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(n26410_6),
    .I3(builder_wishbone2axi1_state[1]) 
);
defparam n26410_s1.INIT=16'h0E00;
  LUT4 n26410_s2 (
    .F(n26410_5),
    .I0(builder_wr_lock_counter_7_14),
    .I1(n26410_6),
    .I2(_zz_dBus_cmd_ready_8),
    .I3(main_cpu_dbus_stb) 
);
defparam n26410_s2.INIT=16'hEF00;
  LUT2 n26418_s1 (
    .F(n26418_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(execute_arbitration_isValid_9) 
);
defparam n26418_s1.INIT=4'h4;
  LUT4 n20236_s2 (
    .F(n20236_5),
    .I0(n20236_6),
    .I1(n20236_7),
    .I2(n20236_8),
    .I3(n20307_6) 
);
defparam n20236_s2.INIT=16'h004F;
  LUT3 n20307_s3 (
    .F(n20307_6),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(decode_to_execute_ENV_CTRL[1]) 
);
defparam n20307_s3.INIT=8'h80;
  LUT4 n20339_s2 (
    .F(n20339_5),
    .I0(decode_to_execute_INSTRUCTION[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(n20236_5),
    .I3(n20338_11) 
);
defparam n20339_s2.INIT=16'hCA00;
  LUT2 n20575_s2 (
    .F(n20575_5),
    .I0(execute_CsrPlugin_csr_834),
    .I1(n26237_6) 
);
defparam n20575_s2.INIT=4'h8;
  LUT3 n20576_s1 (
    .F(n20576_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_interrupt_code[3]),
    .I2(CsrPlugin_hadException) 
);
defparam n20576_s1.INIT=8'hAC;
  LUT2 n20580_s1 (
    .F(n20580_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(n26237_6) 
);
defparam n20580_s1.INIT=4'h8;
  LUT4 n20774_s1 (
    .F(n20774_4),
    .I0(n20776_8),
    .I1(n20774_5),
    .I2(n20774_6),
    .I3(execute_RS1[31]) 
);
defparam n20774_s1.INIT=16'h7077;
  LUT4 n20775_s1 (
    .F(n20775_4),
    .I0(execute_RS1[29]),
    .I1(n20774_6),
    .I2(execute_RS1[30]),
    .I3(n20776_8) 
);
defparam n20775_s1.INIT=16'h5A3C;
  LUT4 n20777_s1 (
    .F(n20777_4),
    .I0(n20779_4),
    .I1(n20776_6),
    .I2(execute_RS1[28]),
    .I3(n20774_6) 
);
defparam n20777_s1.INIT=16'h8778;
  LUT4 n20778_s1 (
    .F(n20778_4),
    .I0(execute_RS1[26]),
    .I1(n20774_6),
    .I2(execute_RS1[27]),
    .I3(n20779_4) 
);
defparam n20778_s1.INIT=16'h5A3C;
  LUT4 n20779_s1 (
    .F(n20779_4),
    .I0(execute_RS1[25]),
    .I1(execute_RS1[24]),
    .I2(execute_RS1[23]),
    .I3(n20782_11) 
);
defparam n20779_s1.INIT=16'h0100;
  LUT4 n20780_s1 (
    .F(n20780_4),
    .I0(execute_RS1[24]),
    .I1(n20774_6),
    .I2(n20781_4),
    .I3(execute_RS1[25]) 
);
defparam n20780_s1.INIT=16'h07F8;
  LUT3 n20781_s1 (
    .F(n20781_4),
    .I0(n20782_11),
    .I1(execute_RS1[23]),
    .I2(n20774_6) 
);
defparam n20781_s1.INIT=8'hD0;
  LUT4 n20783_s1 (
    .F(n20783_4),
    .I0(n20782_6),
    .I1(n20782_7),
    .I2(execute_RS1[22]),
    .I3(n20774_6) 
);
defparam n20783_s1.INIT=16'h8778;
  LUT4 n20784_s1 (
    .F(n20784_4),
    .I0(execute_RS1[20]),
    .I1(n20774_6),
    .I2(execute_RS1[21]),
    .I3(n20782_6) 
);
defparam n20784_s1.INIT=16'h5A3C;
  LUT4 n20786_s1 (
    .F(n20786_4),
    .I0(execute_RS1[18]),
    .I1(n20774_6),
    .I2(n20787_4),
    .I3(execute_RS1[19]) 
);
defparam n20786_s1.INIT=16'h07F8;
  LUT3 n20787_s1 (
    .F(n20787_4),
    .I0(n20787_5),
    .I1(execute_RS1[17]),
    .I2(n20774_6) 
);
defparam n20787_s1.INIT=8'hD0;
  LUT3 n20788_s1 (
    .F(n20788_4),
    .I0(execute_RS1[17]),
    .I1(n20774_6),
    .I2(n20787_5) 
);
defparam n20788_s1.INIT=8'h96;
  LUT4 n20789_s1 (
    .F(n20789_4),
    .I0(execute_RS1[15]),
    .I1(n20774_6),
    .I2(execute_RS1[16]),
    .I3(n20790_4) 
);
defparam n20789_s1.INIT=16'h5A3C;
  LUT3 n20790_s1 (
    .F(n20790_4),
    .I0(execute_RS1[14]),
    .I1(execute_RS1[13]),
    .I2(n20790_8) 
);
defparam n20790_s1.INIT=8'h10;
  LUT4 n20791_s1 (
    .F(n20791_4),
    .I0(execute_RS1[13]),
    .I1(n20774_6),
    .I2(execute_RS1[14]),
    .I3(n20790_8) 
);
defparam n20791_s1.INIT=16'h5A3C;
  LUT3 n20792_s1 (
    .F(n20792_4),
    .I0(execute_RS1[13]),
    .I1(n20774_6),
    .I2(n20790_8) 
);
defparam n20792_s1.INIT=8'h96;
  LUT4 n20793_s1 (
    .F(n20793_4),
    .I0(execute_RS1[11]),
    .I1(n20774_6),
    .I2(n20793_5),
    .I3(n20793_6) 
);
defparam n20793_s1.INIT=16'hACCC;
  LUT3 n20794_s1 (
    .F(n20794_4),
    .I0(n20793_6),
    .I1(n20793_5),
    .I2(n20774_6) 
);
defparam n20794_s1.INIT=8'h70;
  LUT4 n20795_s1 (
    .F(n20795_4),
    .I0(execute_RS1[9]),
    .I1(n20795_5),
    .I2(n20774_6),
    .I3(execute_RS1[10]) 
);
defparam n20795_s1.INIT=16'h4FB0;
  LUT3 n20796_s1 (
    .F(n20796_4),
    .I0(execute_RS1[9]),
    .I1(n20774_6),
    .I2(n20795_5) 
);
defparam n20796_s1.INIT=8'h96;
  LUT4 n20797_s1 (
    .F(n20797_4),
    .I0(execute_RS1[7]),
    .I1(n20774_6),
    .I2(execute_RS1[8]),
    .I3(n20793_6) 
);
defparam n20797_s1.INIT=16'h5A3C;
  LUT3 n20798_s1 (
    .F(n20798_4),
    .I0(n20793_6),
    .I1(n20774_6),
    .I2(execute_RS1[7]) 
);
defparam n20798_s1.INIT=8'hB4;
  LUT4 n20800_s1 (
    .F(n20800_4),
    .I0(execute_RS1[4]),
    .I1(n20799_6),
    .I2(n20774_6),
    .I3(execute_RS1[5]) 
);
defparam n20800_s1.INIT=16'h4FB0;
  LUT3 n20801_s1 (
    .F(n20801_4),
    .I0(n20799_6),
    .I1(n20774_6),
    .I2(execute_RS1[4]) 
);
defparam n20801_s1.INIT=8'hB4;
  LUT4 n20802_s1 (
    .F(n20802_4),
    .I0(execute_RS1[2]),
    .I1(execute_RS1[0]),
    .I2(execute_RS1[1]),
    .I3(n20774_6) 
);
defparam n20802_s1.INIT=16'hFE00;
  LUT4 n20803_s1 (
    .F(n20803_4),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[0]),
    .I2(n20774_6),
    .I3(execute_RS1[2]) 
);
defparam n20803_s1.INIT=16'h1FE0;
  LUT3 n20804_s1 (
    .F(n20804_4),
    .I0(execute_RS1[0]),
    .I1(n20774_6),
    .I2(execute_RS1[1]) 
);
defparam n20804_s1.INIT=8'h78;
  LUT4 n21075_s1 (
    .F(n21075_4),
    .I0(n21075_7),
    .I1(n21075_8),
    .I2(n21075_9),
    .I3(n21075_10) 
);
defparam n21075_s1.INIT=16'h8000;
  LUT4 n21075_s2 (
    .F(n21075_5),
    .I0(execute_RS2[21]),
    .I1(n21075_11),
    .I2(n21075_12),
    .I3(n21075_13) 
);
defparam n21075_s2.INIT=16'h4000;
  LUT4 n22024_s6 (
    .F(n22024_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(n22024_11) 
);
defparam n22024_s6.INIT=16'h1000;
  LUT4 n22032_s8 (
    .F(n22032_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[20]) 
);
defparam n22032_s8.INIT=16'h0100;
  LUT4 n22040_s7 (
    .F(n22040_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[21]) 
);
defparam n22040_s7.INIT=16'h0100;
  LUT4 n22049_s8 (
    .F(n22049_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[21]) 
);
defparam n22049_s8.INIT=16'h1000;
  LUT4 n22057_s7 (
    .F(n22057_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[22]) 
);
defparam n22057_s7.INIT=16'h0100;
  LUT4 n22066_s3 (
    .F(n22066_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[23]) 
);
defparam n22066_s3.INIT=16'h0001;
  LUT4 n22083_s5 (
    .F(n22083_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[20]) 
);
defparam n22083_s5.INIT=16'h1000;
  LUT3 n22083_s6 (
    .F(n22083_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n22083_s6.INIT=8'h01;
  LUT4 n22166_s7 (
    .F(n22166_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22166_s7.INIT=16'h8000;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s1.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s1.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_10_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_10_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s0.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_14_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_12_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s1.INIT=16'hCACC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s0.INIT=8'h3A;
  LUT4 _zz_execute_SHIFT_RIGHT_1_15_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_4),
    .I3(_zz_execute_SHIFT_RIGHT_1_12_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s1.INIT=16'hACCC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_16_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(_zz_execute_SRC1[31]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s1.INIT=8'h80;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_20_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_25_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_25_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_26_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_26_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_26_5),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_27_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s0.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s0.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_4),
    .I1(n30_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_30_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[30]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s0.INIT=8'hAC;
  LUT2 _zz_execute_SHIFT_RIGHT_1_31_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_31_4),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s1.INIT=4'h1;
  LUT4 _zz_execute_SRC2_4_10_s6 (
    .F(_zz_execute_SRC2_4_10_10),
    .I0(decode_to_execute_PC[10]),
    .I1(decode_to_execute_INSTRUCTION[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_10_s6.INIT=16'hACCF;
  LUT4 _zz_execute_SRC2_4_9_s5 (
    .F(_zz_execute_SRC2_4_9_9),
    .I0(decode_to_execute_PC[9]),
    .I1(decode_to_execute_INSTRUCTION[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_9_s5.INIT=16'hACCF;
  LUT4 _zz_execute_SRC2_4_8_s5 (
    .F(_zz_execute_SRC2_4_8_9),
    .I0(decode_to_execute_PC[8]),
    .I1(decode_to_execute_INSTRUCTION[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_8_s5.INIT=16'hACCF;
  LUT4 _zz_execute_SRC2_4_7_s5 (
    .F(_zz_execute_SRC2_4_7_9),
    .I0(decode_to_execute_PC[7]),
    .I1(decode_to_execute_INSTRUCTION[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_7_s5.INIT=16'hACCF;
  LUT4 _zz_execute_SRC2_4_6_s5 (
    .F(_zz_execute_SRC2_4_6_9),
    .I0(decode_to_execute_PC[6]),
    .I1(decode_to_execute_INSTRUCTION[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_6_s5.INIT=16'hACCF;
  LUT4 _zz_execute_SRC2_4_5_s6 (
    .F(_zz_execute_SRC2_4_5_10),
    .I0(decode_to_execute_PC[5]),
    .I1(decode_to_execute_INSTRUCTION[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_5_s6.INIT=16'hACCF;
  LUT3 _zz_execute_SRC2_4_1_s7 (
    .F(_zz_execute_SRC2_4_1_12),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_1_s7.INIT=8'hAC;
  LUT3 _zz_execute_SRC2_4_0_s7 (
    .F(_zz_execute_SRC2_4_0_12),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_0_s7.INIT=8'hAC;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_6_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_6_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_6_0_s2.INIT=4'h1;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_6_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_6_0_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_6_0_s3.INIT=4'h8;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_18_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s2.INIT=4'h1;
  LUT3 n19652_s2 (
    .F(n19652_5),
    .I0(n19652_6),
    .I1(CsrPlugin_interrupt_valid),
    .I2(CsrPlugin_hadException) 
);
defparam n19652_s2.INIT=8'h07;
  LUT4 decode_to_execute_PC_31_s3 (
    .F(decode_to_execute_PC_31_7),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(decode_to_execute_PC_31_8) 
);
defparam decode_to_execute_PC_31_s3.INIT=16'h1F00;
  LUT3 memory_to_writeBack_INSTRUCTION_29_s3 (
    .F(memory_to_writeBack_INSTRUCTION_29_7),
    .I0(memory_to_writeBack_INSTRUCTION_29_8),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I2(stageB_request_wr) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s3.INIT=8'h35;
  LUT3 IBusCachedPlugin_decodePrediction_cmd_hadBranch_s4 (
    .F(IBusCachedPlugin_decodePrediction_cmd_hadBranch_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13239_4) 
);
defparam IBusCachedPlugin_decodePrediction_cmd_hadBranch_s4.INIT=8'hAC;
  LUT2 n21605_s2 (
    .F(n21605_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(n21605_6) 
);
defparam n21605_s2.INIT=4'h4;
  LUT4 execute_arbitration_isValid_s4 (
    .F(execute_arbitration_isValid_9),
    .I0(DBusCachedPlugin_exceptionBus_valid_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_10),
    .I2(n20236_5),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam execute_arbitration_isValid_s4.INIT=16'h1000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_11),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_12),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_13) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4.INIT=16'h1F00;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[7]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[6]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[5]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[4]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[3]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[2]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s8.INIT=8'hAC;
  LUT2 n21065_s4 (
    .F(n21065_8),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n21065_s4.INIT=4'h8;
  LUT2 n21064_s4 (
    .F(n21064_8),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]) 
);
defparam n21064_s4.INIT=4'h1;
  LUT4 n21062_s4 (
    .F(n21062_8),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[2]),
    .I2(n21065_8),
    .I3(n21064_8) 
);
defparam n21062_s4.INIT=16'h1000;
  LUT3 n21060_s4 (
    .F(n21060_8),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[4]),
    .I2(n21062_8) 
);
defparam n21060_s4.INIT=8'h10;
  LUT3 n21058_s4 (
    .F(n21058_8),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(n21060_8) 
);
defparam n21058_s4.INIT=8'h10;
  LUT3 n21056_s4 (
    .F(n21056_8),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[8]),
    .I2(n21058_8) 
);
defparam n21056_s4.INIT=8'h10;
  LUT3 n21054_s4 (
    .F(n21054_8),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[10]),
    .I2(n21056_8) 
);
defparam n21054_s4.INIT=8'h10;
  LUT3 n21052_s4 (
    .F(n21052_8),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[12]),
    .I2(n21054_8) 
);
defparam n21052_s4.INIT=8'h10;
  LUT4 n21049_s4 (
    .F(n21049_8),
    .I0(n21050_10),
    .I1(n21075_7),
    .I2(n21062_8),
    .I3(n21075_11) 
);
defparam n21049_s4.INIT=16'h4000;
  LUT2 n21048_s4 (
    .F(n21048_8),
    .I0(execute_RS2[17]),
    .I1(n21049_8) 
);
defparam n21048_s4.INIT=4'h4;
  LUT2 n21044_s4 (
    .F(n21044_8),
    .I0(n21075_5),
    .I1(n21049_8) 
);
defparam n21044_s4.INIT=4'h8;
  LUT2 n21038_s4 (
    .F(n21038_8),
    .I0(execute_RS2[27]),
    .I1(n21039_10) 
);
defparam n21038_s4.INIT=4'h4;
  LUT2 n21036_s4 (
    .F(n21036_8),
    .I0(n21075_9),
    .I1(n21039_10) 
);
defparam n21036_s4.INIT=4'h8;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_1_9),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s4.INIT=8'hCA;
  LUT4 _zz_memory_DivPlugin_div_result_3_2_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_2_9),
    .I0(memory_DivPlugin_accumulator[2]),
    .I1(memory_DivPlugin_rs1[2]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_2_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_2_10),
    .I0(_zz_memory_DivPlugin_div_result_3_2_11),
    .I1(_zz_memory_DivPlugin_div_result_3_2_12),
    .I2(execute_to_memory_INSTRUCTION[13]),
    .I3(memory_DivPlugin_div_needRevert) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s5.INIT=16'hCA00;
  LUT2 _zz_memory_DivPlugin_div_result_3_3_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_3_9),
    .I0(_zz_memory_DivPlugin_div_result_3_2_9),
    .I1(_zz_memory_DivPlugin_div_result_3_2_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s4.INIT=4'h8;
  LUT3 _zz_memory_DivPlugin_div_result_3_3_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_3_10),
    .I0(memory_DivPlugin_rs1[3]),
    .I1(memory_DivPlugin_accumulator[3]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s5.INIT=8'hCA;
  LUT3 _zz_memory_DivPlugin_div_result_3_4_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_4_10),
    .I0(memory_DivPlugin_rs1[4]),
    .I1(memory_DivPlugin_accumulator[4]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s5.INIT=8'hCA;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_5_9),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs1[5]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_6_9),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs1[6]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_7_10),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs1[7]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_8_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_8_9),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs1[8]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_9_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_9_9),
    .I0(_zz_memory_DivPlugin_div_result_3_6_9),
    .I1(_zz_memory_DivPlugin_div_result_3_7_10),
    .I2(_zz_memory_DivPlugin_div_result_3_8_9),
    .I3(_zz_memory_DivPlugin_div_result_3_6_13) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s4.INIT=16'h8000;
  LUT4 _zz_memory_DivPlugin_div_result_3_9_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_9_10),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs1[9]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_10_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_10_10),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs1[10]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_11_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_11_9),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs1[11]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_12_9),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs1[12]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_12_10),
    .I0(_zz_memory_DivPlugin_div_result_3_9_10),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10),
    .I2(_zz_memory_DivPlugin_div_result_3_11_9),
    .I3(_zz_memory_DivPlugin_div_result_3_9_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s5.INIT=16'h8000;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_13_9),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs1[13]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_14_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_14_10),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs1[14]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_15_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_15_10),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs1[15]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_16_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_16_9),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs1[16]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_17_9),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs1[17]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_18_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_18_9),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs1[18]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s4.INIT=16'h5A3C;
  LUT2 _zz_memory_DivPlugin_div_result_3_19_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_19_9),
    .I0(_zz_memory_DivPlugin_div_result_3_17_9),
    .I1(_zz_memory_DivPlugin_div_result_3_18_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s4.INIT=4'h8;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_19_10),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs1[19]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_20_9),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs1[20]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_21_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_21_10),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs1[21]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_22_9),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs1[22]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s4.INIT=16'h5A3C;
  LUT3 _zz_memory_DivPlugin_div_result_3_22_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_22_10),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_15_12),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s5.INIT=8'h80;
  LUT4 _zz_memory_DivPlugin_div_result_3_23_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_23_9),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs1[23]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_24_9),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs1[24]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s4.INIT=16'h5A3C;
  LUT2 _zz_memory_DivPlugin_div_result_3_24_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_24_10),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_11) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s5.INIT=4'h8;
  LUT4 _zz_memory_DivPlugin_div_result_3_25_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_25_9),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs1[25]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s4.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_26_10),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs1[26]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_27_10),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs1[27]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_28_10),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs1[28]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s5.INIT=16'h5A3C;
  LUT2 _zz_memory_DivPlugin_div_result_3_29_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_29_9),
    .I0(_zz_memory_DivPlugin_div_result_3_28_10),
    .I1(_zz_memory_DivPlugin_div_result_3_28_14) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s4.INIT=4'h8;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_29_10),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs1[29]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_30_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_30_10),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs1[30]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s5.INIT=16'h5A3C;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_31_7),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_accumulator[31]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s3.INIT=16'h3C5A;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s481 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I1(_zz_execute_SRC1_0_10),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_584) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s481.INIT=8'hB0;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s482 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_587) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s482.INIT=8'h10;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s483 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_589),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_590),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_591) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s483.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s484 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_582),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I1(_zz_execute_SRC1[12]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_594) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s484.INIT=16'h0B00;
  LUT2 execute_BranchPlugin_branch_src1_1_s3 (
    .F(execute_BranchPlugin_branch_src1_1_7),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam execute_BranchPlugin_branch_src1_1_s3.INIT=4'h8;
  LUT2 n19032_s2 (
    .F(n19032_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid) 
);
defparam n19032_s2.INIT=4'h8;
  LUT3 n19396_s4 (
    .F(n19396_8),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n19396_s4.INIT=8'h40;
  LUT2 n19394_s3 (
    .F(n19394_7),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(_zz_dBusWishbone_ADR[1]) 
);
defparam n19394_s3.INIT=4'h8;
  LUT3 n19016_s3 (
    .F(n19016_7),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[0]),
    .I2(writeBack_arbitration_isValid) 
);
defparam n19016_s3.INIT=8'h40;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_7),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I2(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s0.INIT=16'h0FDD;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_8),
    .I0(n2_69),
    .I1(n4_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s1.INIT=16'h3500;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_7),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I2(_zz_execute_SHIFT_RIGHT_1_10_5),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s0.INIT=16'h0FDD;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_8),
    .I0(n3_5),
    .I1(n5_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s1.INIT=16'h3500;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_7),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I2(_zz_execute_SHIFT_RIGHT_1_11_5),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s0.INIT=16'h0FDD;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_8),
    .I0(n6_3),
    .I1(n4_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s1.INIT=16'h5300;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_5_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s0.INIT=8'h3A;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_59_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_59_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_59_s2.INIT=8'h07;
  LUT4 execute_BRANCH_DO_s3 (
    .F(execute_BRANCH_DO_6),
    .I0(_zz_decode_RS2_0_7),
    .I1(n14701_3),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam execute_BRANCH_DO_s3.INIT=16'hAA3C;
  LUT2 execute_BRANCH_DO_s4 (
    .F(execute_BRANCH_DO_7),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(_zz_decode_RS2_0_7) 
);
defparam execute_BRANCH_DO_s4.INIT=4'h6;
  LUT4 decode_CSR_READ_OPCODE_s3 (
    .F(decode_CSR_READ_OPCODE_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[11]) 
);
defparam decode_CSR_READ_OPCODE_s3.INIT=16'h0001;
  LUT2 _zz_decode_RS2_31_s4 (
    .F(_zz_decode_RS2_31_7),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_31_s4.INIT=4'h4;
  LUT4 _zz_decode_RS2_31_s5 (
    .F(_zz_decode_RS2_31_8),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_31_13),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_decode_RS2_31_s5.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_31_s6 (
    .F(_zz_decode_RS2_31_9),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SrcPlugin_addSub[31]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_31_s6.INIT=8'hAC;
  LUT2 _zz_decode_RS2_31_s7 (
    .F(_zz_decode_RS2_31_10),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_31_s7.INIT=4'h6;
  LUT4 _zz_decode_RS2_31_s8 (
    .F(_zz_decode_RS2_31_11),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[63]),
    .I2(_zz_decode_RS2_2_7),
    .I3(CsrPlugin_minstret[31]) 
);
defparam _zz_decode_RS2_31_s8.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_31_s9 (
    .F(_zz_decode_RS2_31_12),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[63]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[31]) 
);
defparam _zz_decode_RS2_31_s9.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_31_s10 (
    .F(_zz_decode_RS2_31_13),
    .I0(_zz_decode_RS2_31_15),
    .I1(_zz_decode_RS2_31_16),
    .I2(_zz_decode_RS2_31_17) 
);
defparam _zz_decode_RS2_31_s10.INIT=8'h80;
  LUT3 _zz_decode_RS2_30_s3 (
    .F(_zz_decode_RS2_30_6),
    .I0(_zz_execute_SrcPlugin_addSub[30]),
    .I1(_zz_execute_SRC1[30]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_30_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_30_s4 (
    .F(_zz_decode_RS2_30_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_30_11),
    .I3(_zz_execute_SRC1[30]) 
);
defparam _zz_decode_RS2_30_s4.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_30_s5 (
    .F(_zz_decode_RS2_30_8),
    .I0(execute_CsrPlugin_csr_2816),
    .I1(execute_CsrPlugin_csr_3072) 
);
defparam _zz_decode_RS2_30_s5.INIT=4'h1;
  LUT3 _zz_decode_RS2_30_s6 (
    .F(_zz_decode_RS2_30_9),
    .I0(_zz_decode_RS2_30_11),
    .I1(_zz_decode_RS2_30_12),
    .I2(_zz_decode_RS2_30_16) 
);
defparam _zz_decode_RS2_30_s6.INIT=8'h80;
  LUT4 _zz_decode_RS2_30_s7 (
    .F(_zz_decode_RS2_30_10),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[30]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[62]) 
);
defparam _zz_decode_RS2_30_s7.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_29_s3 (
    .F(_zz_decode_RS2_29_6),
    .I0(_zz_execute_SrcPlugin_addSub[29]),
    .I1(_zz_execute_SRC1[29]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_29_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_29_s4 (
    .F(_zz_decode_RS2_29_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_29_11),
    .I3(_zz_execute_SRC1[29]) 
);
defparam _zz_decode_RS2_29_s4.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_29_s5 (
    .F(_zz_decode_RS2_29_8),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[27]),
    .I2(_zz_decode_RS2_29_10) 
);
defparam _zz_decode_RS2_29_s5.INIT=8'h70;
  LUT4 _zz_decode_RS2_29_s6 (
    .F(_zz_decode_RS2_29_9),
    .I0(CsrPlugin_mscratch[29]),
    .I1(execute_CsrPlugin_csr_832),
    .I2(_zz_decode_RS2_29_11),
    .I3(_zz_decode_RS2_29_12) 
);
defparam _zz_decode_RS2_29_s6.INIT=16'h7000;
  LUT3 _zz_decode_RS2_28_s3 (
    .F(_zz_decode_RS2_28_6),
    .I0(_zz_execute_SrcPlugin_addSub[28]),
    .I1(_zz_execute_SRC1[28]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_28_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_28_s4 (
    .F(_zz_decode_RS2_28_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_28_11),
    .I3(_zz_execute_SRC1[28]) 
);
defparam _zz_decode_RS2_28_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_28_s5 (
    .F(_zz_decode_RS2_28_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[28]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[60]) 
);
defparam _zz_decode_RS2_28_s5.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_28_s6 (
    .F(_zz_decode_RS2_28_9),
    .I0(_zz_decode_RS2_28_10),
    .I1(_zz_decode_RS2_28_11),
    .I2(_zz_decode_RS2_28_12) 
);
defparam _zz_decode_RS2_28_s6.INIT=8'h80;
  LUT3 _zz_decode_RS2_27_s3 (
    .F(_zz_decode_RS2_27_6),
    .I0(_zz_execute_SrcPlugin_addSub[27]),
    .I1(_zz_execute_SRC1[27]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_27_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_27_s4 (
    .F(_zz_decode_RS2_27_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_27_11),
    .I3(_zz_execute_SRC1[27]) 
);
defparam _zz_decode_RS2_27_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_27_s5 (
    .F(_zz_decode_RS2_27_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[59]),
    .I2(_zz_decode_RS2_2_7),
    .I3(CsrPlugin_minstret[27]) 
);
defparam _zz_decode_RS2_27_s5.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_27_s6 (
    .F(_zz_decode_RS2_27_9),
    .I0(_zz_decode_RS2_27_10),
    .I1(_zz_decode_RS2_27_11),
    .I2(_zz_decode_RS2_27_12) 
);
defparam _zz_decode_RS2_27_s6.INIT=8'h80;
  LUT3 _zz_decode_RS2_26_s3 (
    .F(_zz_decode_RS2_26_6),
    .I0(_zz_execute_SrcPlugin_addSub[26]),
    .I1(_zz_execute_SRC1[26]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_26_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_26_s4 (
    .F(_zz_decode_RS2_26_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_26_11),
    .I3(_zz_execute_SRC1[26]) 
);
defparam _zz_decode_RS2_26_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_26_s5 (
    .F(_zz_decode_RS2_26_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[26]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[58]) 
);
defparam _zz_decode_RS2_26_s5.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_26_s6 (
    .F(_zz_decode_RS2_26_9),
    .I0(_zz_decode_RS2_26_10),
    .I1(_zz_decode_RS2_26_11),
    .I2(_zz_decode_RS2_26_12) 
);
defparam _zz_decode_RS2_26_s6.INIT=8'h80;
  LUT3 _zz_decode_RS2_25_s3 (
    .F(_zz_decode_RS2_25_6),
    .I0(_zz_execute_SrcPlugin_addSub[25]),
    .I1(_zz_execute_SRC1[25]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_25_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_25_s4 (
    .F(_zz_decode_RS2_25_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_25_11),
    .I3(_zz_execute_SRC1[25]) 
);
defparam _zz_decode_RS2_25_s4.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_25_s5 (
    .F(_zz_decode_RS2_25_8),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(execute_CsrPlugin_csr_3202) 
);
defparam _zz_decode_RS2_25_s5.INIT=4'h1;
  LUT3 _zz_decode_RS2_25_s6 (
    .F(_zz_decode_RS2_25_9),
    .I0(_zz_decode_RS2_25_11),
    .I1(_zz_decode_RS2_25_12),
    .I2(_zz_decode_RS2_25_16) 
);
defparam _zz_decode_RS2_25_s6.INIT=8'h80;
  LUT4 _zz_decode_RS2_25_s7 (
    .F(_zz_decode_RS2_25_10),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[25]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[25]) 
);
defparam _zz_decode_RS2_25_s7.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_24_s3 (
    .F(_zz_decode_RS2_24_6),
    .I0(_zz_execute_SrcPlugin_addSub[24]),
    .I1(_zz_execute_SRC1[24]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_24_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_24_s4 (
    .F(_zz_decode_RS2_24_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_24_11),
    .I3(_zz_execute_SRC1[24]) 
);
defparam _zz_decode_RS2_24_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_24_s5 (
    .F(_zz_decode_RS2_24_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[56]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[56]) 
);
defparam _zz_decode_RS2_24_s5.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_24_s6 (
    .F(_zz_decode_RS2_24_9),
    .I0(_zz_decode_RS2_24_10),
    .I1(_zz_decode_RS2_24_11),
    .I2(_zz_decode_RS2_24_12) 
);
defparam _zz_decode_RS2_24_s6.INIT=8'h80;
  LUT3 _zz_decode_RS2_23_s3 (
    .F(_zz_decode_RS2_23_6),
    .I0(_zz_execute_SrcPlugin_addSub[23]),
    .I1(_zz_execute_SRC1[23]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_23_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_23_s4 (
    .F(_zz_decode_RS2_23_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_23_11),
    .I3(_zz_execute_SRC1[23]) 
);
defparam _zz_decode_RS2_23_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_23_s5 (
    .F(_zz_decode_RS2_23_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[55]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[55]) 
);
defparam _zz_decode_RS2_23_s5.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_23_s6 (
    .F(_zz_decode_RS2_23_9),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[23]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[23]) 
);
defparam _zz_decode_RS2_23_s6.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_23_s7 (
    .F(_zz_decode_RS2_23_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[23]),
    .I2(_zz_decode_RS2_23_11),
    .I3(_zz_decode_RS2_23_12) 
);
defparam _zz_decode_RS2_23_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_22_s3 (
    .F(_zz_decode_RS2_22_6),
    .I0(_zz_execute_SrcPlugin_addSub[22]),
    .I1(_zz_execute_SRC1[22]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_22_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_22_s4 (
    .F(_zz_decode_RS2_22_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_22_11),
    .I3(_zz_execute_SRC1[22]) 
);
defparam _zz_decode_RS2_22_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_22_s5 (
    .F(_zz_decode_RS2_22_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[54]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[54]) 
);
defparam _zz_decode_RS2_22_s5.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_22_s6 (
    .F(_zz_decode_RS2_22_9),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[22]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[22]) 
);
defparam _zz_decode_RS2_22_s6.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_22_s7 (
    .F(_zz_decode_RS2_22_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[22]),
    .I2(_zz_decode_RS2_22_11),
    .I3(_zz_decode_RS2_22_12) 
);
defparam _zz_decode_RS2_22_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_21_s3 (
    .F(_zz_decode_RS2_21_6),
    .I0(_zz_execute_SrcPlugin_addSub[21]),
    .I1(_zz_execute_SRC1[21]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_21_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_21_s4 (
    .F(_zz_decode_RS2_21_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_21_11),
    .I3(_zz_execute_SRC1[21]) 
);
defparam _zz_decode_RS2_21_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_21_s5 (
    .F(_zz_decode_RS2_21_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[53]),
    .I2(_zz_decode_RS2_2_7),
    .I3(CsrPlugin_minstret[21]) 
);
defparam _zz_decode_RS2_21_s5.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_21_s6 (
    .F(_zz_decode_RS2_21_9),
    .I0(_zz_decode_RS2_21_10),
    .I1(_zz_decode_RS2_21_11),
    .I2(_zz_decode_RS2_21_12) 
);
defparam _zz_decode_RS2_21_s6.INIT=8'h80;
  LUT3 _zz_decode_RS2_20_s3 (
    .F(_zz_decode_RS2_20_6),
    .I0(_zz_execute_SrcPlugin_addSub[20]),
    .I1(_zz_execute_SRC1[20]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_20_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_20_s4 (
    .F(_zz_decode_RS2_20_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_20_11),
    .I3(_zz_execute_SRC1[20]) 
);
defparam _zz_decode_RS2_20_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_20_s5 (
    .F(_zz_decode_RS2_20_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[20]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[20]) 
);
defparam _zz_decode_RS2_20_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_20_s6 (
    .F(_zz_decode_RS2_20_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[52]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[52]) 
);
defparam _zz_decode_RS2_20_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_20_s7 (
    .F(_zz_decode_RS2_20_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[20]),
    .I2(_zz_decode_RS2_20_11),
    .I3(_zz_decode_RS2_20_12) 
);
defparam _zz_decode_RS2_20_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_19_s3 (
    .F(_zz_decode_RS2_19_6),
    .I0(_zz_execute_SrcPlugin_addSub[19]),
    .I1(_zz_execute_SRC1[19]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_19_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_19_s4 (
    .F(_zz_decode_RS2_19_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_19_11),
    .I3(_zz_execute_SRC1[19]) 
);
defparam _zz_decode_RS2_19_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_19_s5 (
    .F(_zz_decode_RS2_19_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[19]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[19]) 
);
defparam _zz_decode_RS2_19_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_19_s6 (
    .F(_zz_decode_RS2_19_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[51]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[51]) 
);
defparam _zz_decode_RS2_19_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_19_s7 (
    .F(_zz_decode_RS2_19_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[19]),
    .I2(_zz_decode_RS2_19_11),
    .I3(_zz_decode_RS2_19_12) 
);
defparam _zz_decode_RS2_19_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_18_s3 (
    .F(_zz_decode_RS2_18_6),
    .I0(_zz_execute_SrcPlugin_addSub[18]),
    .I1(_zz_execute_SRC1[18]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_18_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_18_s4 (
    .F(_zz_decode_RS2_18_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_18_11),
    .I3(_zz_execute_SRC1[18]) 
);
defparam _zz_decode_RS2_18_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_18_s5 (
    .F(_zz_decode_RS2_18_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[18]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[18]) 
);
defparam _zz_decode_RS2_18_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_18_s6 (
    .F(_zz_decode_RS2_18_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[50]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[50]) 
);
defparam _zz_decode_RS2_18_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_18_s7 (
    .F(_zz_decode_RS2_18_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[18]),
    .I2(_zz_decode_RS2_18_11),
    .I3(_zz_decode_RS2_18_12) 
);
defparam _zz_decode_RS2_18_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_17_s3 (
    .F(_zz_decode_RS2_17_6),
    .I0(_zz_execute_SrcPlugin_addSub[17]),
    .I1(_zz_execute_SRC1[17]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_17_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_17_s4 (
    .F(_zz_decode_RS2_17_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_17_11),
    .I3(_zz_execute_SRC1[17]) 
);
defparam _zz_decode_RS2_17_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_17_s5 (
    .F(_zz_decode_RS2_17_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[17]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[17]) 
);
defparam _zz_decode_RS2_17_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_17_s6 (
    .F(_zz_decode_RS2_17_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[49]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[17]) 
);
defparam _zz_decode_RS2_17_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_17_s7 (
    .F(_zz_decode_RS2_17_10),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[49]),
    .I2(_zz_decode_RS2_17_11),
    .I3(_zz_decode_RS2_17_12) 
);
defparam _zz_decode_RS2_17_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_16_s3 (
    .F(_zz_decode_RS2_16_6),
    .I0(_zz_execute_SrcPlugin_addSub[16]),
    .I1(_zz_execute_SRC1[16]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_16_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_16_s4 (
    .F(_zz_decode_RS2_16_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_16_11),
    .I3(_zz_execute_SRC1[16]) 
);
defparam _zz_decode_RS2_16_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_16_s5 (
    .F(_zz_decode_RS2_16_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[16]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[16]) 
);
defparam _zz_decode_RS2_16_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_16_s6 (
    .F(_zz_decode_RS2_16_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[48]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[48]) 
);
defparam _zz_decode_RS2_16_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_16_s7 (
    .F(_zz_decode_RS2_16_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[16]),
    .I2(_zz_decode_RS2_16_11),
    .I3(_zz_decode_RS2_16_12) 
);
defparam _zz_decode_RS2_16_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_15_s3 (
    .F(_zz_decode_RS2_15_6),
    .I0(_zz_execute_SrcPlugin_addSub[15]),
    .I1(_zz_execute_SRC1[15]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_15_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_15_s4 (
    .F(_zz_decode_RS2_15_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_15_11),
    .I3(_zz_execute_SRC1[15]) 
);
defparam _zz_decode_RS2_15_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_15_s5 (
    .F(_zz_decode_RS2_15_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[15]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[15]) 
);
defparam _zz_decode_RS2_15_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_15_s6 (
    .F(_zz_decode_RS2_15_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[47]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[47]) 
);
defparam _zz_decode_RS2_15_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_15_s7 (
    .F(_zz_decode_RS2_15_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[15]),
    .I2(_zz_decode_RS2_15_11),
    .I3(_zz_decode_RS2_15_12) 
);
defparam _zz_decode_RS2_15_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_14_s3 (
    .F(_zz_decode_RS2_14_6),
    .I0(_zz_execute_SrcPlugin_addSub[14]),
    .I1(_zz_execute_SRC1[14]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_14_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_14_s4 (
    .F(_zz_decode_RS2_14_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_14_11),
    .I3(_zz_execute_SRC1[14]) 
);
defparam _zz_decode_RS2_14_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_14_s5 (
    .F(_zz_decode_RS2_14_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[14]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[14]) 
);
defparam _zz_decode_RS2_14_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_14_s6 (
    .F(_zz_decode_RS2_14_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[46]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[46]) 
);
defparam _zz_decode_RS2_14_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_14_s7 (
    .F(_zz_decode_RS2_14_10),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[14]),
    .I2(_zz_decode_RS2_14_11),
    .I3(_zz_decode_RS2_14_12) 
);
defparam _zz_decode_RS2_14_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_13_s3 (
    .F(_zz_decode_RS2_13_6),
    .I0(_zz_execute_SrcPlugin_addSub[13]),
    .I1(_zz_execute_SRC1[13]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_13_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_13_s4 (
    .F(_zz_decode_RS2_13_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_13_11),
    .I3(_zz_execute_SRC1[13]) 
);
defparam _zz_decode_RS2_13_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_13_s5 (
    .F(_zz_decode_RS2_13_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[13]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[13]) 
);
defparam _zz_decode_RS2_13_s5.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_13_s6 (
    .F(_zz_decode_RS2_13_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[45]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[13]) 
);
defparam _zz_decode_RS2_13_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_13_s7 (
    .F(_zz_decode_RS2_13_10),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[45]),
    .I2(_zz_decode_RS2_13_11),
    .I3(_zz_decode_RS2_13_12) 
);
defparam _zz_decode_RS2_13_s7.INIT=16'hB000;
  LUT3 _zz_decode_RS2_12_s3 (
    .F(_zz_decode_RS2_12_6),
    .I0(_zz_execute_SrcPlugin_addSub[12]),
    .I1(_zz_execute_SRC1[12]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_12_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_12_s4 (
    .F(_zz_decode_RS2_12_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_12_11),
    .I3(_zz_execute_SRC1[12]) 
);
defparam _zz_decode_RS2_12_s4.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_12_s5 (
    .F(_zz_decode_RS2_12_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[44]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[12]) 
);
defparam _zz_decode_RS2_12_s5.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_12_s6 (
    .F(_zz_decode_RS2_12_9),
    .I0(CsrPlugin_mtval[12]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(_zz_decode_RS2_12_12) 
);
defparam _zz_decode_RS2_12_s6.INIT=8'h70;
  LUT4 _zz_decode_RS2_12_s7 (
    .F(_zz_decode_RS2_12_10),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[12]),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_decode_RS2_12_13) 
);
defparam _zz_decode_RS2_12_s7.INIT=16'h0700;
  LUT4 _zz_decode_RS2_12_s8 (
    .F(_zz_decode_RS2_12_11),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[12]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[44]) 
);
defparam _zz_decode_RS2_12_s8.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_11_s3 (
    .F(_zz_decode_RS2_11_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_11_11),
    .I3(_zz_execute_SRC1[11]) 
);
defparam _zz_decode_RS2_11_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_11_s4 (
    .F(_zz_decode_RS2_11_7),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[11]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[43]) 
);
defparam _zz_decode_RS2_11_s4.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_11_s5 (
    .F(_zz_decode_RS2_11_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[43]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[11]) 
);
defparam _zz_decode_RS2_11_s5.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_11_s6 (
    .F(_zz_decode_RS2_11_9),
    .I0(_zz_decode_RS2_11_10),
    .I1(_zz_decode_RS2_11_11),
    .I2(_zz_decode_RS2_11_12),
    .I3(_zz_decode_RS2_11_13) 
);
defparam _zz_decode_RS2_11_s6.INIT=16'h8000;
  LUT4 _zz_decode_RS2_10_s3 (
    .F(_zz_decode_RS2_10_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_10_12),
    .I3(_zz_execute_SRC1[10]) 
);
defparam _zz_decode_RS2_10_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_10_s4 (
    .F(_zz_decode_RS2_10_7),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[10]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[10]) 
);
defparam _zz_decode_RS2_10_s4.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_10_s5 (
    .F(_zz_decode_RS2_10_8),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[42]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[42]) 
);
defparam _zz_decode_RS2_10_s5.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_10_s6 (
    .F(_zz_decode_RS2_10_9),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[10]),
    .I2(_zz_decode_RS2_10_10),
    .I3(_zz_decode_RS2_10_11) 
);
defparam _zz_decode_RS2_10_s6.INIT=16'hB000;
  LUT4 _zz_decode_RS2_9_s3 (
    .F(_zz_decode_RS2_9_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_9_11),
    .I3(_zz_execute_SRC1[9]) 
);
defparam _zz_decode_RS2_9_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_9_s4 (
    .F(_zz_decode_RS2_9_7),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[41]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[41]) 
);
defparam _zz_decode_RS2_9_s4.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_9_s5 (
    .F(_zz_decode_RS2_9_8),
    .I0(_zz_decode_RS2_9_9),
    .I1(_zz_decode_RS2_9_10),
    .I2(_zz_decode_RS2_9_11) 
);
defparam _zz_decode_RS2_9_s5.INIT=8'h80;
  LUT4 _zz_decode_RS2_8_s3 (
    .F(_zz_decode_RS2_8_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_8_11),
    .I3(_zz_execute_SRC1[8]) 
);
defparam _zz_decode_RS2_8_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_8_s4 (
    .F(_zz_decode_RS2_8_7),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[40]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[40]) 
);
defparam _zz_decode_RS2_8_s4.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_8_s5 (
    .F(_zz_decode_RS2_8_8),
    .I0(_zz_decode_RS2_8_9),
    .I1(_zz_decode_RS2_8_10),
    .I2(_zz_decode_RS2_8_11) 
);
defparam _zz_decode_RS2_8_s5.INIT=8'h80;
  LUT4 _zz_decode_RS2_7_s3 (
    .F(_zz_decode_RS2_7_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_7_11),
    .I3(_zz_execute_SRC1[7]) 
);
defparam _zz_decode_RS2_7_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_7_s4 (
    .F(_zz_decode_RS2_7_7),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[39]),
    .I2(_zz_decode_RS2_2_7),
    .I3(CsrPlugin_minstret[7]) 
);
defparam _zz_decode_RS2_7_s4.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_7_s5 (
    .F(_zz_decode_RS2_7_8),
    .I0(_zz_decode_RS2_7_10),
    .I1(_zz_decode_RS2_7_11),
    .I2(_zz_decode_RS2_7_12),
    .I3(_zz_decode_RS2_7_13) 
);
defparam _zz_decode_RS2_7_s5.INIT=16'h4000;
  LUT4 _zz_decode_RS2_7_s6 (
    .F(_zz_decode_RS2_7_9),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[39]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[7]) 
);
defparam _zz_decode_RS2_7_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_6_s3 (
    .F(_zz_decode_RS2_6_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_6_11),
    .I3(_zz_execute_SRC1[6]) 
);
defparam _zz_decode_RS2_6_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_6_s5 (
    .F(_zz_decode_RS2_6_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[6]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[38]) 
);
defparam _zz_decode_RS2_6_s5.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_6_s6 (
    .F(_zz_decode_RS2_6_9),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[6]),
    .I2(_zz_decode_RS2_6_11),
    .I3(_zz_decode_RS2_6_12) 
);
defparam _zz_decode_RS2_6_s6.INIT=16'hB000;
  LUT4 _zz_decode_RS2_5_s3 (
    .F(_zz_decode_RS2_5_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_5_12),
    .I3(_zz_execute_SRC1[5]) 
);
defparam _zz_decode_RS2_5_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_5_s5 (
    .F(_zz_decode_RS2_5_8),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[5]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[37]) 
);
defparam _zz_decode_RS2_5_s5.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_5_s6 (
    .F(_zz_decode_RS2_5_9),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[5]),
    .I2(_zz_decode_RS2_5_11),
    .I3(_zz_decode_RS2_5_12) 
);
defparam _zz_decode_RS2_5_s6.INIT=16'hB000;
  LUT4 _zz_decode_RS2_4_s3 (
    .F(_zz_decode_RS2_4_6),
    .I0(_zz_execute_SRC1_4_9),
    .I1(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_decode_RS2_4_s3.INIT=16'h0230;
  LUT4 _zz_decode_RS2_4_s4 (
    .F(_zz_decode_RS2_4_7),
    .I0(_zz_decode_RS2_4_10),
    .I1(_zz_execute_SRC1_4_9),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_decode_RS2_4_11) 
);
defparam _zz_decode_RS2_4_s4.INIT=16'h7F00;
  LUT3 _zz_decode_RS2_4_s5 (
    .F(_zz_decode_RS2_4_8),
    .I0(_zz_decode_RS2_4_12),
    .I1(_zz_decode_RS2_4_13),
    .I2(_zz_decode_RS2_4_18) 
);
defparam _zz_decode_RS2_4_s5.INIT=8'h80;
  LUT4 _zz_decode_RS2_4_s6 (
    .F(_zz_decode_RS2_4_9),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[4]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[4]) 
);
defparam _zz_decode_RS2_4_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_3_s3 (
    .F(_zz_decode_RS2_3_6),
    .I0(_zz_execute_SRC1_3_9),
    .I1(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_decode_RS2_3_s3.INIT=16'h0230;
  LUT4 _zz_decode_RS2_3_s4 (
    .F(_zz_decode_RS2_3_7),
    .I0(_zz_decode_RS2_4_10),
    .I1(_zz_execute_SRC1_3_9),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_decode_RS2_3_12) 
);
defparam _zz_decode_RS2_3_s4.INIT=16'h7F00;
  LUT4 _zz_decode_RS2_3_s6 (
    .F(_zz_decode_RS2_3_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[3]),
    .I2(CsrPlugin_mtvec_base[1]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_3_s6.INIT=16'h0777;
  LUT3 _zz_decode_RS2_3_s7 (
    .F(_zz_decode_RS2_3_10),
    .I0(_zz_decode_RS2_3_14),
    .I1(_zz_decode_RS2_3_15),
    .I2(_zz_decode_RS2_3_21) 
);
defparam _zz_decode_RS2_3_s7.INIT=8'h80;
  LUT4 _zz_decode_RS2_3_s8 (
    .F(_zz_decode_RS2_3_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[3]),
    .I2(CsrPlugin_mie_MSIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_decode_RS2_3_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_2_s3 (
    .F(_zz_decode_RS2_2_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam _zz_decode_RS2_2_s3.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_2_s4 (
    .F(_zz_decode_RS2_2_7),
    .I0(execute_CsrPlugin_csr_2818),
    .I1(execute_CsrPlugin_csr_3074) 
);
defparam _zz_decode_RS2_2_s4.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_s5 (
    .F(_zz_decode_RS2_2_8),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[2]),
    .I2(_zz_decode_RS2_2_9),
    .I3(_zz_decode_RS2_2_10) 
);
defparam _zz_decode_RS2_2_s5.INIT=16'hB000;
  LUT4 _zz_decode_RS2_1_s3 (
    .F(_zz_decode_RS2_1_6),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_decode_RS2_1_s3.INIT=16'h0230;
  LUT4 _zz_decode_RS2_1_s4 (
    .F(_zz_decode_RS2_1_7),
    .I0(_zz_decode_RS2_4_10),
    .I1(_zz_execute_SRC1_1_9),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_decode_RS2_1_12) 
);
defparam _zz_decode_RS2_1_s4.INIT=16'h7F00;
  LUT4 _zz_decode_RS2_1_s6 (
    .F(_zz_decode_RS2_1_9),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[1]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[1]) 
);
defparam _zz_decode_RS2_1_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_1_s7 (
    .F(_zz_decode_RS2_1_10),
    .I0(CsrPlugin_mcause_exceptionCode[1]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(_zz_decode_RS2_1_13),
    .I3(_zz_decode_RS2_1_14) 
);
defparam _zz_decode_RS2_1_s7.INIT=16'h0700;
  LUT4 _zz_decode_RS2_1_s8 (
    .F(_zz_decode_RS2_1_11),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[33]),
    .I2(_zz_decode_RS2_1_15),
    .I3(_zz_decode_RS2_1_16) 
);
defparam _zz_decode_RS2_1_s8.INIT=16'hB000;
  LUT4 _zz_decode_RS2_0_s4 (
    .F(_zz_decode_RS2_0_7),
    .I0(decode_to_execute_SRC_LESS_UNSIGNED),
    .I1(_zz_decode_RS2_31_9),
    .I2(_zz_execute_SRC2_4_31_13),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_decode_RS2_0_s4.INIT=16'h3A53;
  LUT4 _zz_decode_RS2_0_s6 (
    .F(_zz_decode_RS2_0_9),
    .I0(_zz_decode_RS2_30_8),
    .I1(CsrPlugin_mcycle[0]),
    .I2(_zz_decode_RS2_0_13),
    .I3(_zz_decode_RS2_0_14) 
);
defparam _zz_decode_RS2_0_s6.INIT=16'hB000;
  LUT4 _zz_decode_RS2_0_s7 (
    .F(_zz_decode_RS2_0_10),
    .I0(CsrPlugin_mtval[0]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[0]) 
);
defparam _zz_decode_RS2_0_s7.INIT=16'h0777;
  LUT3 decode_RS2_31_s6 (
    .F(decode_RS2_31_9),
    .I0(n15102_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS2_31_s6.INIT=8'h40;
  LUT4 decode_RS2_31_s7 (
    .F(decode_RS2_31_10),
    .I0(n15117_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS2_31_s7.INIT=16'h4000;
  LUT3 decode_RS2_15_s4 (
    .F(decode_RS2_15_7),
    .I0(decode_RS2_15_13),
    .I1(_zz_decode_RS2_1[15]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_15_s4.INIT=8'hCA;
  LUT3 decode_RS2_14_s3 (
    .F(decode_RS2_14_6),
    .I0(decode_RS2_14_9),
    .I1(_zz_decode_RS2_1[14]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_14_s3.INIT=8'hCA;
  LUT3 decode_RS2_13_s3 (
    .F(decode_RS2_13_6),
    .I0(decode_RS2_13_9),
    .I1(_zz_decode_RS2_1[13]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_13_s3.INIT=8'hCA;
  LUT3 decode_RS2_12_s3 (
    .F(decode_RS2_12_6),
    .I0(decode_RS2_12_9),
    .I1(_zz_decode_RS2_1[12]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_12_s3.INIT=8'hCA;
  LUT3 decode_RS2_11_s3 (
    .F(decode_RS2_11_6),
    .I0(decode_RS2_11_9),
    .I1(_zz_decode_RS2_1[11]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_11_s3.INIT=8'hCA;
  LUT3 decode_RS2_10_s3 (
    .F(decode_RS2_10_6),
    .I0(decode_RS2_10_9),
    .I1(_zz_decode_RS2_1[10]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_10_s3.INIT=8'hCA;
  LUT3 decode_RS2_9_s3 (
    .F(decode_RS2_9_6),
    .I0(decode_RS2_9_9),
    .I1(_zz_decode_RS2_1[9]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_9_s3.INIT=8'hCA;
  LUT3 decode_RS2_8_s3 (
    .F(decode_RS2_8_6),
    .I0(decode_RS2_8_9),
    .I1(_zz_decode_RS2_1[8]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_8_s3.INIT=8'hCA;
  LUT4 decode_RS2_7_s3 (
    .F(decode_RS2_7_6),
    .I0(decode_RS2_15_11),
    .I1(decode_RS2_7_9),
    .I2(_zz_decode_RS2_1[7]),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_7_s3.INIT=16'hF0EE;
  LUT3 decode_RS2_4_s3 (
    .F(decode_RS2_4_6),
    .I0(decode_RS2_4_9),
    .I1(_zz_decode_RS2_1[4]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_4_s3.INIT=8'hCA;
  LUT3 decode_RS2_3_s3 (
    .F(decode_RS2_3_6),
    .I0(decode_RS2_3_9),
    .I1(_zz_decode_RS2_1[3]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_3_s3.INIT=8'hCA;
  LUT3 decode_RS2_2_s3 (
    .F(decode_RS2_2_6),
    .I0(decode_RS2_2_9),
    .I1(_zz_decode_RS2_1[2]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_2_s3.INIT=8'hCA;
  LUT3 decode_RS2_1_s3 (
    .F(decode_RS2_1_6),
    .I0(decode_RS2_1_9),
    .I1(_zz_decode_RS2_1[1]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_1_s3.INIT=8'hCA;
  LUT3 decode_RS2_0_s3 (
    .F(decode_RS2_0_6),
    .I0(decode_RS2_0_9),
    .I1(_zz_decode_RS2_1[0]),
    .I2(decode_RS2_31_10) 
);
defparam decode_RS2_0_s3.INIT=8'hCA;
  LUT3 decode_RS1_31_s6 (
    .F(decode_RS1_31_9),
    .I0(n15096_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS1_31_s6.INIT=8'h40;
  LUT4 decode_RS1_31_s7 (
    .F(decode_RS1_31_10),
    .I0(n15111_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS1_31_s7.INIT=16'h4000;
  LUT3 decode_RS1_15_s4 (
    .F(decode_RS1_15_7),
    .I0(decode_RS1_15_13),
    .I1(_zz_decode_RS2_1[15]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_15_s4.INIT=8'hCA;
  LUT3 decode_RS1_14_s3 (
    .F(decode_RS1_14_6),
    .I0(decode_RS1_14_9),
    .I1(_zz_decode_RS2_1[14]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_14_s3.INIT=8'hCA;
  LUT3 decode_RS1_13_s3 (
    .F(decode_RS1_13_6),
    .I0(decode_RS1_13_9),
    .I1(_zz_decode_RS2_1[13]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_13_s3.INIT=8'hCA;
  LUT3 decode_RS1_12_s3 (
    .F(decode_RS1_12_6),
    .I0(decode_RS1_12_9),
    .I1(_zz_decode_RS2_1[12]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_12_s3.INIT=8'hCA;
  LUT3 decode_RS1_11_s3 (
    .F(decode_RS1_11_6),
    .I0(decode_RS1_11_9),
    .I1(_zz_decode_RS2_1[11]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_11_s3.INIT=8'hCA;
  LUT3 decode_RS1_10_s3 (
    .F(decode_RS1_10_6),
    .I0(decode_RS1_10_9),
    .I1(_zz_decode_RS2_1[10]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_10_s3.INIT=8'hCA;
  LUT3 decode_RS1_9_s3 (
    .F(decode_RS1_9_6),
    .I0(decode_RS1_9_9),
    .I1(_zz_decode_RS2_1[9]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_9_s3.INIT=8'hCA;
  LUT3 decode_RS1_8_s3 (
    .F(decode_RS1_8_6),
    .I0(decode_RS1_8_9),
    .I1(_zz_decode_RS2_1[8]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_8_s3.INIT=8'hCA;
  LUT4 decode_RS1_7_s3 (
    .F(decode_RS1_7_6),
    .I0(decode_RS1_15_11),
    .I1(decode_RS1_7_9),
    .I2(_zz_decode_RS2_1[7]),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_7_s3.INIT=16'hF0EE;
  LUT3 decode_RS1_4_s3 (
    .F(decode_RS1_4_6),
    .I0(decode_RS1_4_9),
    .I1(_zz_decode_RS2_1[4]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_4_s3.INIT=8'hCA;
  LUT3 decode_RS1_3_s3 (
    .F(decode_RS1_3_6),
    .I0(decode_RS1_3_9),
    .I1(_zz_decode_RS2_1[3]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_3_s3.INIT=8'hCA;
  LUT3 decode_RS1_2_s3 (
    .F(decode_RS1_2_6),
    .I0(decode_RS1_2_9),
    .I1(_zz_decode_RS2_1[2]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_2_s3.INIT=8'hCA;
  LUT3 decode_RS1_1_s3 (
    .F(decode_RS1_1_6),
    .I0(decode_RS1_1_9),
    .I1(_zz_decode_RS2_1[1]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_1_s3.INIT=8'hCA;
  LUT3 decode_RS1_0_s3 (
    .F(decode_RS1_0_6),
    .I0(decode_RS1_0_9),
    .I1(_zz_decode_RS2_1[0]),
    .I2(decode_RS1_31_10) 
);
defparam decode_RS1_0_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_31_s4 (
    .F(_zz_decode_RS2_1_31_7),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_31_s4.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_30_s3 (
    .F(_zz_decode_RS2_1_30_6),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_30_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_29_s3 (
    .F(_zz_decode_RS2_1_29_6),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_29_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_28_s3 (
    .F(_zz_decode_RS2_1_28_6),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_28_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_27_s3 (
    .F(_zz_decode_RS2_1_27_6),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_27_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_26_s3 (
    .F(_zz_decode_RS2_1_26_6),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_26_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_25_s3 (
    .F(_zz_decode_RS2_1_25_6),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_25_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_24_s3 (
    .F(_zz_decode_RS2_1_24_6),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_24_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_23_s3 (
    .F(_zz_decode_RS2_1_23_6),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_23_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_22_s3 (
    .F(_zz_decode_RS2_1_22_6),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_22_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_21_s3 (
    .F(_zz_decode_RS2_1_21_6),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_21_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_20_s3 (
    .F(_zz_decode_RS2_1_20_6),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_20_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_19_s3 (
    .F(_zz_decode_RS2_1_19_6),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_19_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_18_s3 (
    .F(_zz_decode_RS2_1_18_6),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_18_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_17_s3 (
    .F(_zz_decode_RS2_1_17_6),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_17_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_16_s3 (
    .F(_zz_decode_RS2_1_16_6),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_16_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_15_s3 (
    .F(_zz_decode_RS2_1_15_6),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_15_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_14_s3 (
    .F(_zz_decode_RS2_1_14_6),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_14_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_13_s3 (
    .F(_zz_decode_RS2_1_13_6),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_13_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_12_s3 (
    .F(_zz_decode_RS2_1_12_6),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_12_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_11_s3 (
    .F(_zz_decode_RS2_1_11_6),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_11_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_10_s3 (
    .F(_zz_decode_RS2_1_10_6),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_10_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_9_s3 (
    .F(_zz_decode_RS2_1_9_6),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_9_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_8_s3 (
    .F(_zz_decode_RS2_1_8_6),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_8_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_7_s3 (
    .F(_zz_decode_RS2_1_7_6),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_7_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_6_s3 (
    .F(_zz_decode_RS2_1_6_6),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_6_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_5_s3 (
    .F(_zz_decode_RS2_1_5_6),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_5_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_4_s3 (
    .F(_zz_decode_RS2_1_4_6),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_4_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_3_s3 (
    .F(_zz_decode_RS2_1_3_6),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_3_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_2_s3 (
    .F(_zz_decode_RS2_1_2_6),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_2_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_1_s3 (
    .F(_zz_decode_RS2_1_1_6),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_1_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_1_0_s3 (
    .F(_zz_decode_RS2_1_0_6),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_0_s3.INIT=8'hAC;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s4 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_10),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_11),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_12) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s4.INIT=16'hF100;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s5 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_8),
    .I0(execute_to_memory_ENV_CTRL[1]),
    .I1(execute_to_memory_ENV_CTRL[0]),
    .I2(memory_arbitration_isValid),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_13) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s5.INIT=16'hBF00;
  LUT4 _zz_decode_RS2_2_31_s7 (
    .F(_zz_decode_RS2_2_31_10),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_15_4),
    .I3(stageB_request_size[0]) 
);
defparam _zz_decode_RS2_2_31_s7.INIT=16'h0100;
  LUT3 _zz_decode_RS2_2_30_s3 (
    .F(_zz_decode_RS2_2_30_6),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(dBusWishbone_DAT_MISO_regNext[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_30_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_29_s3 (
    .F(_zz_decode_RS2_2_29_6),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(dBusWishbone_DAT_MISO_regNext[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_29_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_28_s3 (
    .F(_zz_decode_RS2_2_28_6),
    .I0(stageB_dataReadRsp_0[28]),
    .I1(dBusWishbone_DAT_MISO_regNext[28]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_28_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_27_s3 (
    .F(_zz_decode_RS2_2_27_6),
    .I0(stageB_dataReadRsp_0[27]),
    .I1(dBusWishbone_DAT_MISO_regNext[27]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_27_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_26_s3 (
    .F(_zz_decode_RS2_2_26_6),
    .I0(stageB_dataReadRsp_0[26]),
    .I1(dBusWishbone_DAT_MISO_regNext[26]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_26_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_25_s3 (
    .F(_zz_decode_RS2_2_25_6),
    .I0(stageB_dataReadRsp_0[25]),
    .I1(dBusWishbone_DAT_MISO_regNext[25]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_25_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_24_s3 (
    .F(_zz_decode_RS2_2_24_6),
    .I0(stageB_dataReadRsp_0[24]),
    .I1(dBusWishbone_DAT_MISO_regNext[24]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_24_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_23_s3 (
    .F(_zz_decode_RS2_2_23_6),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(dBusWishbone_DAT_MISO_regNext[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_23_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_22_s3 (
    .F(_zz_decode_RS2_2_22_6),
    .I0(stageB_dataReadRsp_0[22]),
    .I1(dBusWishbone_DAT_MISO_regNext[22]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_22_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_21_s3 (
    .F(_zz_decode_RS2_2_21_6),
    .I0(stageB_dataReadRsp_0[21]),
    .I1(dBusWishbone_DAT_MISO_regNext[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_21_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_20_s3 (
    .F(_zz_decode_RS2_2_20_6),
    .I0(stageB_dataReadRsp_0[20]),
    .I1(dBusWishbone_DAT_MISO_regNext[20]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_20_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_19_s3 (
    .F(_zz_decode_RS2_2_19_6),
    .I0(stageB_dataReadRsp_0[19]),
    .I1(dBusWishbone_DAT_MISO_regNext[19]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_19_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_18_s3 (
    .F(_zz_decode_RS2_2_18_6),
    .I0(stageB_dataReadRsp_0[18]),
    .I1(dBusWishbone_DAT_MISO_regNext[18]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_18_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_17_s3 (
    .F(_zz_decode_RS2_2_17_6),
    .I0(stageB_dataReadRsp_0[17]),
    .I1(dBusWishbone_DAT_MISO_regNext[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_17_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_16_s3 (
    .F(_zz_decode_RS2_2_16_6),
    .I0(stageB_dataReadRsp_0[16]),
    .I1(dBusWishbone_DAT_MISO_regNext[16]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_16_s3.INIT=8'hCA;
  LUT4 _zz_decode_RS2_2_15_s6 (
    .F(_zz_decode_RS2_2_15_9),
    .I0(stageB_dataReadRsp_0[15]),
    .I1(dBusWishbone_DAT_MISO_regNext[15]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_15_s6.INIT=16'h0C0A;
  LUT3 _zz_decode_RS2_2_14_s3 (
    .F(_zz_decode_RS2_2_14_6),
    .I0(stageB_dataReadRsp_0[14]),
    .I1(dBusWishbone_DAT_MISO_regNext[14]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_14_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_13_s3 (
    .F(_zz_decode_RS2_2_13_6),
    .I0(stageB_dataReadRsp_0[13]),
    .I1(dBusWishbone_DAT_MISO_regNext[13]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_13_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_12_s3 (
    .F(_zz_decode_RS2_2_12_6),
    .I0(stageB_dataReadRsp_0[12]),
    .I1(dBusWishbone_DAT_MISO_regNext[12]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_12_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_11_s3 (
    .F(_zz_decode_RS2_2_11_6),
    .I0(stageB_dataReadRsp_0[11]),
    .I1(dBusWishbone_DAT_MISO_regNext[11]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_11_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_10_s3 (
    .F(_zz_decode_RS2_2_10_6),
    .I0(stageB_dataReadRsp_0[10]),
    .I1(dBusWishbone_DAT_MISO_regNext[10]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_10_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_9_s3 (
    .F(_zz_decode_RS2_2_9_6),
    .I0(stageB_dataReadRsp_0[9]),
    .I1(dBusWishbone_DAT_MISO_regNext[9]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_9_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_8_s3 (
    .F(_zz_decode_RS2_2_8_6),
    .I0(stageB_dataReadRsp_0[8]),
    .I1(dBusWishbone_DAT_MISO_regNext[8]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_8_s3.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_7_s4 (
    .F(_zz_decode_RS2_2_7_7),
    .I0(_zz_decode_RS2_2_7_8),
    .I1(_zz_decode_RS2_2_15_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_7_s4.INIT=8'hC5;
  LUT4 _zz_decode_RS2_2_6_s4 (
    .F(_zz_decode_RS2_2_6_7),
    .I0(_zz_decode_RS2_2_30_6),
    .I1(_zz_decode_RS2_2_14_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_6_8) 
);
defparam _zz_decode_RS2_2_6_s4.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_5_s3 (
    .F(_zz_decode_RS2_2_5_6),
    .I0(_zz_decode_RS2_2_29_6),
    .I1(_zz_decode_RS2_2_13_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_5_7) 
);
defparam _zz_decode_RS2_2_5_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_4_s3 (
    .F(_zz_decode_RS2_2_4_6),
    .I0(_zz_decode_RS2_2_28_6),
    .I1(_zz_decode_RS2_2_12_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_4_7) 
);
defparam _zz_decode_RS2_2_4_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_3_s3 (
    .F(_zz_decode_RS2_2_3_6),
    .I0(_zz_decode_RS2_2_27_6),
    .I1(_zz_decode_RS2_2_11_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_3_7) 
);
defparam _zz_decode_RS2_2_3_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_2_s3 (
    .F(_zz_decode_RS2_2_2_6),
    .I0(_zz_decode_RS2_2_26_6),
    .I1(_zz_decode_RS2_2_10_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_2_7) 
);
defparam _zz_decode_RS2_2_2_s3.INIT=16'h5F30;
  LUT3 _zz_decode_RS2_2_1_s3 (
    .F(_zz_decode_RS2_2_1_6),
    .I0(_zz_decode_RS2_2_17_6),
    .I1(_zz_decode_RS2_2_25_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_1_s3.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_1_s4 (
    .F(_zz_decode_RS2_2_1_7),
    .I0(_zz_decode_RS2_2_1_8),
    .I1(_zz_decode_RS2_2_9_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_1_s4.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_0_s3 (
    .F(_zz_decode_RS2_2_0_6),
    .I0(_zz_decode_RS2_2_0_7),
    .I1(_zz_decode_RS2_2_16_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_0_s3.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s3 (
    .F(IBusCachedPlugin_fetchPc_output_fire_6),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I1(n18981_4),
    .I2(IBusCachedPlugin_fetchPc_booted),
    .I3(n19652_5) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s3.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s4 (
    .F(IBusCachedPlugin_fetchPc_output_fire_7),
    .I0(lineLoader_flushPending_9),
    .I1(lineLoader_flushCounter[7]),
    .I2(_zz_when_InstructionCache_l342),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s4.INIT=16'h4000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_31_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_8),
    .I3(IBusCachedPlugin_fetchPc_pcReg[31]) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s4.INIT=16'h7F80;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_31_9),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s6.INIT=16'h00F4;
  LUT2 IBusCachedPlugin_fetchPc_pc_31_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_31_10),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s7.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_30_7),
    .I0(CsrPlugin_mepc[30]),
    .I1(CsrPlugin_mtvec_base[28]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_30_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_10),
    .I1(n18630_8),
    .I2(IBusCachedPlugin_fetchPc_pc_31_16),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s5.INIT=16'h004F;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_29_7),
    .I0(CsrPlugin_mepc[29]),
    .I1(CsrPlugin_mtvec_base[27]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s4.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_29_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_20_7),
    .I2(IBusCachedPlugin_fetchPc_pc_29_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s5.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_28_7),
    .I0(CsrPlugin_mepc[28]),
    .I1(CsrPlugin_mtvec_base[26]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s4.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_28_8),
    .I0(IBusCachedPlugin_fetchPc_pc_20_7),
    .I1(IBusCachedPlugin_fetchPc_pc_29_9),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s5.INIT=8'h78;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_27_7),
    .I0(CsrPlugin_mepc[27]),
    .I1(CsrPlugin_mtvec_base[25]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_27_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_7),
    .I3(IBusCachedPlugin_fetchPc_pc_27_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_26_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_26_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s3.INIT=16'h00F4;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_26_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_25_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[26]) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s4.INIT=8'h78;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_25_8),
    .I0(CsrPlugin_mepc[25]),
    .I1(CsrPlugin_mtvec_base[23]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s5.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_24_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_24_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s3.INIT=16'h00F4;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_24_7),
    .I0(IBusCachedPlugin_fetchPc_pc_20_7),
    .I1(IBusCachedPlugin_fetchPc_pc_24_9),
    .I2(IBusCachedPlugin_fetchPc_pcReg[24]) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s4.INIT=8'h78;
  LUT3 IBusCachedPlugin_fetchPc_pc_23_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_23_7),
    .I0(CsrPlugin_mepc[23]),
    .I1(CsrPlugin_mtvec_base[21]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_23_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(IBusCachedPlugin_fetchPc_pc_20_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s5.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_22_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_22_7),
    .I0(CsrPlugin_mepc[22]),
    .I1(CsrPlugin_mtvec_base[20]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_22_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_7),
    .I3(IBusCachedPlugin_fetchPc_pcReg[22]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s5.INIT=16'h7F80;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_21_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_20_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[21]) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s4.INIT=8'h78;
  LUT3 IBusCachedPlugin_fetchPc_pc_21_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_21_8),
    .I0(CsrPlugin_mepc[21]),
    .I1(CsrPlugin_mtvec_base[19]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s5.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_20_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[20]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_20_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s3.INIT=16'h00F1;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_20_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_8),
    .I3(IBusCachedPlugin_fetchPc_pc_20_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_19_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_8),
    .I2(IBusCachedPlugin_fetchPc_pc_20_11),
    .I3(IBusCachedPlugin_fetchPc_pcReg[19]) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s4.INIT=16'h7F80;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_19_8),
    .I0(CsrPlugin_mepc[19]),
    .I1(CsrPlugin_mtvec_base[17]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s5.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_18_7),
    .I0(CsrPlugin_mepc[18]),
    .I1(CsrPlugin_mtvec_base[16]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_18_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_14_8),
    .I3(IBusCachedPlugin_fetchPc_pc_18_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_17_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_17_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s3.INIT=16'h00F1;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_17_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_8),
    .I2(IBusCachedPlugin_fetchPc_pc_18_9),
    .I3(IBusCachedPlugin_fetchPc_pcReg[17]) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s4.INIT=16'h807F;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_16_7),
    .I0(CsrPlugin_mepc[16]),
    .I1(CsrPlugin_mtvec_base[14]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s4.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_15_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_15_7),
    .I0(CsrPlugin_mepc[15]),
    .I1(CsrPlugin_mtvec_base[13]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s4.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_14_7),
    .I0(CsrPlugin_mepc[14]),
    .I1(CsrPlugin_mtvec_base[12]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s4.INIT=8'hCA;
  LUT2 IBusCachedPlugin_fetchPc_pc_14_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_14_8),
    .I0(IBusCachedPlugin_fetchPc_pc_8_12),
    .I1(IBusCachedPlugin_fetchPc_pc_14_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s5.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_13_7),
    .I0(CsrPlugin_mepc[13]),
    .I1(CsrPlugin_mtvec_base[11]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_13_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_12),
    .I3(IBusCachedPlugin_fetchPc_pc_13_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s5.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_12_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_12_7),
    .I0(CsrPlugin_mepc[12]),
    .I1(CsrPlugin_mtvec_base[10]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_12_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_8_12),
    .I2(IBusCachedPlugin_fetchPc_pc_13_9),
    .I3(IBusCachedPlugin_fetchPc_pcReg[12]) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s5.INIT=16'h807F;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_11_10),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[11]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_11_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s7.INIT=16'h00F4;
  LUT3 IBusCachedPlugin_fetchPc_pc_11_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_11_11),
    .I0(IBusCachedPlugin_fetchPc_pc_8_12),
    .I1(IBusCachedPlugin_fetchPc_pc_13_9),
    .I2(IBusCachedPlugin_fetchPc_pcReg[11]) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s8.INIT=8'h78;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_10_11),
    .I0(CsrPlugin_mepc[10]),
    .I1(CsrPlugin_mtvec_base[8]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s8.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_9_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_9_11),
    .I0(CsrPlugin_mepc[9]),
    .I1(CsrPlugin_mtvec_base[7]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s8.INIT=8'hCA;
  LUT2 IBusCachedPlugin_fetchPc_pc_9_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_9_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pc_8_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s9.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_8_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_8_11),
    .I0(CsrPlugin_mepc[8]),
    .I1(CsrPlugin_mtvec_base[6]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s8.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_8_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(IBusCachedPlugin_fetchPc_pc_5_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s9.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_7_11),
    .I0(CsrPlugin_mepc[7]),
    .I1(CsrPlugin_mtvec_base[5]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s8.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_7_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_5_12),
    .I3(IBusCachedPlugin_fetchPc_pcReg[7]) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s9.INIT=16'h7F80;
  LUT2 IBusCachedPlugin_fetchPc_pc_6_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_6_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s8.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_6_12),
    .I0(CsrPlugin_mepc[6]),
    .I1(CsrPlugin_mtvec_base[4]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s9.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_5_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_5_11),
    .I0(CsrPlugin_mepc[5]),
    .I1(CsrPlugin_mtvec_base[3]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s8.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_5_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[4]) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s9.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_4_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[4]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_4_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s5.INIT=16'h00F4;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_3_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_18),
    .I1(memory_to_writeBack_PC[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_8),
    .I3(IBusCachedPlugin_fetchPc_pc_3_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s5.INIT=16'h00F4;
  LUT2 IBusCachedPlugin_fetchPc_pc_3_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_3_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s6.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_2_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_2_9),
    .I0(CsrPlugin_mepc[2]),
    .I1(CsrPlugin_mtvec_base[0]),
    .I2(n19016_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s6.INIT=8'hCA;
  LUT4 when_MulDivIterativePlugin_l126_s3 (
    .F(when_MulDivIterativePlugin_l126_6),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(memory_DivPlugin_div_counter_value[3]),
    .I2(memory_DivPlugin_div_counter_value[4]),
    .I3(memory_DivPlugin_div_counter_value[5]) 
);
defparam when_MulDivIterativePlugin_l126_s3.INIT=16'h0100;
  LUT4 iBus_cmd_ready_s6 (
    .F(iBus_cmd_ready_9),
    .I0(builder_axi2axilite0_next_state_0_13),
    .I1(main_basesoc_ram_bus_r_valid),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I3(iBus_cmd_ready_11) 
);
defparam iBus_cmd_ready_s6.INIT=16'h00BF;
  LUT2 iBus_cmd_ready_s7 (
    .F(iBus_cmd_ready_10),
    .I0(builder_fsm1_state),
    .I1(builder_wishbone2axi0_next_state_0_14) 
);
defparam iBus_cmd_ready_s7.INIT=4'h4;
  LUT2 _zz_dBus_cmd_ready_s3 (
    .F(_zz_dBus_cmd_ready_6),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_wishbone2axi1_state[1]) 
);
defparam _zz_dBus_cmd_ready_s3.INIT=4'h8;
  LUT4 n18911_s3 (
    .F(n18911_6),
    .I0(CsrPlugin_minstret[58]),
    .I1(CsrPlugin_minstret[59]),
    .I2(CsrPlugin_minstret[60]),
    .I3(CsrPlugin_minstret[61]) 
);
defparam n18911_s3.INIT=16'h8000;
  LUT4 n18916_s2 (
    .F(n18916_5),
    .I0(CsrPlugin_minstret[53]),
    .I1(n18921_5),
    .I2(n18916_7),
    .I3(n18926_5) 
);
defparam n18916_s2.INIT=16'h8000;
  LUT4 n18916_s3 (
    .F(n18916_6),
    .I0(CsrPlugin_minstret[57]),
    .I1(n18931_5),
    .I2(n18934_5),
    .I3(n18917_5) 
);
defparam n18916_s3.INIT=16'h8000;
  LUT3 n18917_s2 (
    .F(n18917_5),
    .I0(CsrPlugin_minstret[54]),
    .I1(CsrPlugin_minstret[55]),
    .I2(CsrPlugin_minstret[56]) 
);
defparam n18917_s2.INIT=8'h80;
  LUT2 n18921_s2 (
    .F(n18921_5),
    .I0(CsrPlugin_minstret[52]),
    .I1(n18922_5) 
);
defparam n18921_s2.INIT=4'h8;
  LUT4 n18922_s2 (
    .F(n18922_5),
    .I0(CsrPlugin_minstret[48]),
    .I1(CsrPlugin_minstret[49]),
    .I2(CsrPlugin_minstret[50]),
    .I3(CsrPlugin_minstret[51]) 
);
defparam n18922_s2.INIT=16'h8000;
  LUT3 n18926_s2 (
    .F(n18926_5),
    .I0(CsrPlugin_minstret[46]),
    .I1(CsrPlugin_minstret[47]),
    .I2(n18927_5) 
);
defparam n18926_s2.INIT=8'h80;
  LUT3 n18927_s2 (
    .F(n18927_5),
    .I0(CsrPlugin_minstret[43]),
    .I1(CsrPlugin_minstret[44]),
    .I2(CsrPlugin_minstret[45]) 
);
defparam n18927_s2.INIT=8'h80;
  LUT2 n18931_s2 (
    .F(n18931_5),
    .I0(CsrPlugin_minstret[33]),
    .I1(CsrPlugin_minstret[34]) 
);
defparam n18931_s2.INIT=4'h8;
  LUT3 n18934_s2 (
    .F(n18934_5),
    .I0(CsrPlugin_minstret[35]),
    .I1(CsrPlugin_minstret[39]),
    .I2(n18935_5) 
);
defparam n18934_s2.INIT=8'h80;
  LUT3 n18935_s2 (
    .F(n18935_5),
    .I0(CsrPlugin_minstret[36]),
    .I1(CsrPlugin_minstret[37]),
    .I2(CsrPlugin_minstret[38]) 
);
defparam n18935_s2.INIT=8'h80;
  LUT4 n18941_s2 (
    .F(n18941_5),
    .I0(n18943_7),
    .I1(n18941_6),
    .I2(n18958_5),
    .I3(n18964_4) 
);
defparam n18941_s2.INIT=16'h8000;
  LUT2 n18943_s3 (
    .F(n18943_6),
    .I0(CsrPlugin_minstret[29]),
    .I1(n18945_5) 
);
defparam n18943_s3.INIT=4'h8;
  LUT4 n18943_s4 (
    .F(n18943_7),
    .I0(CsrPlugin_minstret[30]),
    .I1(n18949_5),
    .I2(n18949_6),
    .I3(n18949_7) 
);
defparam n18943_s4.INIT=16'h8000;
  LUT4 n18945_s2 (
    .F(n18945_5),
    .I0(CsrPlugin_minstret[25]),
    .I1(CsrPlugin_minstret[26]),
    .I2(CsrPlugin_minstret[27]),
    .I3(CsrPlugin_minstret[28]) 
);
defparam n18945_s2.INIT=16'h8000;
  LUT3 n18949_s2 (
    .F(n18949_5),
    .I0(CsrPlugin_minstret[16]),
    .I1(CsrPlugin_minstret[17]),
    .I2(CsrPlugin_minstret[18]) 
);
defparam n18949_s2.INIT=8'h80;
  LUT3 n18949_s3 (
    .F(n18949_6),
    .I0(CsrPlugin_minstret[19]),
    .I1(CsrPlugin_minstret[20]),
    .I2(CsrPlugin_minstret[21]) 
);
defparam n18949_s3.INIT=8'h80;
  LUT3 n18949_s4 (
    .F(n18949_7),
    .I0(CsrPlugin_minstret[22]),
    .I1(CsrPlugin_minstret[23]),
    .I2(CsrPlugin_minstret[24]) 
);
defparam n18949_s4.INIT=8'h80;
  LUT3 n18958_s2 (
    .F(n18958_5),
    .I0(CsrPlugin_minstret[13]),
    .I1(CsrPlugin_minstret[14]),
    .I2(n18961_5) 
);
defparam n18958_s2.INIT=8'h80;
  LUT2 n18958_s3 (
    .F(n18958_6),
    .I0(CsrPlugin_minstret[8]),
    .I1(CsrPlugin_minstret[9]) 
);
defparam n18958_s3.INIT=4'h8;
  LUT3 n18961_s2 (
    .F(n18961_5),
    .I0(CsrPlugin_minstret[10]),
    .I1(CsrPlugin_minstret[11]),
    .I2(CsrPlugin_minstret[12]) 
);
defparam n18961_s2.INIT=8'h80;
  LUT3 n18964_s2 (
    .F(n18964_5),
    .I0(CsrPlugin_minstret[4]),
    .I1(CsrPlugin_minstret[5]),
    .I2(CsrPlugin_minstret[6]) 
);
defparam n18964_s2.INIT=8'h80;
  LUT2 n19091_s3 (
    .F(n19091_6),
    .I0(CsrPlugin_mcycle[29]),
    .I1(n19092_5) 
);
defparam n19091_s3.INIT=4'h8;
  LUT4 n19092_s2 (
    .F(n19092_5),
    .I0(CsrPlugin_mcycle[25]),
    .I1(CsrPlugin_mcycle[26]),
    .I2(CsrPlugin_mcycle[27]),
    .I3(CsrPlugin_mcycle[28]) 
);
defparam n19092_s2.INIT=16'h8000;
  LUT3 n19093_s2 (
    .F(n19093_5),
    .I0(CsrPlugin_mcycle[25]),
    .I1(CsrPlugin_mcycle[26]),
    .I2(CsrPlugin_mcycle[27]) 
);
defparam n19093_s2.INIT=8'h80;
  LUT2 n19095_s2 (
    .F(n19095_5),
    .I0(CsrPlugin_mcycle[22]),
    .I1(CsrPlugin_mcycle[23]) 
);
defparam n19095_s2.INIT=4'h8;
  LUT4 n19099_s2 (
    .F(n19099_5),
    .I0(CsrPlugin_mcycle[19]),
    .I1(CsrPlugin_mcycle[20]),
    .I2(n19102_5),
    .I3(n19099_6) 
);
defparam n19099_s2.INIT=16'h8000;
  LUT2 n19102_s2 (
    .F(n19102_5),
    .I0(CsrPlugin_mcycle[16]),
    .I1(CsrPlugin_mcycle[17]) 
);
defparam n19102_s2.INIT=4'h8;
  LUT4 n19105_s2 (
    .F(n19105_5),
    .I0(CsrPlugin_mcycle[10]),
    .I1(CsrPlugin_mcycle[11]),
    .I2(CsrPlugin_mcycle[12]),
    .I3(n19105_6) 
);
defparam n19105_s2.INIT=16'h8000;
  LUT2 n19113_s2 (
    .F(n19113_5),
    .I0(CsrPlugin_mcycle[4]),
    .I1(CsrPlugin_mcycle[5]) 
);
defparam n19113_s2.INIT=4'h8;
  LUT4 n19154_s3 (
    .F(n19154_6),
    .I0(CsrPlugin_mcycle[58]),
    .I1(CsrPlugin_mcycle[59]),
    .I2(CsrPlugin_mcycle[60]),
    .I3(CsrPlugin_mcycle[61]) 
);
defparam n19154_s3.INIT=16'h8000;
  LUT2 n19159_s2 (
    .F(n19159_5),
    .I0(CsrPlugin_mcycle[33]),
    .I1(CsrPlugin_mcycle[34]) 
);
defparam n19159_s2.INIT=4'h8;
  LUT4 n19159_s3 (
    .F(n19159_6),
    .I0(CsrPlugin_mcycle[15]),
    .I1(CsrPlugin_mcycle[32]),
    .I2(n19111_4),
    .I3(n19105_5) 
);
defparam n19159_s3.INIT=16'h8000;
  LUT3 n19159_s4 (
    .F(n19159_7),
    .I0(CsrPlugin_mcycle[31]),
    .I1(n19099_5),
    .I2(n19090_8) 
);
defparam n19159_s4.INIT=8'h80;
  LUT3 n19159_s5 (
    .F(n19159_8),
    .I0(n19162_8),
    .I1(n19160_5),
    .I2(n19159_9) 
);
defparam n19159_s5.INIT=8'h80;
  LUT3 n19160_s2 (
    .F(n19160_5),
    .I0(CsrPlugin_mcycle[35]),
    .I1(CsrPlugin_mcycle[39]),
    .I2(n19178_5) 
);
defparam n19160_s2.INIT=8'h80;
  LUT3 n19160_s3 (
    .F(n19160_6),
    .I0(CsrPlugin_mcycle[54]),
    .I1(CsrPlugin_mcycle[55]),
    .I2(n19162_8) 
);
defparam n19160_s3.INIT=8'h80;
  LUT4 n19165_s2 (
    .F(n19165_5),
    .I0(CsrPlugin_mcycle[48]),
    .I1(CsrPlugin_mcycle[49]),
    .I2(CsrPlugin_mcycle[50]),
    .I3(CsrPlugin_mcycle[51]) 
);
defparam n19165_s2.INIT=16'h8000;
  LUT3 n19169_s2 (
    .F(n19169_5),
    .I0(CsrPlugin_mcycle[46]),
    .I1(CsrPlugin_mcycle[47]),
    .I2(n19170_5) 
);
defparam n19169_s2.INIT=8'h80;
  LUT4 n19169_s3 (
    .F(n19169_6),
    .I0(CsrPlugin_mcycle[40]),
    .I1(CsrPlugin_mcycle[41]),
    .I2(CsrPlugin_mcycle[42]),
    .I3(n19160_5) 
);
defparam n19169_s3.INIT=16'h8000;
  LUT3 n19170_s2 (
    .F(n19170_5),
    .I0(CsrPlugin_mcycle[43]),
    .I1(CsrPlugin_mcycle[44]),
    .I2(CsrPlugin_mcycle[45]) 
);
defparam n19170_s2.INIT=8'h80;
  LUT3 n19178_s2 (
    .F(n19178_5),
    .I0(CsrPlugin_mcycle[36]),
    .I1(CsrPlugin_mcycle[37]),
    .I2(CsrPlugin_mcycle[38]) 
);
defparam n19178_s2.INIT=8'h80;
  LUT4 n26410_s3 (
    .F(n26410_6),
    .I0(n19394_7),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(main_cpu_dbus_we),
    .I3(n19396_8) 
);
defparam n26410_s3.INIT=16'h0700;
  LUT4 n20236_s3 (
    .F(n20236_6),
    .I0(n20236_9),
    .I1(n20236_10),
    .I2(decode_to_execute_INSTRUCTION[28]),
    .I3(n20236_11) 
);
defparam n20236_s3.INIT=16'h00BF;
  LUT2 n20236_s4 (
    .F(n20236_7),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(n20236_12) 
);
defparam n20236_s4.INIT=4'h1;
  LUT4 n20236_s5 (
    .F(n20236_8),
    .I0(n20236_13),
    .I1(decode_to_execute_CSR_READ_OPCODE),
    .I2(n20236_14),
    .I3(n20236_15) 
);
defparam n20236_s5.INIT=16'hB000;
  LUT2 n20774_s2 (
    .F(n20774_5),
    .I0(execute_RS1[30]),
    .I1(execute_RS1[29]) 
);
defparam n20774_s2.INIT=4'h1;
  LUT3 n20774_s3 (
    .F(n20774_6),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED),
    .I2(decode_to_execute_IS_DIV) 
);
defparam n20774_s3.INIT=8'h80;
  LUT2 n20776_s3 (
    .F(n20776_6),
    .I0(execute_RS1[27]),
    .I1(execute_RS1[26]) 
);
defparam n20776_s3.INIT=4'h1;
  LUT3 n20782_s3 (
    .F(n20782_6),
    .I0(n20782_8),
    .I1(n20793_6),
    .I2(n20782_9) 
);
defparam n20782_s3.INIT=8'h80;
  LUT2 n20782_s4 (
    .F(n20782_7),
    .I0(execute_RS1[21]),
    .I1(execute_RS1[20]) 
);
defparam n20782_s4.INIT=4'h1;
  LUT3 n20787_s2 (
    .F(n20787_5),
    .I0(n20782_8),
    .I1(n20793_6),
    .I2(n20787_6) 
);
defparam n20787_s2.INIT=8'h80;
  LUT4 n20793_s2 (
    .F(n20793_5),
    .I0(execute_RS1[10]),
    .I1(execute_RS1[9]),
    .I2(execute_RS1[8]),
    .I3(execute_RS1[7]) 
);
defparam n20793_s2.INIT=16'h0001;
  LUT4 n20793_s3 (
    .F(n20793_6),
    .I0(execute_RS1[6]),
    .I1(n20799_6),
    .I2(n20799_5),
    .I3(n20774_6) 
);
defparam n20793_s3.INIT=16'h4000;
  LUT3 n20795_s2 (
    .F(n20795_5),
    .I0(execute_RS1[8]),
    .I1(execute_RS1[7]),
    .I2(n20793_6) 
);
defparam n20795_s2.INIT=8'h10;
  LUT2 n20799_s2 (
    .F(n20799_5),
    .I0(execute_RS1[5]),
    .I1(execute_RS1[4]) 
);
defparam n20799_s2.INIT=4'h1;
  LUT4 n20799_s3 (
    .F(n20799_6),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[3]),
    .I2(execute_RS1[2]),
    .I3(execute_RS1[0]) 
);
defparam n20799_s3.INIT=16'h0001;
  LUT4 n21075_s4 (
    .F(n21075_7),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(execute_RS2[9]),
    .I3(execute_RS2[8]) 
);
defparam n21075_s4.INIT=16'h0001;
  LUT3 n21075_s5 (
    .F(n21075_8),
    .I0(execute_RS2[26]),
    .I1(execute_RS2[25]),
    .I2(execute_RS2[24]) 
);
defparam n21075_s5.INIT=8'h01;
  LUT4 n21075_s6 (
    .F(n21075_9),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[22]),
    .I2(n21064_8),
    .I3(n21075_14) 
);
defparam n21075_s6.INIT=16'h1000;
  LUT3 n21075_s7 (
    .F(n21075_10),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(execute_RS2[31]),
    .I2(execute_RS2[30]) 
);
defparam n21075_s7.INIT=8'h01;
  LUT4 n21075_s8 (
    .F(n21075_11),
    .I0(execute_RS2[16]),
    .I1(execute_RS2[13]),
    .I2(execute_RS2[12]),
    .I3(n21075_15) 
);
defparam n21075_s8.INIT=16'h0100;
  LUT4 n21075_s9 (
    .F(n21075_12),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[19]),
    .I2(execute_RS2[18]),
    .I3(execute_RS2[17]) 
);
defparam n21075_s9.INIT=16'h0001;
  LUT4 n21075_s10 (
    .F(n21075_13),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[2]),
    .I2(execute_RS2[15]),
    .I3(execute_RS2[14]) 
);
defparam n21075_s10.INIT=16'h0001;
  LUT2 n22024_s8 (
    .F(n22024_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22024_s8.INIT=4'h8;
  LUT2 n22032_s9 (
    .F(n22032_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam n22032_s9.INIT=4'h4;
  LUT4 n22032_s10 (
    .F(n22032_13),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[29]) 
);
defparam n22032_s10.INIT=16'h1000;
  LUT2 n22083_s8 (
    .F(n22083_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22083_s8.INIT=4'h1;
  LUT4 n22112_s6 (
    .F(n22112_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22112_s6.INIT=16'h4000;
  LUT3 n22135_s4 (
    .F(n22135_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]) 
);
defparam n22135_s4.INIT=8'h01;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s2.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_11),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s3.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_12),
    .I1(_zz_execute_SHIFT_RIGHT_1_26_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s4.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s5.INIT=16'hCCCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s2.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s3.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_12),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s4.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_31_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s5.INIT=16'hCACC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I0(n27_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s2.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_16_4),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s3.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s2.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s3.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_10_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s2.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_10_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_11),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_12),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s3.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s2.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_11_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_12),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s3.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s2.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s3.INIT=8'h35;
  LUT2 _zz_execute_SHIFT_RIGHT_1_12_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_7),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s4.INIT=4'h1;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s2.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_25_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s3.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_16_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_10),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s1.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s1.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s1.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_25_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_25_4),
    .I0(n28_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s1.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_26_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_26_4),
    .I0(n29_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s1.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_26_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_26_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s2.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_27_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I0(n30_3),
    .I1(n28_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s1.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s1.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_31_s7 (
    .F(_zz_execute_SRC2_4_31_11),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(decode_to_execute_SRC2_CTRL[1]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_31_s7.INIT=8'h14;
  LUT4 n19652_s3 (
    .F(n19652_6),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I3(CsrPlugin_pipelineLiberator_pcValids_2) 
);
defparam n19652_s3.INIT=16'h0100;
  LUT4 decode_to_execute_PC_31_s4 (
    .F(decode_to_execute_PC_31_8),
    .I0(stageB_flusher_waitDone),
    .I1(decode_to_execute_MEMORY_MANAGMENT),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(decode_to_execute_PC_31_9) 
);
defparam decode_to_execute_PC_31_s4.INIT=16'h000B;
  LUT3 memory_to_writeBack_INSTRUCTION_29_s4 (
    .F(memory_to_writeBack_INSTRUCTION_29_8),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s4.INIT=8'hCA;
  LUT4 n21605_s3 (
    .F(n21605_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[19]) 
);
defparam n21605_s3.INIT=16'h0001;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s5 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_10),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_14),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_15),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_6_0_6),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s5.INIT=16'h4F00;
  LUT2 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s6 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_11),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s6.INIT=4'h8;
  LUT2 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s7 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_12),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s7.INIT=4'h8;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s8 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_13),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_18),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_19),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_20),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_21) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s8.INIT=16'h0100;
  LUT2 _zz_memory_DivPlugin_div_result_3_2_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_2_11),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(memory_DivPlugin_rs1[0]) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s6.INIT=4'h1;
  LUT2 _zz_memory_DivPlugin_div_result_3_2_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_2_12),
    .I0(memory_DivPlugin_accumulator[1]),
    .I1(memory_DivPlugin_accumulator[0]) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s7.INIT=4'h1;
  LUT3 _zz_memory_DivPlugin_div_result_3_6_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_6_11),
    .I0(_zz_memory_DivPlugin_div_result_3_5_9),
    .I1(_zz_memory_DivPlugin_div_result_3_4_10),
    .I2(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s6.INIT=8'h02;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_24_11),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_23_9),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13),
    .I3(_zz_memory_DivPlugin_div_result_3_15_12) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s6.INIT=16'h8000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s485 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_690),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_4),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_714) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s485.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s486 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_584),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_598),
    .I1(_zz_execute_SRC1[30]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I3(_zz_execute_SRC1[31]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s486.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s487 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_692),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_601),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_686),
    .I3(_zz_execute_SRC1[11]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s487.INIT=16'hF800;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s488 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_692),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_684),
    .I3(_zz_execute_SRC1[23]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s488.INIT=16'hF800;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s489 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I1(_zz_execute_SRC1[20]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_606) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s489.INIT=8'h0B;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s490 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_610) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s490.INIT=16'h00FE;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s491 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_589),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I1(_zz_execute_SRC1[28]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_613) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s491.INIT=16'h0B00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s492 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_590),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_616) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s492.INIT=16'h0B00;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s493 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I1(_zz_execute_SRC1[27]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_618) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s493.INIT=8'hB0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s494 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_672),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_690),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_688),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_621) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s494.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s495 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_672),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_692),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_680),
    .I3(_zz_execute_SRC1[19]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s495.INIT=16'hF800;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s496 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_594),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I1(_zz_execute_SRC1_1_9),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_624) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s496.INIT=8'hB0;
  LUT3 _zz_execute_SHIFT_RIGHT_1_1_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I0(n8_3),
    .I1(n6_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s2.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_2_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I0(n9_3),
    .I1(n7_4),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s2.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_3_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I0(n10_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s2.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_4_10),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s1.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_5_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s1.INIT=8'h35;
  LUT2 _zz_decode_RS2_31_s11 (
    .F(_zz_decode_RS2_31_14),
    .I0(execute_CsrPlugin_csr_2944),
    .I1(execute_CsrPlugin_csr_3200) 
);
defparam _zz_decode_RS2_31_s11.INIT=4'h1;
  LUT4 _zz_decode_RS2_31_s12 (
    .F(_zz_decode_RS2_31_15),
    .I0(CsrPlugin_mtval[31]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_834),
    .I3(CsrPlugin_mcause_interrupt) 
);
defparam _zz_decode_RS2_31_s12.INIT=16'h0777;
  LUT4 _zz_decode_RS2_31_s13 (
    .F(_zz_decode_RS2_31_16),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[31]),
    .I2(CsrPlugin_mepc[31]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_31_s13.INIT=16'h0777;
  LUT4 _zz_decode_RS2_31_s14 (
    .F(_zz_decode_RS2_31_17),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[31]),
    .I2(CsrPlugin_mtvec_base[29]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_31_s14.INIT=16'h0777;
  LUT4 _zz_decode_RS2_30_s8 (
    .F(_zz_decode_RS2_30_11),
    .I0(CsrPlugin_mtval[30]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[30]) 
);
defparam _zz_decode_RS2_30_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_30_s9 (
    .F(_zz_decode_RS2_30_12),
    .I0(CsrPlugin_mepc[30]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mtvec_base[28]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_30_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_29_s7 (
    .F(_zz_decode_RS2_29_10),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[29]),
    .I2(CsrPlugin_mepc[29]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_29_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_29_s8 (
    .F(_zz_decode_RS2_29_11),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[29]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[29]) 
);
defparam _zz_decode_RS2_29_s8.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_29_s9 (
    .F(_zz_decode_RS2_29_12),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[61]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[61]) 
);
defparam _zz_decode_RS2_29_s9.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_28_s7 (
    .F(_zz_decode_RS2_28_10),
    .I0(CsrPlugin_mtval[28]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[28]) 
);
defparam _zz_decode_RS2_28_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_28_s8 (
    .F(_zz_decode_RS2_28_11),
    .I0(CsrPlugin_mepc[28]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mtvec_base[26]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_28_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_28_s9 (
    .F(_zz_decode_RS2_28_12),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[60]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[28]) 
);
defparam _zz_decode_RS2_28_s9.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_27_s7 (
    .F(_zz_decode_RS2_27_10),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[27]),
    .I2(CsrPlugin_mepc[27]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_27_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_27_s8 (
    .F(_zz_decode_RS2_27_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[27]),
    .I2(CsrPlugin_mtvec_base[25]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_27_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_27_s9 (
    .F(_zz_decode_RS2_27_12),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[59]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[27]) 
);
defparam _zz_decode_RS2_27_s9.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_26_s7 (
    .F(_zz_decode_RS2_26_10),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[26]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[26]) 
);
defparam _zz_decode_RS2_26_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_26_s8 (
    .F(_zz_decode_RS2_26_11),
    .I0(CsrPlugin_mepc[26]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mtvec_base[24]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_26_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_26_s9 (
    .F(_zz_decode_RS2_26_12),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[58]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[26]) 
);
defparam _zz_decode_RS2_26_s9.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_25_s8 (
    .F(_zz_decode_RS2_25_11),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[25]),
    .I2(CsrPlugin_mepc[25]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_25_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_25_s9 (
    .F(_zz_decode_RS2_25_12),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[25]) 
);
defparam _zz_decode_RS2_25_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_24_s7 (
    .F(_zz_decode_RS2_24_10),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[24]),
    .I2(CsrPlugin_mepc[24]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_24_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_24_s8 (
    .F(_zz_decode_RS2_24_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[24]),
    .I2(CsrPlugin_mtvec_base[22]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_24_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_24_s9 (
    .F(_zz_decode_RS2_24_12),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[24]),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[24]) 
);
defparam _zz_decode_RS2_24_s9.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_23_s8 (
    .F(_zz_decode_RS2_23_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[23]),
    .I2(CsrPlugin_mtvec_base[21]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_23_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_23_s9 (
    .F(_zz_decode_RS2_23_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[23]),
    .I2(CsrPlugin_mepc[23]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_23_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_22_s8 (
    .F(_zz_decode_RS2_22_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[22]),
    .I2(CsrPlugin_mtvec_base[20]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_22_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_22_s9 (
    .F(_zz_decode_RS2_22_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[22]),
    .I2(CsrPlugin_mepc[22]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_22_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_21_s7 (
    .F(_zz_decode_RS2_21_10),
    .I0(CsrPlugin_mtval[21]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[21]) 
);
defparam _zz_decode_RS2_21_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_21_s8 (
    .F(_zz_decode_RS2_21_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[21]),
    .I2(CsrPlugin_mtvec_base[19]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_21_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_21_s9 (
    .F(_zz_decode_RS2_21_12),
    .I0(_zz_decode_RS2_31_14),
    .I1(CsrPlugin_mcycle[53]),
    .I2(_zz_decode_RS2_30_8),
    .I3(CsrPlugin_mcycle[21]) 
);
defparam _zz_decode_RS2_21_s9.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_20_s8 (
    .F(_zz_decode_RS2_20_11),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[20]),
    .I2(CsrPlugin_mtvec_base[18]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_20_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_20_s9 (
    .F(_zz_decode_RS2_20_12),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[20]),
    .I2(CsrPlugin_mepc[20]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_20_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_19_s8 (
    .F(_zz_decode_RS2_19_11),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[19]),
    .I2(CsrPlugin_mtvec_base[17]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_19_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_19_s9 (
    .F(_zz_decode_RS2_19_12),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[19]),
    .I2(CsrPlugin_mepc[19]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_19_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_18_s8 (
    .F(_zz_decode_RS2_18_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[18]),
    .I2(CsrPlugin_mtvec_base[16]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_18_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_18_s9 (
    .F(_zz_decode_RS2_18_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[18]),
    .I2(CsrPlugin_mepc[18]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_18_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_17_s8 (
    .F(_zz_decode_RS2_17_11),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[17]),
    .I2(CsrPlugin_mtvec_base[15]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_17_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_17_s9 (
    .F(_zz_decode_RS2_17_12),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[17]),
    .I2(CsrPlugin_mepc[17]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_17_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_16_s8 (
    .F(_zz_decode_RS2_16_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[16]),
    .I2(CsrPlugin_mtvec_base[14]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_16_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_16_s9 (
    .F(_zz_decode_RS2_16_12),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[16]),
    .I2(CsrPlugin_mepc[16]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_16_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_15_s8 (
    .F(_zz_decode_RS2_15_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[15]),
    .I2(CsrPlugin_mtvec_base[13]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_15_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_15_s9 (
    .F(_zz_decode_RS2_15_12),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[15]),
    .I2(CsrPlugin_mepc[15]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_15_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_14_s8 (
    .F(_zz_decode_RS2_14_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[14]),
    .I2(CsrPlugin_mtvec_base[12]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_14_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_14_s9 (
    .F(_zz_decode_RS2_14_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[14]),
    .I2(CsrPlugin_mepc[14]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_14_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_13_s8 (
    .F(_zz_decode_RS2_13_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[13]),
    .I2(CsrPlugin_mtvec_base[11]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_13_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_13_s9 (
    .F(_zz_decode_RS2_13_12),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[13]),
    .I2(CsrPlugin_mepc[13]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_13_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_12_s9 (
    .F(_zz_decode_RS2_12_12),
    .I0(CsrPlugin_mscratch[12]),
    .I1(execute_CsrPlugin_csr_832),
    .I2(execute_CsrPlugin_csr_768),
    .I3(CsrPlugin_mstatus_MPP[1]) 
);
defparam _zz_decode_RS2_12_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_12_s10 (
    .F(_zz_decode_RS2_12_13),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[12]),
    .I2(CsrPlugin_mtvec_base[10]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_12_s10.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s7 (
    .F(_zz_decode_RS2_11_10),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[11]),
    .I2(CsrPlugin_mtvec_base[9]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_11_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s8 (
    .F(_zz_decode_RS2_11_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .I2(CsrPlugin_mip_MEIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_decode_RS2_11_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s9 (
    .F(_zz_decode_RS2_11_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[11]),
    .I2(CsrPlugin_mie_MEIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_decode_RS2_11_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s10 (
    .F(_zz_decode_RS2_11_13),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MPP[1]),
    .I2(CsrPlugin_mepc[11]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_11_s10.INIT=16'h0777;
  LUT4 _zz_decode_RS2_10_s7 (
    .F(_zz_decode_RS2_10_10),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[10]),
    .I2(CsrPlugin_mtvec_base[8]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_10_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_10_s8 (
    .F(_zz_decode_RS2_10_11),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[10]),
    .I2(CsrPlugin_mepc[10]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_10_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_9_s6 (
    .F(_zz_decode_RS2_9_9),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[9]),
    .I2(CsrPlugin_mepc[9]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_9_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_9_s7 (
    .F(_zz_decode_RS2_9_10),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[9]),
    .I2(CsrPlugin_mtvec_base[7]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_9_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_9_s8 (
    .F(_zz_decode_RS2_9_11),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[9]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[9]) 
);
defparam _zz_decode_RS2_9_s8.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_8_s6 (
    .F(_zz_decode_RS2_8_9),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[8]),
    .I2(CsrPlugin_mtvec_base[6]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_8_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_8_s7 (
    .F(_zz_decode_RS2_8_10),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[8]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[8]) 
);
defparam _zz_decode_RS2_8_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_8_s8 (
    .F(_zz_decode_RS2_8_11),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[8]),
    .I2(CsrPlugin_mepc[8]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_8_s8.INIT=16'h0BBB;
  LUT2 _zz_decode_RS2_7_s7 (
    .F(_zz_decode_RS2_7_10),
    .I0(CsrPlugin_mtvec_base[5]),
    .I1(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_7_s7.INIT=4'h8;
  LUT4 _zz_decode_RS2_7_s8 (
    .F(_zz_decode_RS2_7_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[7]),
    .I2(CsrPlugin_mepc[7]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_7_s8.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s9 (
    .F(_zz_decode_RS2_7_12),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[7]) 
);
defparam _zz_decode_RS2_7_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s10 (
    .F(_zz_decode_RS2_7_13),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MTIE),
    .I2(execute_CsrPlugin_csr_768),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam _zz_decode_RS2_7_s10.INIT=16'h0777;
  LUT4 _zz_decode_RS2_6_s7 (
    .F(_zz_decode_RS2_6_10),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[6]),
    .I2(CsrPlugin_mtvec_base[4]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_6_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_6_s8 (
    .F(_zz_decode_RS2_6_11),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[6]),
    .I2(CsrPlugin_mepc[6]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_6_s8.INIT=16'h0777;
  LUT3 _zz_decode_RS2_6_s9 (
    .F(_zz_decode_RS2_6_12),
    .I0(CsrPlugin_mtval[6]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_769) 
);
defparam _zz_decode_RS2_6_s9.INIT=8'h07;
  LUT4 _zz_decode_RS2_5_s7 (
    .F(_zz_decode_RS2_5_10),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[5]),
    .I2(CsrPlugin_mtvec_base[3]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_5_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_5_s8 (
    .F(_zz_decode_RS2_5_11),
    .I0(CsrPlugin_mtval[5]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[5]) 
);
defparam _zz_decode_RS2_5_s8.INIT=16'h0777;
  LUT3 _zz_decode_RS2_5_s9 (
    .F(_zz_decode_RS2_5_12),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[5]),
    .I2(execute_CsrPlugin_csr_3859) 
);
defparam _zz_decode_RS2_5_s9.INIT=8'h07;
  LUT2 _zz_decode_RS2_4_s7 (
    .F(_zz_decode_RS2_4_10),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_ALU_BITWISE_CTRL[0]) 
);
defparam _zz_decode_RS2_4_s7.INIT=4'h8;
  LUT4 _zz_decode_RS2_4_s8 (
    .F(_zz_decode_RS2_4_11),
    .I0(_zz_decode_RS2_4_15),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC1_4_9),
    .I3(_zz_decode_RS2_31_7) 
);
defparam _zz_decode_RS2_4_s8.INIT=16'hF400;
  LUT4 _zz_decode_RS2_4_s9 (
    .F(_zz_decode_RS2_4_12),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[4]),
    .I2(CsrPlugin_mepc[4]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_4_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_4_s10 (
    .F(_zz_decode_RS2_4_13),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[4]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_832),
    .I3(CsrPlugin_mscratch[4]) 
);
defparam _zz_decode_RS2_4_s10.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s9 (
    .F(_zz_decode_RS2_3_12),
    .I0(_zz_decode_RS2_4_15),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC1_3_9),
    .I3(_zz_decode_RS2_31_7) 
);
defparam _zz_decode_RS2_3_s9.INIT=16'hF400;
  LUT4 _zz_decode_RS2_3_s10 (
    .F(_zz_decode_RS2_3_13),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[3]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[35]) 
);
defparam _zz_decode_RS2_3_s10.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_3_s11 (
    .F(_zz_decode_RS2_3_14),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_exceptionCode[3]),
    .I2(CsrPlugin_mip_MSIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_decode_RS2_3_s11.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s12 (
    .F(_zz_decode_RS2_3_15),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MIE),
    .I2(CsrPlugin_mepc[3]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_3_s12.INIT=16'h0777;
  LUT4 _zz_decode_RS2_2_s6 (
    .F(_zz_decode_RS2_2_9),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[34]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[34]) 
);
defparam _zz_decode_RS2_2_s6.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_2_s7 (
    .F(_zz_decode_RS2_2_10),
    .I0(_zz_decode_RS2_2_11),
    .I1(_zz_decode_RS2_2_12),
    .I2(_zz_decode_RS2_2_13),
    .I3(_zz_decode_RS2_2_14) 
);
defparam _zz_decode_RS2_2_s7.INIT=16'h4000;
  LUT4 _zz_decode_RS2_1_s9 (
    .F(_zz_decode_RS2_1_12),
    .I0(_zz_decode_RS2_4_15),
    .I1(_zz_execute_SRC1_1_9),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_decode_RS2_31_7) 
);
defparam _zz_decode_RS2_1_s9.INIT=16'hF400;
  LUT3 _zz_decode_RS2_1_s10 (
    .F(_zz_decode_RS2_1_13),
    .I0(execute_CsrPlugin_csr_4032),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .I2(externalInterruptArray_regNext[1]) 
);
defparam _zz_decode_RS2_1_s10.INIT=8'h80;
  LUT4 _zz_decode_RS2_1_s11 (
    .F(_zz_decode_RS2_1_14),
    .I0(CsrPlugin_mepc[1]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(execute_CsrPlugin_csr_3857),
    .I3(execute_CsrPlugin_csr_3858) 
);
defparam _zz_decode_RS2_1_s11.INIT=16'h0007;
  LUT4 _zz_decode_RS2_1_s12 (
    .F(_zz_decode_RS2_1_15),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_835),
    .I3(CsrPlugin_mtval[1]) 
);
defparam _zz_decode_RS2_1_s12.INIT=16'h0777;
  LUT3 _zz_decode_RS2_1_s13 (
    .F(_zz_decode_RS2_1_16),
    .I0(CsrPlugin_mscratch[1]),
    .I1(execute_CsrPlugin_csr_832),
    .I2(execute_CsrPlugin_csr_769) 
);
defparam _zz_decode_RS2_1_s13.INIT=8'h07;
  LUT4 _zz_decode_RS2_0_s8 (
    .F(_zz_decode_RS2_0_11),
    .I0(_zz_execute_SRC1_0_10),
    .I1(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam _zz_decode_RS2_0_s8.INIT=16'h0230;
  LUT4 _zz_decode_RS2_0_s9 (
    .F(_zz_decode_RS2_0_12),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_decode_RS2_0_s9.INIT=16'h7F8A;
  LUT4 _zz_decode_RS2_0_s10 (
    .F(_zz_decode_RS2_0_13),
    .I0(_zz_decode_RS2_25_8),
    .I1(CsrPlugin_minstret[32]),
    .I2(_zz_decode_RS2_31_14),
    .I3(CsrPlugin_mcycle[32]) 
);
defparam _zz_decode_RS2_0_s10.INIT=16'hB0BB;
  LUT4 _zz_decode_RS2_0_s11 (
    .F(_zz_decode_RS2_0_14),
    .I0(_zz_decode_RS2_2_7),
    .I1(CsrPlugin_minstret[0]),
    .I2(_zz_decode_RS2_0_15),
    .I3(_zz_decode_RS2_0_16) 
);
defparam _zz_decode_RS2_0_s11.INIT=16'h0B00;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s6 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_6_0_6),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s6.INIT=16'h001F;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s7 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s7.INIT=16'h004F;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s8 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_11),
    .I0(n15126_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I2(n15111_3),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_15) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s8.INIT=16'hB0BB;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s9 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_12),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_6_0_7),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_90),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I3(CsrPlugin_interrupt_valid) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s9.INIT=16'h00FE;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s10 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_13),
    .I0(decode_to_execute_ENV_CTRL[1]),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(execute_arbitration_isValid),
    .I3(n19016_7) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s10.INIT=16'h00BF;
  LUT4 _zz_decode_RS2_2_7_s5 (
    .F(_zz_decode_RS2_2_7_8),
    .I0(stageB_dataReadRsp_0[7]),
    .I1(dBusWishbone_DAT_MISO_regNext[7]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_7_s5.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_6_s5 (
    .F(_zz_decode_RS2_2_6_8),
    .I0(_zz_decode_RS2_2_22_6),
    .I1(_zz_decode_RS2_2_6_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_6_s5.INIT=16'hF50C;
  LUT4 _zz_decode_RS2_2_5_s4 (
    .F(_zz_decode_RS2_2_5_7),
    .I0(_zz_decode_RS2_2_21_6),
    .I1(_zz_decode_RS2_2_5_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_5_s4.INIT=16'hF50C;
  LUT4 _zz_decode_RS2_2_4_s4 (
    .F(_zz_decode_RS2_2_4_7),
    .I0(_zz_decode_RS2_2_20_6),
    .I1(_zz_decode_RS2_2_4_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_4_s4.INIT=16'hF50C;
  LUT4 _zz_decode_RS2_2_3_s4 (
    .F(_zz_decode_RS2_2_3_7),
    .I0(_zz_decode_RS2_2_19_6),
    .I1(_zz_decode_RS2_2_3_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_3_s4.INIT=16'hF50C;
  LUT4 _zz_decode_RS2_2_2_s4 (
    .F(_zz_decode_RS2_2_2_7),
    .I0(_zz_decode_RS2_2_18_6),
    .I1(_zz_decode_RS2_2_2_8),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_2_s4.INIT=16'hF50C;
  LUT3 _zz_decode_RS2_2_1_s5 (
    .F(_zz_decode_RS2_2_1_8),
    .I0(stageB_dataReadRsp_0[1]),
    .I1(dBusWishbone_DAT_MISO_regNext[1]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_1_s5.INIT=8'hCA;
  LUT3 _zz_decode_RS2_2_0_s4 (
    .F(_zz_decode_RS2_2_0_7),
    .I0(stageB_dataReadRsp_0[0]),
    .I1(dBusWishbone_DAT_MISO_regNext[0]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_0_s4.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_31_12),
    .I0(CsrPlugin_mepc[31]),
    .I1(CsrPlugin_mtvec_base[29]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_29_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(IBusCachedPlugin_fetchPc_pc_27_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s6.INIT=16'h8000;
  LUT2 IBusCachedPlugin_fetchPc_pc_27_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_27_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_24_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s6.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_26_8),
    .I0(CsrPlugin_mepc[26]),
    .I1(CsrPlugin_mtvec_base[24]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_24_8),
    .I0(CsrPlugin_mepc[24]),
    .I1(CsrPlugin_mtvec_base[22]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s5.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_24_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[23]) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s6.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_20_8),
    .I0(CsrPlugin_mepc[20]),
    .I1(CsrPlugin_mtvec_base[18]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s5.INIT=16'hCA00;
  LUT2 IBusCachedPlugin_fetchPc_pc_18_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_18_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s6.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_17_8),
    .I0(CsrPlugin_mepc[17]),
    .I1(CsrPlugin_mtvec_base[15]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_14_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(IBusCachedPlugin_fetchPc_pc_13_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s6.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_13_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_13_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s6.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_11_12),
    .I0(CsrPlugin_mepc[11]),
    .I1(CsrPlugin_mtvec_base[9]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s9.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_4_10),
    .I0(CsrPlugin_mepc[4]),
    .I1(CsrPlugin_mtvec_base[2]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s7.INIT=16'h3500;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_3_10),
    .I0(CsrPlugin_mepc[3]),
    .I1(CsrPlugin_mtvec_base[1]),
    .I2(n19016_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_26) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s7.INIT=16'h3500;
  LUT4 iBus_cmd_ready_s8 (
    .F(iBus_cmd_ready_11),
    .I0(builder_axilite2wishbone_next_state_1_20),
    .I1(builder_axilite2wishbone_next_state_1_28),
    .I2(builder_axilite2wishbone_next_state_2_17),
    .I3(builder_axilite2wishbone_next_state_1_18) 
);
defparam iBus_cmd_ready_s8.INIT=16'hE000;
  LUT3 n18916_s4 (
    .F(n18916_7),
    .I0(CsrPlugin_minstret[40]),
    .I1(CsrPlugin_minstret[41]),
    .I2(CsrPlugin_minstret[42]) 
);
defparam n18916_s4.INIT=8'h80;
  LUT3 n18941_s3 (
    .F(n18941_6),
    .I0(CsrPlugin_minstret[29]),
    .I1(CsrPlugin_minstret[31]),
    .I2(n18945_5) 
);
defparam n18941_s3.INIT=8'h80;
  LUT2 n19099_s3 (
    .F(n19099_6),
    .I0(CsrPlugin_mcycle[18]),
    .I1(CsrPlugin_mcycle[21]) 
);
defparam n19099_s3.INIT=4'h8;
  LUT2 n19105_s3 (
    .F(n19105_6),
    .I0(CsrPlugin_mcycle[13]),
    .I1(CsrPlugin_mcycle[14]) 
);
defparam n19105_s3.INIT=4'h8;
  LUT4 n19159_s6 (
    .F(n19159_9),
    .I0(CsrPlugin_mcycle[54]),
    .I1(CsrPlugin_mcycle[55]),
    .I2(CsrPlugin_mcycle[56]),
    .I3(CsrPlugin_mcycle[57]) 
);
defparam n19159_s6.INIT=16'h8000;
  LUT4 n19162_s3 (
    .F(n19162_6),
    .I0(CsrPlugin_mcycle[40]),
    .I1(CsrPlugin_mcycle[41]),
    .I2(CsrPlugin_mcycle[42]),
    .I3(CsrPlugin_mcycle[53]) 
);
defparam n19162_s3.INIT=16'h8000;
  LUT4 n20236_s6 (
    .F(n20236_9),
    .I0(n20236_16),
    .I1(n20236_17),
    .I2(decode_to_execute_INSTRUCTION[24]),
    .I3(decode_to_execute_INSTRUCTION[27]) 
);
defparam n20236_s6.INIT=16'h030A;
  LUT2 n20236_s7 (
    .F(n20236_10),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(decode_to_execute_INSTRUCTION[25]) 
);
defparam n20236_s7.INIT=4'h4;
  LUT4 n20236_s8 (
    .F(n20236_11),
    .I0(n20236_16),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(decode_to_execute_INSTRUCTION[25]),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam n20236_s8.INIT=16'h0D00;
  LUT4 n20236_s9 (
    .F(n20236_12),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(decode_to_execute_INSTRUCTION[28]),
    .I2(decode_to_execute_INSTRUCTION[29]),
    .I3(decode_to_execute_INSTRUCTION[30]) 
);
defparam n20236_s9.INIT=16'hFE3F;
  LUT4 n20236_s10 (
    .F(n20236_13),
    .I0(execute_CsrPlugin_csr_3074),
    .I1(execute_CsrPlugin_csr_3202),
    .I2(n20236_18),
    .I3(n20236_19) 
);
defparam n20236_s10.INIT=16'h1000;
  LUT2 n20236_s11 (
    .F(n20236_14),
    .I0(n20236_20),
    .I1(n20236_21) 
);
defparam n20236_s11.INIT=4'h8;
  LUT4 n20236_s12 (
    .F(n20236_15),
    .I0(execute_CsrPlugin_csr_769),
    .I1(execute_CsrPlugin_csr_768),
    .I2(_zz_decode_RS2_31_6),
    .I3(n20236_22) 
);
defparam n20236_s12.INIT=16'h1000;
  LUT3 n20782_s5 (
    .F(n20782_8),
    .I0(execute_RS1[12]),
    .I1(execute_RS1[11]),
    .I2(n20793_5) 
);
defparam n20782_s5.INIT=8'h10;
  LUT4 n20782_s6 (
    .F(n20782_9),
    .I0(execute_RS1[19]),
    .I1(execute_RS1[18]),
    .I2(execute_RS1[17]),
    .I3(n20787_6) 
);
defparam n20782_s6.INIT=16'h0100;
  LUT4 n20787_s3 (
    .F(n20787_6),
    .I0(execute_RS1[16]),
    .I1(execute_RS1[15]),
    .I2(execute_RS1[14]),
    .I3(execute_RS1[13]) 
);
defparam n20787_s3.INIT=16'h0001;
  LUT3 n21075_s11 (
    .F(n21075_14),
    .I0(execute_RS2[29]),
    .I1(execute_RS2[28]),
    .I2(execute_RS2[27]) 
);
defparam n21075_s11.INIT=8'h01;
  LUT4 n21075_s12 (
    .F(n21075_15),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[4]),
    .I2(execute_RS2[11]),
    .I3(execute_RS2[10]) 
);
defparam n21075_s12.INIT=16'h0001;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I0(n13_3),
    .I1(n11_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s6.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I0(n17_3),
    .I1(n15_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s7.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_11),
    .I0(n21_3),
    .I1(n19_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s8.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_12),
    .I0(n25_3),
    .I1(n23_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s9.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I0(n14_3),
    .I1(n12_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s6.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_13),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s7.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I0(n22_3),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s8.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_12),
    .I0(n26_3),
    .I1(n24_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s9.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_10),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_8),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s4.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I0(n12_3),
    .I1(n10_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s4.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_13),
    .I1(n14_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s5.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_9),
    .I0(n20_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s6.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_10),
    .I0(n24_3),
    .I1(n22_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s7.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_8),
    .I0(n15_3),
    .I1(n13_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s5.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I0(n19_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s6.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_10),
    .I0(n23_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s7.INIT=8'hAC;
  LUT3 decode_to_execute_PC_31_s5 (
    .F(decode_to_execute_PC_31_9),
    .I0(execute_CsrPlugin_wfiWake),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(decode_to_execute_ENV_CTRL[1]) 
);
defparam decode_to_execute_PC_31_s5.INIT=8'h10;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s9 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_14),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_22),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_42),
    .I2(n22135_7),
    .I3(n22112_13) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s9.INIT=16'h0BBB;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s10 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(decode_CSR_READ_OPCODE_5),
    .I2(n21605_5),
    .I3(n22083_11) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s10.INIT=16'h4000;
  LUT2 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s11 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s11.INIT=4'h4;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s12 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[0]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s12.INIT=16'h4000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s13 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_18),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_38),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_26),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s13.INIT=16'h00F8;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s14 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_19),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_40),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_28),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_29) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s14.INIT=16'hF400;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s15 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_20),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_16),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_30),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_31) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s15.INIT=16'hCA00;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s16 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_21),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_32),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_34) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s16.INIT=16'hEF00;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s497 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s497.INIT=8'h80;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s500 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_598),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_712),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s500.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s501 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_692),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_4),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_712) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s501.INIT=16'h0777;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s503 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_601),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s503.INIT=8'h10;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s505 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s505.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s507 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_690),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_601),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_688),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_603) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s507.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s508 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_606),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_690),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_678),
    .I3(_zz_execute_SRC1[8]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s508.INIT=16'hF800;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s509 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_672) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s509.INIT=8'h40;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s510 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_621) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s510.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s511 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_631),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_632) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s511.INIT=16'h000E;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s512 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_710),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_708),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I3(n14956_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s512.INIT=16'hEAEC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s513 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_688),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_712) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s513.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s514 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_635),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s514.INIT=16'h3500;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s515 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_613),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_639),
    .I3(_zz_execute_SHIFT_RIGHT_1_31_4) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s515.INIT=16'h7077;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s516 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_706),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_704),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s516.INIT=16'hF53F;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s517 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_642),
    .I1(_zz_execute_SRC1[25]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s517.INIT=4'h4;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s518 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_643),
    .I1(_zz_execute_SRC1[7]),
    .I2(_zz_execute_SRC1[24]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_644) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s518.INIT=16'hBB0F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s519 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_617),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_692),
    .I2(_zz_execute_SHIFT_RIGHT_1_31_4),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_676) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s519.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s520 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_646),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_601),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_647),
    .I3(_zz_execute_SRC1[6]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s520.INIT=16'hB0BB;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s523 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_621),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s523.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s525 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_714),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s525.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s526 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_624),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_649),
    .I1(_zz_execute_SRC1[2]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I3(_zz_execute_SRC1[29]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s526.INIT=16'hB0BB;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I0(n7_4),
    .I1(n5_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s2.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_10),
    .I0(n11_3),
    .I1(n9_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s3.INIT=8'hAC;
  LUT3 _zz_decode_RS2_30_s11 (
    .F(_zz_decode_RS2_30_14),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[30]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_769) 
);
defparam _zz_decode_RS2_30_s11.INIT=8'h07;
  LUT3 _zz_decode_RS2_25_s11 (
    .F(_zz_decode_RS2_25_14),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[23]),
    .I2(execute_CsrPlugin_csr_3264) 
);
defparam _zz_decode_RS2_25_s11.INIT=8'h07;
  LUT2 _zz_decode_RS2_4_s12 (
    .F(_zz_decode_RS2_4_15),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_decode_RS2_4_s12.INIT=4'h4;
  LUT3 _zz_decode_RS2_4_s13 (
    .F(_zz_decode_RS2_4_16),
    .I0(execute_CsrPlugin_csr_773),
    .I1(CsrPlugin_mtvec_base[2]),
    .I2(execute_CsrPlugin_csr_3858) 
);
defparam _zz_decode_RS2_4_s13.INIT=8'h07;
  LUT3 _zz_decode_RS2_3_s14 (
    .F(_zz_decode_RS2_3_17),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_3857) 
);
defparam _zz_decode_RS2_3_s14.INIT=8'h07;
  LUT3 _zz_decode_RS2_2_s8 (
    .F(_zz_decode_RS2_2_11),
    .I0(execute_CsrPlugin_csr_4032),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .I2(externalInterruptArray_regNext[2]) 
);
defparam _zz_decode_RS2_2_s8.INIT=8'h80;
  LUT4 _zz_decode_RS2_2_s9 (
    .F(_zz_decode_RS2_2_12),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .I2(CsrPlugin_mepc[2]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_2_s9.INIT=16'h0777;
  LUT4 _zz_decode_RS2_2_s10 (
    .F(_zz_decode_RS2_2_13),
    .I0(execute_CsrPlugin_csr_832),
    .I1(CsrPlugin_mscratch[2]),
    .I2(CsrPlugin_mtvec_base[0]),
    .I3(execute_CsrPlugin_csr_773) 
);
defparam _zz_decode_RS2_2_s10.INIT=16'h0777;
  LUT4 _zz_decode_RS2_2_s11 (
    .F(_zz_decode_RS2_2_14),
    .I0(CsrPlugin_mtval[2]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_834),
    .I3(CsrPlugin_mcause_exceptionCode[2]) 
);
defparam _zz_decode_RS2_2_s11.INIT=16'h0777;
  LUT4 _zz_decode_RS2_0_s12 (
    .F(_zz_decode_RS2_0_15),
    .I0(execute_CsrPlugin_csr_4032),
    .I1(externalInterruptArray_regNext[0]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[0]) 
);
defparam _zz_decode_RS2_0_s12.INIT=16'hF800;
  LUT4 _zz_decode_RS2_0_s13 (
    .F(_zz_decode_RS2_0_16),
    .I0(CsrPlugin_mcause_exceptionCode[0]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_3857),
    .I3(execute_CsrPlugin_csr_3859) 
);
defparam _zz_decode_RS2_0_s13.INIT=16'h0007;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s11 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s11.INIT=8'h40;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s12 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_15),
    .I0(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s12.INIT=8'h40;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s13 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I0(n15132_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I2(n15117_3),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_15) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s13.INIT=16'hB0BB;
  LUT3 _zz_decode_RS2_2_6_s6 (
    .F(_zz_decode_RS2_2_6_9),
    .I0(stageB_dataReadRsp_0[6]),
    .I1(dBusWishbone_DAT_MISO_regNext[6]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_6_s6.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_5_s5 (
    .F(_zz_decode_RS2_2_5_8),
    .I0(stageB_dataReadRsp_0[5]),
    .I1(dBusWishbone_DAT_MISO_regNext[5]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_5_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_4_s5 (
    .F(_zz_decode_RS2_2_4_8),
    .I0(stageB_dataReadRsp_0[4]),
    .I1(dBusWishbone_DAT_MISO_regNext[4]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_4_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_3_s5 (
    .F(_zz_decode_RS2_2_3_8),
    .I0(stageB_dataReadRsp_0[3]),
    .I1(dBusWishbone_DAT_MISO_regNext[3]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_3_s5.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_2_s5 (
    .F(_zz_decode_RS2_2_2_8),
    .I0(stageB_dataReadRsp_0[2]),
    .I1(dBusWishbone_DAT_MISO_regNext[2]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_2_s5.INIT=8'h35;
  LUT4 n20236_s13 (
    .F(n20236_16),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_INSTRUCTION[23]),
    .I3(decode_to_execute_INSTRUCTION[22]) 
);
defparam n20236_s13.INIT=16'h0007;
  LUT2 n20236_s14 (
    .F(n20236_17),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(decode_to_execute_INSTRUCTION[22]) 
);
defparam n20236_s14.INIT=4'h1;
  LUT4 n20236_s15 (
    .F(n20236_18),
    .I0(execute_CsrPlugin_csr_3857),
    .I1(execute_CsrPlugin_csr_3859),
    .I2(execute_CsrPlugin_csr_4032),
    .I3(execute_CsrPlugin_csr_3264) 
);
defparam n20236_s15.INIT=16'h0001;
  LUT4 n20236_s16 (
    .F(n20236_19),
    .I0(execute_CsrPlugin_csr_3858),
    .I1(execute_CsrPlugin_csr_3860),
    .I2(execute_CsrPlugin_csr_3072),
    .I3(execute_CsrPlugin_csr_3200) 
);
defparam n20236_s16.INIT=16'h0001;
  LUT4 n20236_s17 (
    .F(n20236_20),
    .I0(execute_CsrPlugin_csr_832),
    .I1(execute_CsrPlugin_csr_834),
    .I2(execute_CsrPlugin_csr_835),
    .I3(execute_CsrPlugin_csr_2816) 
);
defparam n20236_s17.INIT=16'h0001;
  LUT4 n20236_s18 (
    .F(n20236_21),
    .I0(execute_CsrPlugin_csr_2944),
    .I1(execute_CsrPlugin_csr_2818),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(execute_CsrPlugin_csr_3008) 
);
defparam n20236_s18.INIT=16'h0001;
  LUT4 n20236_s19 (
    .F(n20236_22),
    .I0(execute_CsrPlugin_csr_836),
    .I1(execute_CsrPlugin_csr_772),
    .I2(execute_CsrPlugin_csr_773),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam n20236_s19.INIT=16'h0001;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s10 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_13),
    .I0(execute_FullBarrelShifterPlugin_reversed[16]),
    .I1(execute_FullBarrelShifterPlugin_reversed[15]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s10.INIT=8'hAC;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s17 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_22),
    .I0(n22083_8),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(n22040_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s17.INIT=8'h0D;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s19 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s19.INIT=16'h4000;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s21 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_26),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_35),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s21.INIT=8'h10;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s23 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_28),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_7) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s23.INIT=16'h0D00;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s24 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_29),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_2_8),
    .I2(n22135_7),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_36) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s24.INIT=16'h8000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s25 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_30),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_17),
    .I3(n22066_6) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s25.INIT=16'h4000;
  LUT2 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s26 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_31),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s26.INIT=4'h1;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s27 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_32),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s27.INIT=16'h72FC;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s28 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_33),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[1]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s28.INIT=16'h1000;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s29 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_34),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_24),
    .I3(n19032_6) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s29.INIT=16'hBF00;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s527 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s527.INIT=4'h8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s531 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_702),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_621),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s531.INIT=16'hD000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s532 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_630),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_700),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_672) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s532.INIT=16'h0700;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s533 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_631),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(n14956_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s533.INIT=16'h4001;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s534 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(n14956_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s534.INIT=16'h0140;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s537 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_635),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I1(_zz_execute_SRC1[5]),
    .I2(_zz_execute_SRC1[26]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_676) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s537.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s538 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_714),
    .I1(_zz_execute_SRC1_3_9),
    .I2(_zz_execute_SRC1_4_9),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_670) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s538.INIT=16'h0777;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s539 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s539.INIT=8'h40;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s540 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_698),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s540.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s541 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_639),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I1(_zz_execute_SRC1_3_9),
    .I2(_zz_execute_SRC1_4_9),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_674) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s541.INIT=16'h0777;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s544 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_642),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_676),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s544.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s545 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_643),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s545.INIT=16'h3FF5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s546 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_644),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_676),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s546.INIT=16'h3FF5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s548 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_646),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_696),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_694),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s548.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s549 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_647),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_670),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s549.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s551 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_649),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_714),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s551.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s552 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_712),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s552.INIT=16'hF53F;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s30 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_35),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s30.INIT=16'hBBF0;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s31 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_36),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[1]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s31.INIT=16'h0100;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s32 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_38),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s32.INIT=16'h0004;
  LUT3 lastStageRegFileWrite_valid_s2 (
    .F(lastStageRegFileWrite_valid),
    .I0(_zz_10),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam lastStageRegFileWrite_valid_s2.INIT=8'hEA;
  LUT4 IBusCachedPlugin_decodePrediction_cmd_hadBranch_s5 (
    .F(IBusCachedPlugin_decodePrediction_cmd_hadBranch_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13239_4),
    .I3(decode_to_execute_PC_31_6) 
);
defparam IBusCachedPlugin_decodePrediction_cmd_hadBranch_s5.INIT=16'hAC00;
  LUT4 n18628_s1 (
    .F(n18628_6),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I1(n18978_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_6),
    .I3(IBusCachedPlugin_fetchPc_output_fire_5) 
);
defparam n18628_s1.INIT=16'h1000;
  LUT4 n26405_s1 (
    .F(n26405_5),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(IBusCachedPlugin_fetchPc_output_fire_7),
    .I3(n19436_7) 
);
defparam n26405_s1.INIT=16'h40FF;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_4_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc),
    .I3(IBusCachedPlugin_fetchPc_pcReg[4]) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s8.INIT=16'h7F80;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_10_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_12),
    .I3(IBusCachedPlugin_fetchPc_pcReg[10]) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s10.INIT=16'h7F80;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s33 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_40),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_6_0_6),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[30]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s33.INIT=16'hEF00;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_31_0_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_31_0_s4.INIT=8'h20;
  LUT4 _zz_decode_RS2_2_16_s5 (
    .F(_zz_decode_RS2_2_16_9),
    .I0(stageB_dataReadRsp_0[16]),
    .I1(dBusWishbone_DAT_MISO_regNext[16]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_16_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_17_s5 (
    .F(_zz_decode_RS2_2_17_9),
    .I0(stageB_dataReadRsp_0[17]),
    .I1(dBusWishbone_DAT_MISO_regNext[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_17_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_18_s5 (
    .F(_zz_decode_RS2_2_18_9),
    .I0(stageB_dataReadRsp_0[18]),
    .I1(dBusWishbone_DAT_MISO_regNext[18]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_18_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_19_s5 (
    .F(_zz_decode_RS2_2_19_9),
    .I0(stageB_dataReadRsp_0[19]),
    .I1(dBusWishbone_DAT_MISO_regNext[19]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_19_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_20_s5 (
    .F(_zz_decode_RS2_2_20_9),
    .I0(stageB_dataReadRsp_0[20]),
    .I1(dBusWishbone_DAT_MISO_regNext[20]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_20_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_21_s5 (
    .F(_zz_decode_RS2_2_21_9),
    .I0(stageB_dataReadRsp_0[21]),
    .I1(dBusWishbone_DAT_MISO_regNext[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_21_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_22_s5 (
    .F(_zz_decode_RS2_2_22_9),
    .I0(stageB_dataReadRsp_0[22]),
    .I1(dBusWishbone_DAT_MISO_regNext[22]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_22_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_23_s5 (
    .F(_zz_decode_RS2_2_23_9),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(dBusWishbone_DAT_MISO_regNext[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_23_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_24_s5 (
    .F(_zz_decode_RS2_2_24_9),
    .I0(stageB_dataReadRsp_0[24]),
    .I1(dBusWishbone_DAT_MISO_regNext[24]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_24_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_15_s8 (
    .F(_zz_decode_RS2_2_15_12),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(dBusWishbone_DAT_MISO_regNext[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_15_s8.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_31_s9 (
    .F(_zz_decode_RS2_2_31_13),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(dBusWishbone_DAT_MISO_regNext[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s9.INIT=16'hCA00;
  LUT4 _zz_memory_DivPlugin_div_result_3_11_s5 (
    .F(_zz_memory_DivPlugin_div_result_3[11]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_10),
    .I1(_zz_memory_DivPlugin_div_result_3_9_10),
    .I2(_zz_memory_DivPlugin_div_result_3_9_9),
    .I3(_zz_memory_DivPlugin_div_result_3_11_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s5.INIT=16'h7F80;
  LUT3 _zz_memory_DivPlugin_div_result_3_10_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[10]),
    .I0(_zz_memory_DivPlugin_div_result_3_9_10),
    .I1(_zz_memory_DivPlugin_div_result_3_9_9),
    .I2(_zz_memory_DivPlugin_div_result_3_10_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s6.INIT=8'h78;
  LUT3 _zz_memory_DivPlugin_div_result_3_15_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_15_12),
    .I0(_zz_memory_DivPlugin_div_result_3_14_10),
    .I1(_zz_memory_DivPlugin_div_result_3_12_9),
    .I2(_zz_memory_DivPlugin_div_result_3_13_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s6.INIT=8'h80;
  LUT4 _zz_memory_DivPlugin_div_result_3_14_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[14]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_12_9),
    .I2(_zz_memory_DivPlugin_div_result_3_13_9),
    .I3(_zz_memory_DivPlugin_div_result_3_14_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_22_13),
    .I0(_zz_memory_DivPlugin_div_result_3_21_10),
    .I1(_zz_memory_DivPlugin_div_result_3_21_12),
    .I2(_zz_memory_DivPlugin_div_result_3_15_10),
    .I3(_zz_memory_DivPlugin_div_result_3_16_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s7.INIT=16'h8000;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_17_13),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_15_12),
    .I2(_zz_memory_DivPlugin_div_result_3_15_10),
    .I3(_zz_memory_DivPlugin_div_result_3_16_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s7.INIT=16'h8000;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s8 (
    .F(_zz_memory_DivPlugin_div_result_3[22]),
    .I0(_zz_memory_DivPlugin_div_result_3_22_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10),
    .I2(_zz_memory_DivPlugin_div_result_3_15_12),
    .I3(_zz_memory_DivPlugin_div_result_3_22_13) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s8.INIT=16'h6AAA;
  LUT3 _zz_memory_DivPlugin_div_result_3_27_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_27_12),
    .I0(_zz_memory_DivPlugin_div_result_3_26_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_9),
    .I2(_zz_memory_DivPlugin_div_result_3_25_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s6.INIT=8'h80;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[26]),
    .I0(_zz_memory_DivPlugin_div_result_3_24_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_9),
    .I2(_zz_memory_DivPlugin_div_result_3_25_9),
    .I3(_zz_memory_DivPlugin_div_result_3_26_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_6_13),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_5_9),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10),
    .I3(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s7.INIT=16'h0008;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I0(io_mem_cmd_payload_size_2_6),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(stageB_request_wr),
    .I3(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2.INIT=16'h0002;
  LUT3 execute_BranchPlugin_branch_src1_1_s4 (
    .F(execute_BranchPlugin_branch_src1[1]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(execute_RS1[1]),
    .I2(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam execute_BranchPlugin_branch_src1_1_s4.INIT=8'h80;
  LUT4 n18926_s4 (
    .F(n18926_8),
    .I0(CsrPlugin_minstret[40]),
    .I1(CsrPlugin_minstret[41]),
    .I2(CsrPlugin_minstret[42]),
    .I3(n18934_5) 
);
defparam n18926_s4.INIT=16'h8000;
  LUT4 n18921_s3 (
    .F(n18921_7),
    .I0(CsrPlugin_minstret[52]),
    .I1(n18922_5),
    .I2(n18926_4),
    .I3(CsrPlugin_minstret[53]) 
);
defparam n18921_s3.INIT=16'h7F80;
  LUT4 n18944_s2 (
    .F(n18944_6),
    .I0(CsrPlugin_minstret[29]),
    .I1(n18945_5),
    .I2(n18949_4),
    .I3(CsrPlugin_minstret[30]) 
);
defparam n18944_s2.INIT=16'h7F80;
  LUT4 n18961_s3 (
    .F(n18961_7),
    .I0(CsrPlugin_minstret[10]),
    .I1(CsrPlugin_minstret[11]),
    .I2(CsrPlugin_minstret[12]),
    .I3(n18964_4) 
);
defparam n18961_s3.INIT=16'h8000;
  LUT4 n18967_s2 (
    .F(n18967_6),
    .I0(n18970_4),
    .I1(CsrPlugin_minstret[4]),
    .I2(CsrPlugin_minstret[5]),
    .I3(CsrPlugin_minstret[6]) 
);
defparam n18967_s2.INIT=16'h8000;
  LUT4 n18971_s2 (
    .F(n18971_6),
    .I0(CsrPlugin_minstret[2]),
    .I1(CsrPlugin_minstret[0]),
    .I2(CsrPlugin_minstret[1]),
    .I3(CsrPlugin_minstret[3]) 
);
defparam n18971_s2.INIT=16'h7F80;
  LUT4 n19090_s4 (
    .F(n19090_8),
    .I0(CsrPlugin_mcycle[30]),
    .I1(n19091_8),
    .I2(CsrPlugin_mcycle[29]),
    .I3(n19092_5) 
);
defparam n19090_s4.INIT=16'h8000;
  LUT4 n19118_s2 (
    .F(n19118_6),
    .I0(CsrPlugin_mcycle[2]),
    .I1(CsrPlugin_mcycle[0]),
    .I2(CsrPlugin_mcycle[1]),
    .I3(CsrPlugin_mcycle[3]) 
);
defparam n19118_s2.INIT=16'h7F80;
  LUT4 n19162_s4 (
    .F(n19162_8),
    .I0(n19169_5),
    .I1(CsrPlugin_mcycle[52]),
    .I2(n19165_5),
    .I3(n19162_6) 
);
defparam n19162_s4.INIT=16'h8000;
  LUT4 n19164_s3 (
    .F(n19164_7),
    .I0(CsrPlugin_mcycle[52]),
    .I1(n19165_5),
    .I2(n19169_4),
    .I3(CsrPlugin_mcycle[53]) 
);
defparam n19164_s3.INIT=16'h7F80;
  LUT4 n19394_s4 (
    .F(n19394_9),
    .I0(_zz_dBusWishbone_ADR[2]),
    .I1(_zz_dBusWishbone_ADR[0]),
    .I2(_zz_dBusWishbone_ADR[1]),
    .I3(n19396_8) 
);
defparam n19394_s4.INIT=16'h6A00;
  LUT4 n20304_s4 (
    .F(n20304_9),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(decode_to_execute_ENV_CTRL[1]),
    .I3(n20338_11) 
);
defparam n20304_s4.INIT=16'h8000;
  LUT4 n20776_s4 (
    .F(n20776_8),
    .I0(execute_RS1[28]),
    .I1(n20779_4),
    .I2(execute_RS1[27]),
    .I3(execute_RS1[26]) 
);
defparam n20776_s4.INIT=16'h0004;
  LUT4 n20782_s7 (
    .F(n20782_11),
    .I0(execute_RS1[22]),
    .I1(n20782_6),
    .I2(execute_RS1[21]),
    .I3(execute_RS1[20]) 
);
defparam n20782_s7.INIT=16'h0004;
  LUT4 n20799_s4 (
    .F(n20799_8),
    .I0(execute_RS1[5]),
    .I1(execute_RS1[4]),
    .I2(n20799_6),
    .I3(n20774_6) 
);
defparam n20799_s4.INIT=16'hEF00;
  LUT4 n21039_s5 (
    .F(n21039_10),
    .I0(execute_RS2[26]),
    .I1(execute_RS2[25]),
    .I2(execute_RS2[24]),
    .I3(n21042_10) 
);
defparam n21039_s5.INIT=16'h0100;
  LUT3 n21605_s4 (
    .F(n21605_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(n21605_6) 
);
defparam n21605_s4.INIT=8'hDF;
  LUT4 n22072_s6 (
    .F(n22072_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I3(n22083_13) 
);
defparam n22072_s6.INIT=16'h1000;
  LUT4 n22024_s9 (
    .F(n22024_13),
    .I0(n22066_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[26]) 
);
defparam n22024_s9.INIT=16'h0200;
  LUT4 n22083_s9 (
    .F(n22083_13),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I1(n22032_12),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22083_s9.INIT=16'h0008;
  LUT3 n22124_s6 (
    .F(n22124_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(n22112_9),
    .I2(n22124_12) 
);
defparam n22124_s6.INIT=8'h40;
  LUT3 n22112_s7 (
    .F(n22112_11),
    .I0(n22112_13),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(n22112_9) 
);
defparam n22112_s7.INIT=8'h20;
  LUT3 n26876_s2 (
    .F(n26876_6),
    .I0(n26643_4),
    .I1(memory_DivPlugin_div_counter_value[1]),
    .I2(when_MulDivIterativePlugin_l126_6) 
);
defparam n26876_s2.INIT=8'h20;
  LUT3 when_MulDivIterativePlugin_l126_s4 (
    .F(when_MulDivIterativePlugin_l126),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(memory_DivPlugin_div_counter_value[1]),
    .I2(when_MulDivIterativePlugin_l126_6) 
);
defparam when_MulDivIterativePlugin_l126_s4.INIT=8'h10;
  LUT4 n19436_s2 (
    .F(n19436_7),
    .I0(sys_rst),
    .I1(main_reset_storage[0]),
    .I2(main_reset_re),
    .I3(main_reset_storage[1]) 
);
defparam n19436_s2.INIT=16'h0015;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_25_10),
    .I0(IBusCachedPlugin_fetchPc_pc_20_7),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_24_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s6.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_30_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_20_7),
    .I3(IBusCachedPlugin_fetchPc_pc_29_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s7.INIT=16'h8000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_2_s6 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_2_7),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s6.INIT=16'h0100;
  LUT4 _zz_decode_RS2_2_25_s5 (
    .F(_zz_decode_RS2_2_25_9),
    .I0(stageB_dataReadRsp_0[25]),
    .I1(dBusWishbone_DAT_MISO_regNext[25]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_25_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_26_s5 (
    .F(_zz_decode_RS2_2_26_9),
    .I0(stageB_dataReadRsp_0[26]),
    .I1(dBusWishbone_DAT_MISO_regNext[26]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_26_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_27_s5 (
    .F(_zz_decode_RS2_2_27_9),
    .I0(stageB_dataReadRsp_0[27]),
    .I1(dBusWishbone_DAT_MISO_regNext[27]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_27_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_28_s5 (
    .F(_zz_decode_RS2_2_28_9),
    .I0(stageB_dataReadRsp_0[28]),
    .I1(dBusWishbone_DAT_MISO_regNext[28]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_28_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_29_s5 (
    .F(_zz_decode_RS2_2_29_9),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(dBusWishbone_DAT_MISO_regNext[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_29_s5.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_30_s5 (
    .F(_zz_decode_RS2_2_30_9),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(dBusWishbone_DAT_MISO_regNext[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_30_s5.INIT=16'hCA00;
  LUT4 _zz_memory_DivPlugin_div_result_3_21_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_21_12),
    .I0(_zz_memory_DivPlugin_div_result_3_19_10),
    .I1(_zz_memory_DivPlugin_div_result_3_20_9),
    .I2(_zz_memory_DivPlugin_div_result_3_17_9),
    .I3(_zz_memory_DivPlugin_div_result_3_18_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s6.INIT=16'h8000;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[19]),
    .I0(_zz_memory_DivPlugin_div_result_3_17_13),
    .I1(_zz_memory_DivPlugin_div_result_3_17_9),
    .I2(_zz_memory_DivPlugin_div_result_3_18_9),
    .I3(_zz_memory_DivPlugin_div_result_3_19_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_4_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_4_12),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(memory_DivPlugin_rs1[3]),
    .I2(memory_DivPlugin_accumulator[3]),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s6.INIT=16'h0A22;
  LUT3 decode_REGFILE_WRITE_VALID_s3 (
    .F(decode_REGFILE_WRITE_VALID_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(decode_CSR_READ_OPCODE_6),
    .I2(decode_to_execute_PC_31_6) 
);
defparam decode_REGFILE_WRITE_VALID_s3.INIT=8'h40;
  LUT4 n18952_s2 (
    .F(n18952_6),
    .I0(CsrPlugin_minstret[19]),
    .I1(CsrPlugin_minstret[20]),
    .I2(CsrPlugin_minstret[21]),
    .I3(n18955_4) 
);
defparam n18952_s2.INIT=16'h8000;
  LUT4 n18959_s2 (
    .F(n18959_6),
    .I0(CsrPlugin_minstret[13]),
    .I1(CsrPlugin_minstret[14]),
    .I2(n18961_5),
    .I3(n18964_4) 
);
defparam n18959_s2.INIT=16'h8000;
  LUT4 n18963_s2 (
    .F(n18963_6),
    .I0(CsrPlugin_minstret[10]),
    .I1(CsrPlugin_minstret[8]),
    .I2(CsrPlugin_minstret[9]),
    .I3(n18966_4) 
);
defparam n18963_s2.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s12 (
    .F(IBusCachedPlugin_fetchPc_pc_31_16),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[0]),
    .I2(writeBack_arbitration_isValid),
    .I3(n19652_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s12.INIT=16'hBF00;
  LUT3 n19091_s4 (
    .F(n19091_8),
    .I0(CsrPlugin_mcycle[24]),
    .I1(CsrPlugin_mcycle[22]),
    .I2(CsrPlugin_mcycle[23]) 
);
defparam n19091_s4.INIT=8'h80;
  LUT4 n19097_s2 (
    .F(n19097_6),
    .I0(n19099_8),
    .I1(CsrPlugin_mcycle[22]),
    .I2(CsrPlugin_mcycle[23]),
    .I3(CsrPlugin_mcycle[24]) 
);
defparam n19097_s2.INIT=16'h7F80;
  LUT4 n19103_s2 (
    .F(n19103_6),
    .I0(n19105_4),
    .I1(CsrPlugin_mcycle[16]),
    .I2(CsrPlugin_mcycle[17]),
    .I3(CsrPlugin_mcycle[18]) 
);
defparam n19103_s2.INIT=16'h7F80;
  LUT4 n19102_s3 (
    .F(n19102_7),
    .I0(CsrPlugin_mcycle[18]),
    .I1(n19105_4),
    .I2(CsrPlugin_mcycle[16]),
    .I3(CsrPlugin_mcycle[17]) 
);
defparam n19102_s3.INIT=16'h8000;
  LUT4 n19115_s2 (
    .F(n19115_6),
    .I0(n19117_4),
    .I1(CsrPlugin_mcycle[4]),
    .I2(CsrPlugin_mcycle[5]),
    .I3(CsrPlugin_mcycle[6]) 
);
defparam n19115_s2.INIT=16'h7F80;
  LUT4 n19114_s2 (
    .F(n19114_6),
    .I0(CsrPlugin_mcycle[6]),
    .I1(n19117_4),
    .I2(CsrPlugin_mcycle[4]),
    .I3(CsrPlugin_mcycle[5]) 
);
defparam n19114_s2.INIT=16'h8000;
  LUT4 n19184_s2 (
    .F(n19184_6),
    .I0(n19159_6),
    .I1(CsrPlugin_mcycle[31]),
    .I2(n19099_5),
    .I3(n19090_8) 
);
defparam n19184_s2.INIT=16'h8000;
  LUT4 n20790_s4 (
    .F(n20790_8),
    .I0(execute_RS1[12]),
    .I1(execute_RS1[11]),
    .I2(n20793_5),
    .I3(n20793_6) 
);
defparam n20790_s4.INIT=16'h1000;
  LUT4 n21042_s5 (
    .F(n21042_10),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[22]),
    .I2(n21075_5),
    .I3(n21049_8) 
);
defparam n21042_s5.INIT=16'h1000;
  LUT4 n21044_s5 (
    .F(n21044_10),
    .I0(execute_RS2[22]),
    .I1(n21065_8),
    .I2(n21075_5),
    .I3(n21049_8) 
);
defparam n21044_s5.INIT=16'h9666;
  LUT4 n21046_s5 (
    .F(n21046_10),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[18]),
    .I2(execute_RS2[17]),
    .I3(n21049_8) 
);
defparam n21046_s5.INIT=16'h0100;
  LUT4 n21048_s5 (
    .F(n21048_10),
    .I0(execute_RS2[18]),
    .I1(n21065_8),
    .I2(execute_RS2[17]),
    .I3(n21049_8) 
);
defparam n21048_s5.INIT=16'h6966;
  LUT4 n22032_s11 (
    .F(n22032_15),
    .I0(n22032_12),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(n22032_13) 
);
defparam n22032_s11.INIT=16'h8000;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s34 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_42),
    .I0(n22083_9),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s34.INIT=8'h20;
  LUT3 n22158_s6 (
    .F(n22158_10),
    .I0(n22024_13),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(n22166_10) 
);
defparam n22158_s6.INIT=8'h20;
  LUT3 n22131_s6 (
    .F(n22131_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(n22166_10),
    .I2(n22124_12) 
);
defparam n22131_s6.INIT=8'h40;
  LUT3 n22118_s6 (
    .F(n22118_10),
    .I0(n22112_13),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(n22166_10) 
);
defparam n22118_s6.INIT=8'h20;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_20_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[15]) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s7.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_16_10),
    .I0(IBusCachedPlugin_fetchPc_pc_14_8),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[16]) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_7_12),
    .I0(_zz_memory_DivPlugin_div_result_3_6_9),
    .I1(_zz_memory_DivPlugin_div_result_3_2_9),
    .I2(_zz_memory_DivPlugin_div_result_3_2_10),
    .I3(_zz_memory_DivPlugin_div_result_3_6_11) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s6.INIT=16'h8000;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[3]),
    .I0(_zz_memory_DivPlugin_div_result_3_2_9),
    .I1(_zz_memory_DivPlugin_div_result_3_2_10),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s6.INIT=16'h8F70;
  LUT3 n18939_s2 (
    .F(n18939_6),
    .I0(n18941_4),
    .I1(CsrPlugin_minstret[33]),
    .I2(CsrPlugin_minstret[34]) 
);
defparam n18939_s2.INIT=8'h80;
  LUT4 n18934_s3 (
    .F(n18934_7),
    .I0(n18941_4),
    .I1(CsrPlugin_minstret[33]),
    .I2(CsrPlugin_minstret[34]),
    .I3(n18934_5) 
);
defparam n18934_s3.INIT=16'h8000;
  LUT4 n18931_s3 (
    .F(n18931_7),
    .I0(n18941_4),
    .I1(CsrPlugin_minstret[33]),
    .I2(CsrPlugin_minstret[34]),
    .I3(n18926_8) 
);
defparam n18931_s3.INIT=16'h8000;
  LUT4 n18965_s2 (
    .F(n18965_6),
    .I0(CsrPlugin_minstret[8]),
    .I1(CsrPlugin_minstret[7]),
    .I2(n18967_6),
    .I3(CsrPlugin_minstret[9]) 
);
defparam n18965_s2.INIT=16'h7F80;
  LUT4 n20785_s2 (
    .F(n20785_6),
    .I0(n20782_8),
    .I1(n20793_6),
    .I2(n20782_9),
    .I3(n20774_6) 
);
defparam n20785_s2.INIT=16'h7F00;
  LUT4 n21064_s5 (
    .F(n21064_10),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]),
    .I2(n21065_8),
    .I3(execute_RS2[2]) 
);
defparam n21064_s5.INIT=16'h1FE0;
  LUT4 n19032_s3 (
    .F(n19032_8),
    .I0(n19032_6),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I3(execute_arbitration_isValid_9) 
);
defparam n19032_s3.INIT=16'h0800;
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s4 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_10),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(when_IBusCachedPlugin_l256),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I3(execute_arbitration_isValid_9) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s4.INIT=16'hFEFF;
  LUT4 n26418_s3 (
    .F(n26418_7),
    .I0(n19436_7),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I2(execute_arbitration_isValid_9),
    .I3(n26418_9) 
);
defparam n26418_s3.INIT=16'hDFFF;
  LUT4 _zz_decode_RS2_0_s14 (
    .F(_zz_decode_RS2_0_18),
    .I0(_zz_execute_SrcPlugin_addSub[0]),
    .I1(_zz_execute_SRC1_0_10),
    .I2(decode_to_execute_SRC2_FORCE_ZERO),
    .I3(_zz_decode_RS2_31_10) 
);
defparam _zz_decode_RS2_0_s14.INIT=16'h00CA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s563 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s563.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s564 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s564.INIT=16'h8000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s565 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s565.INIT=16'h2000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s566 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_670),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s566.INIT=16'h1000;
  LUT4 n19110_s2 (
    .F(n19110_6),
    .I0(CsrPlugin_mcycle[10]),
    .I1(CsrPlugin_mcycle[8]),
    .I2(CsrPlugin_mcycle[9]),
    .I3(n19113_4) 
);
defparam n19110_s2.INIT=16'h8000;
  LUT3 n19182_s2 (
    .F(n19182_6),
    .I0(CsrPlugin_mcycle[33]),
    .I1(CsrPlugin_mcycle[34]),
    .I2(n19184_6) 
);
defparam n19182_s2.INIT=8'h80;
  LUT4 n19177_s2 (
    .F(n19177_6),
    .I0(CsrPlugin_mcycle[33]),
    .I1(CsrPlugin_mcycle[34]),
    .I2(n19160_5),
    .I3(n19184_6) 
);
defparam n19177_s2.INIT=16'h8000;
  LUT4 n19174_s2 (
    .F(n19174_6),
    .I0(CsrPlugin_mcycle[33]),
    .I1(CsrPlugin_mcycle[34]),
    .I2(n19184_6),
    .I3(n19169_6) 
);
defparam n19174_s2.INIT=16'h8000;
  LUT4 n22124_s7 (
    .F(n22124_12),
    .I0(n22040_10),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n22124_s7.INIT=16'h0002;
  LUT4 n22112_s8 (
    .F(n22112_13),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(n22066_6) 
);
defparam n22112_s8.INIT=16'h0100;
  LUT4 n22062_s5 (
    .F(n22062_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(n22083_13) 
);
defparam n22062_s5.INIT=16'h0100;
  LUT3 n18978_s3 (
    .F(n18978_7),
    .I0(DBusCachedPlugin_exceptionBus_valid_8),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO) 
);
defparam n18978_s3.INIT=8'h15;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s13 (
    .F(IBusCachedPlugin_fetchPc_pc_31_18),
    .I0(n18630_8),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s13.INIT=16'hEA00;
  LUT3 n20306_s4 (
    .F(n20306_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_BRANCH_DO) 
);
defparam n20306_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s14 (
    .F(IBusCachedPlugin_fetchPc_pc_31_20),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(n18630_8),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s14.INIT=16'h0700;
  LUT4 decode_CSR_READ_OPCODE_s5 (
    .F(decode_CSR_READ_OPCODE),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I3(decode_CSR_READ_OPCODE_6) 
);
defparam decode_CSR_READ_OPCODE_s5.INIT=16'hFBFF;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_6_0_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_6_0_s5.INIT=16'hE000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_3_0_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3_0_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s5.INIT=16'h1000;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s567 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_672),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s567.INIT=8'h02;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_6),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s2.INIT=8'h01;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s4.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_12_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_12),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s8.INIT=16'hCCC5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s568 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_674),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(n14956_38),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s568.INIT=16'h0008;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s569 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_676),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s569.INIT=16'h0004;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[27]),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s3.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_26_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[26]),
    .I0(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s3.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_25_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1[25]),
    .I0(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s2.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_24_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1[24]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s1.INIT=16'hCCC5;
  LUT4 n18630_s3 (
    .F(n18630_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid),
    .I2(IBusCachedPlugin_decodePrediction_cmd_hadBranch_8),
    .I3(n13154_3) 
);
defparam n18630_s3.INIT=16'h0800;
  LUT3 n26418_s4 (
    .F(n26418_9),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid) 
);
defparam n26418_s4.INIT=8'h80;
  LUT4 n19099_s4 (
    .F(n19099_8),
    .I0(CsrPlugin_mcycle[15]),
    .I1(n19111_4),
    .I2(n19105_5),
    .I3(n19099_5) 
);
defparam n19099_s4.INIT=16'h8000;
  LUT4 CsrPlugin_mepc_31_s4 (
    .F(CsrPlugin_mepc_31_10),
    .I0(n20580_4),
    .I1(n19652_6),
    .I2(CsrPlugin_interrupt_valid),
    .I3(CsrPlugin_hadException) 
);
defparam CsrPlugin_mepc_31_s4.INIT=16'hFFEA;
  LUT4 CsrPlugin_mcause_interrupt_s4 (
    .F(CsrPlugin_mcause_interrupt_10),
    .I0(n20575_5),
    .I1(n19652_6),
    .I2(CsrPlugin_interrupt_valid),
    .I3(CsrPlugin_hadException) 
);
defparam CsrPlugin_mcause_interrupt_s4.INIT=16'hFFEA;
  LUT4 CsrPlugin_mstatus_MPP_1_s4 (
    .F(CsrPlugin_mstatus_MPP_1_10),
    .I0(n19652_6),
    .I1(CsrPlugin_interrupt_valid),
    .I2(CsrPlugin_hadException),
    .I3(n19016_6) 
);
defparam CsrPlugin_mstatus_MPP_1_s4.INIT=16'hF8FF;
  LUT4 iBus_cmd_ready_s9 (
    .F(iBus_cmd_ready_13),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I1(main_ram_bus_r_valid),
    .I2(builder_axi2axilite1_state[1]),
    .I3(builder_axi2axilite1_state[0]) 
);
defparam iBus_cmd_ready_s9.INIT=16'h0400;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_15_10),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_8_12),
    .I2(IBusCachedPlugin_fetchPc_pc_14_9),
    .I3(IBusCachedPlugin_fetchPc_pcReg[15]) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s6.INIT=16'h7F80;
  LUT3 _zz_execute_SRC1_11_s8 (
    .F(_zz_execute_SRC1[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_11_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_10_s8 (
    .F(_zz_execute_SRC1[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_10_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_9_s8 (
    .F(_zz_execute_SRC1[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_9_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_8_s8 (
    .F(_zz_execute_SRC1[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_8_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_7_s8 (
    .F(_zz_execute_SRC1[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_7_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_6_s8 (
    .F(_zz_execute_SRC1[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_6_s8.INIT=8'h02;
  LUT3 _zz_execute_SRC1_5_s9 (
    .F(_zz_execute_SRC1[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_SRC1_CTRL[0]),
    .I2(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_5_s9.INIT=8'h02;
  LUT4 n19396_s5 (
    .F(n19396_10),
    .I0(_zz_dBusWishbone_ADR[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n19396_s5.INIT=16'h1000;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_8_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_8_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_9_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_9_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_10_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[2]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_10_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_11_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[3]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_11_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_12_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[4]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_12_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_13_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[5]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_13_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_14_s1 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[6]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_14_s1.INIT=16'hAAAC;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_15_s2 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[7]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_15_s2.INIT=16'hAAAC;
  LUT4 _zz_memory_DivPlugin_div_result_3_30_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[30]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_11),
    .I2(_zz_memory_DivPlugin_div_result_3_30_14),
    .I3(_zz_memory_DivPlugin_div_result_3_30_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[29]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_11),
    .I2(_zz_memory_DivPlugin_div_result_3_29_9),
    .I3(_zz_memory_DivPlugin_div_result_3_29_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[28]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_11),
    .I2(_zz_memory_DivPlugin_div_result_3_28_14),
    .I3(_zz_memory_DivPlugin_div_result_3_28_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s6.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s7 (
    .F(_zz_memory_DivPlugin_div_result_3[27]),
    .I0(_zz_memory_DivPlugin_div_result_3_12_10),
    .I1(_zz_memory_DivPlugin_div_result_3_24_11),
    .I2(_zz_memory_DivPlugin_div_result_3_27_12),
    .I3(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s7.INIT=16'h7F80;
  LUT4 _zz_memory_DivPlugin_div_result_3_25_s5 (
    .F(_zz_memory_DivPlugin_div_result_3[25]),
    .I0(_zz_memory_DivPlugin_div_result_3_24_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10),
    .I2(_zz_memory_DivPlugin_div_result_3_24_11),
    .I3(_zz_memory_DivPlugin_div_result_3_25_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s5.INIT=16'h7F80;
  LUT3 _zz_memory_DivPlugin_div_result_3_24_s7 (
    .F(_zz_memory_DivPlugin_div_result_3[24]),
    .I0(_zz_memory_DivPlugin_div_result_3_24_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_10),
    .I2(_zz_memory_DivPlugin_div_result_3_24_11) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s7.INIT=8'h6A;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s570 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_678),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_601) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s570.INIT=16'h0200;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s571 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_680),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_621) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s571.INIT=16'h0100;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s573 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_684),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_601) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s573.INIT=16'h0100;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s574 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_686),
    .I0(n14956_38),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_603) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s574.INIT=16'h0100;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_9),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s4.INIT=16'h5553;
  LUT4 decode_RS1_5_s5 (
    .F(decode_RS1[5]),
    .I0(decode_RS1_5_5),
    .I1(decode_RS1_5_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_5_s5.INIT=16'h555C;
  LUT4 decode_RS1_6_s5 (
    .F(decode_RS1[6]),
    .I0(decode_RS1_6_5),
    .I1(decode_RS1_6_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_6_s5.INIT=16'h555C;
  LUT4 decode_RS1_16_s5 (
    .F(decode_RS1[16]),
    .I0(decode_RS1_16_5),
    .I1(decode_RS1_16_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_16_s5.INIT=16'h555C;
  LUT4 decode_RS1_17_s5 (
    .F(decode_RS1[17]),
    .I0(decode_RS1_17_5),
    .I1(decode_RS1_17_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_17_s5.INIT=16'h555C;
  LUT4 decode_RS1_18_s5 (
    .F(decode_RS1[18]),
    .I0(decode_RS1_18_5),
    .I1(decode_RS1_18_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_18_s5.INIT=16'h555C;
  LUT4 decode_RS1_19_s5 (
    .F(decode_RS1[19]),
    .I0(decode_RS1_19_5),
    .I1(decode_RS1_19_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_19_s5.INIT=16'h555C;
  LUT4 decode_RS1_20_s5 (
    .F(decode_RS1[20]),
    .I0(decode_RS1_20_5),
    .I1(decode_RS1_20_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_20_s5.INIT=16'h555C;
  LUT4 decode_RS1_21_s5 (
    .F(decode_RS1[21]),
    .I0(decode_RS1_21_5),
    .I1(decode_RS1_21_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_21_s5.INIT=16'h555C;
  LUT4 decode_RS1_22_s5 (
    .F(decode_RS1[22]),
    .I0(decode_RS1_22_5),
    .I1(decode_RS1_22_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_22_s5.INIT=16'h555C;
  LUT4 decode_RS1_23_s5 (
    .F(decode_RS1[23]),
    .I0(decode_RS1_23_5),
    .I1(decode_RS1_23_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_23_s5.INIT=16'h555C;
  LUT4 decode_RS1_24_s5 (
    .F(decode_RS1[24]),
    .I0(decode_RS1_24_5),
    .I1(decode_RS1_24_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_24_s5.INIT=16'h555C;
  LUT4 decode_RS1_25_s5 (
    .F(decode_RS1[25]),
    .I0(decode_RS1_25_5),
    .I1(decode_RS1_25_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_25_s5.INIT=16'h555C;
  LUT4 decode_RS1_26_s5 (
    .F(decode_RS1[26]),
    .I0(decode_RS1_26_5),
    .I1(decode_RS1_26_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_26_s5.INIT=16'h555C;
  LUT4 decode_RS1_27_s5 (
    .F(decode_RS1[27]),
    .I0(decode_RS1_27_5),
    .I1(decode_RS1_27_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_27_s5.INIT=16'h555C;
  LUT4 decode_RS1_28_s5 (
    .F(decode_RS1[28]),
    .I0(decode_RS1_28_5),
    .I1(decode_RS1_28_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_28_s5.INIT=16'h555C;
  LUT4 decode_RS1_29_s5 (
    .F(decode_RS1[29]),
    .I0(decode_RS1_29_5),
    .I1(decode_RS1_29_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_29_s5.INIT=16'h555C;
  LUT4 decode_RS1_30_s5 (
    .F(decode_RS1[30]),
    .I0(decode_RS1_30_5),
    .I1(decode_RS1_30_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_30_s5.INIT=16'h555C;
  LUT4 decode_RS1_31_s9 (
    .F(decode_RS1[31]),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_31_6),
    .I2(decode_RS1_15_6),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_31_s9.INIT=16'h555C;
  LUT4 decode_RS2_5_s5 (
    .F(decode_RS2[5]),
    .I0(decode_RS2_5_5),
    .I1(decode_RS2_5_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_5_s5.INIT=16'h555C;
  LUT4 decode_RS2_6_s5 (
    .F(decode_RS2[6]),
    .I0(decode_RS2_6_5),
    .I1(decode_RS2_6_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_6_s5.INIT=16'h555C;
  LUT4 decode_RS2_16_s5 (
    .F(decode_RS2[16]),
    .I0(decode_RS2_16_5),
    .I1(decode_RS2_16_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_16_s5.INIT=16'h555C;
  LUT4 decode_RS2_17_s5 (
    .F(decode_RS2[17]),
    .I0(decode_RS2_17_5),
    .I1(decode_RS2_17_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_17_s5.INIT=16'h555C;
  LUT4 decode_RS2_18_s5 (
    .F(decode_RS2[18]),
    .I0(decode_RS2_18_5),
    .I1(decode_RS2_18_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_18_s5.INIT=16'h555C;
  LUT4 decode_RS2_19_s5 (
    .F(decode_RS2[19]),
    .I0(decode_RS2_19_5),
    .I1(decode_RS2_19_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_19_s5.INIT=16'h555C;
  LUT4 decode_RS2_20_s5 (
    .F(decode_RS2[20]),
    .I0(decode_RS2_20_5),
    .I1(decode_RS2_20_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_20_s5.INIT=16'h555C;
  LUT4 decode_RS2_21_s5 (
    .F(decode_RS2[21]),
    .I0(decode_RS2_21_5),
    .I1(decode_RS2_21_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_21_s5.INIT=16'h555C;
  LUT4 decode_RS2_22_s5 (
    .F(decode_RS2[22]),
    .I0(decode_RS2_22_5),
    .I1(decode_RS2_22_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_22_s5.INIT=16'h555C;
  LUT4 decode_RS2_23_s5 (
    .F(decode_RS2[23]),
    .I0(decode_RS2_23_5),
    .I1(decode_RS2_23_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_23_s5.INIT=16'h555C;
  LUT4 decode_RS2_24_s5 (
    .F(decode_RS2[24]),
    .I0(decode_RS2_24_5),
    .I1(decode_RS2_24_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_24_s5.INIT=16'h555C;
  LUT4 decode_RS2_25_s5 (
    .F(decode_RS2[25]),
    .I0(decode_RS2_25_5),
    .I1(decode_RS2_25_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_25_s5.INIT=16'h555C;
  LUT4 decode_RS2_26_s5 (
    .F(decode_RS2[26]),
    .I0(decode_RS2_26_5),
    .I1(decode_RS2_26_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_26_s5.INIT=16'h555C;
  LUT4 decode_RS2_27_s5 (
    .F(decode_RS2[27]),
    .I0(decode_RS2_27_5),
    .I1(decode_RS2_27_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_27_s5.INIT=16'h555C;
  LUT4 decode_RS2_28_s5 (
    .F(decode_RS2[28]),
    .I0(decode_RS2_28_5),
    .I1(decode_RS2_28_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_28_s5.INIT=16'h555C;
  LUT4 decode_RS2_29_s5 (
    .F(decode_RS2[29]),
    .I0(decode_RS2_29_5),
    .I1(decode_RS2_29_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_29_s5.INIT=16'h555C;
  LUT4 decode_RS2_30_s5 (
    .F(decode_RS2[30]),
    .I0(decode_RS2_30_5),
    .I1(decode_RS2_30_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_30_s5.INIT=16'h555C;
  LUT4 decode_RS2_31_s9 (
    .F(decode_RS2[31]),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_31_6),
    .I2(decode_RS2_15_6),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_31_s9.INIT=16'h555C;
  LUT4 decode_RS1_15_s7 (
    .F(decode_RS1_15_11),
    .I0(decode_RS1_31_10),
    .I1(n15096_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS1_15_s7.INIT=16'h1000;
  LUT4 decode_RS2_15_s7 (
    .F(decode_RS2_15_11),
    .I0(decode_RS2_31_10),
    .I1(n15102_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS2_15_s7.INIT=16'h1000;
  LUT4 _zz_execute_SRC2_4_11_s6 (
    .F(_zz_execute_SRC2_4_11_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[11]),
    .I3(_zz_execute_SRC2_4_11_13) 
);
defparam _zz_execute_SRC2_4_11_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_12_s6 (
    .F(_zz_execute_SRC2_4_12_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[12]),
    .I3(_zz_execute_SRC2_4_12_13) 
);
defparam _zz_execute_SRC2_4_12_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_13_s6 (
    .F(_zz_execute_SRC2_4_13_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[13]),
    .I3(_zz_execute_SRC2_4_13_13) 
);
defparam _zz_execute_SRC2_4_13_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_14_s6 (
    .F(_zz_execute_SRC2_4_14_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[14]),
    .I3(_zz_execute_SRC2_4_14_13) 
);
defparam _zz_execute_SRC2_4_14_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_15_s6 (
    .F(_zz_execute_SRC2_4_15_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[15]),
    .I3(_zz_execute_SRC2_4_15_13) 
);
defparam _zz_execute_SRC2_4_15_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_16_s6 (
    .F(_zz_execute_SRC2_4_16_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[16]),
    .I3(_zz_execute_SRC2_4_16_13) 
);
defparam _zz_execute_SRC2_4_16_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_17_s6 (
    .F(_zz_execute_SRC2_4_17_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[17]),
    .I3(_zz_execute_SRC2_4_17_13) 
);
defparam _zz_execute_SRC2_4_17_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_18_s6 (
    .F(_zz_execute_SRC2_4_18_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[18]),
    .I3(_zz_execute_SRC2_4_18_13) 
);
defparam _zz_execute_SRC2_4_18_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_19_s6 (
    .F(_zz_execute_SRC2_4_19_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[19]),
    .I3(_zz_execute_SRC2_4_19_13) 
);
defparam _zz_execute_SRC2_4_19_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_20_s6 (
    .F(_zz_execute_SRC2_4_20_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[20]),
    .I3(_zz_execute_SRC2_4_20_13) 
);
defparam _zz_execute_SRC2_4_20_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_21_s6 (
    .F(_zz_execute_SRC2_4_21_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[21]),
    .I3(_zz_execute_SRC2_4_21_13) 
);
defparam _zz_execute_SRC2_4_21_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_22_s6 (
    .F(_zz_execute_SRC2_4_22_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[22]),
    .I3(_zz_execute_SRC2_4_22_13) 
);
defparam _zz_execute_SRC2_4_22_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_23_s6 (
    .F(_zz_execute_SRC2_4_23_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[23]),
    .I3(_zz_execute_SRC2_4_23_13) 
);
defparam _zz_execute_SRC2_4_23_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_24_s6 (
    .F(_zz_execute_SRC2_4_24_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[24]),
    .I3(_zz_execute_SRC2_4_24_13) 
);
defparam _zz_execute_SRC2_4_24_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_25_s6 (
    .F(_zz_execute_SRC2_4_25_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[25]),
    .I3(_zz_execute_SRC2_4_25_13) 
);
defparam _zz_execute_SRC2_4_25_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_26_s6 (
    .F(_zz_execute_SRC2_4_26_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[26]),
    .I3(_zz_execute_SRC2_4_26_13) 
);
defparam _zz_execute_SRC2_4_26_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_27_s6 (
    .F(_zz_execute_SRC2_4_27_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[27]),
    .I3(_zz_execute_SRC2_4_27_13) 
);
defparam _zz_execute_SRC2_4_27_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_28_s6 (
    .F(_zz_execute_SRC2_4_28_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[28]),
    .I3(_zz_execute_SRC2_4_28_13) 
);
defparam _zz_execute_SRC2_4_28_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_29_s6 (
    .F(_zz_execute_SRC2_4_29_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[29]),
    .I3(_zz_execute_SRC2_4_29_13) 
);
defparam _zz_execute_SRC2_4_29_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_30_s6 (
    .F(_zz_execute_SRC2_4_30_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[30]),
    .I3(_zz_execute_SRC2_4_30_13) 
);
defparam _zz_execute_SRC2_4_30_s6.INIT=16'hF700;
  LUT4 _zz_execute_SRC2_4_31_s8 (
    .F(_zz_execute_SRC2_4_31_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_PC[31]),
    .I3(_zz_execute_SRC2_4_31_15) 
);
defparam _zz_execute_SRC2_4_31_s8.INIT=16'hF700;
  LUT3 DBusCachedPlugin_exceptionBus_valid_s3 (
    .F(DBusCachedPlugin_exceptionBus_valid_8),
    .I0(stageB_unaligned),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s3.INIT=8'h80;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_8),
    .I0(n1248_5),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s3.INIT=8'h40;
  LUT4 _zz_decode_RS2_2_2_s6 (
    .F(_zz_decode_RS2_2_2_10),
    .I0(_zz_decode_RS2_2_2_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_2_s6.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_3_s6 (
    .F(_zz_decode_RS2_2_3_10),
    .I0(_zz_decode_RS2_2_3_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_3_s6.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_4_s6 (
    .F(_zz_decode_RS2_2_4_10),
    .I0(_zz_decode_RS2_2_4_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_4_s6.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_5_s6 (
    .F(_zz_decode_RS2_2_5_10),
    .I0(_zz_decode_RS2_2_5_6),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_5_s6.INIT=16'h5CCC;
  LUT4 _zz_decode_RS2_2_6_s7 (
    .F(_zz_decode_RS2_2_6_11),
    .I0(_zz_decode_RS2_2_6_7),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_6_s7.INIT=16'h5CCC;
  LUT3 _zz_decode_RS2_2_31_s10 (
    .F(_zz_decode_RS2_2_31_15),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_31_s10.INIT=8'h40;
  LUT4 memory_to_writeBack_INSTRUCTION_29_s5 (
    .F(memory_to_writeBack_INSTRUCTION_29_10),
    .I0(stageB_unaligned),
    .I1(memory_to_writeBack_INSTRUCTION_29_7),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s5.INIT=16'hBFFF;
  LUT4 _zz_decode_RS2_0_s15 (
    .F(_zz_decode_RS2_0_20),
    .I0(_zz_decode_RS2_0_11),
    .I1(decode_to_execute_ALU_CTRL[0]),
    .I2(decode_to_execute_ALU_CTRL[1]),
    .I3(_zz_decode_RS2_0_12) 
);
defparam _zz_decode_RS2_0_s15.INIT=16'h1000;
  LUT4 _zz_execute_SRC2_4_11_s7 (
    .F(_zz_execute_SRC2_4_11_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[11]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_11_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_12_s7 (
    .F(_zz_execute_SRC2_4_12_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[12]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_12_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_13_s7 (
    .F(_zz_execute_SRC2_4_13_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[13]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_13_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_14_s7 (
    .F(_zz_execute_SRC2_4_14_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[14]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_14_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_15_s7 (
    .F(_zz_execute_SRC2_4_15_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[15]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_15_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_16_s7 (
    .F(_zz_execute_SRC2_4_16_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[16]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_16_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_17_s7 (
    .F(_zz_execute_SRC2_4_17_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[17]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_17_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_18_s7 (
    .F(_zz_execute_SRC2_4_18_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[18]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_18_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_19_s7 (
    .F(_zz_execute_SRC2_4_19_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[19]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_19_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_20_s7 (
    .F(_zz_execute_SRC2_4_20_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[20]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_20_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_21_s7 (
    .F(_zz_execute_SRC2_4_21_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[21]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_21_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_22_s7 (
    .F(_zz_execute_SRC2_4_22_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[22]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_22_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_23_s7 (
    .F(_zz_execute_SRC2_4_23_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[23]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_23_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_24_s7 (
    .F(_zz_execute_SRC2_4_24_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[24]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_24_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_25_s7 (
    .F(_zz_execute_SRC2_4_25_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[25]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_25_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_26_s7 (
    .F(_zz_execute_SRC2_4_26_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[26]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_26_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_27_s7 (
    .F(_zz_execute_SRC2_4_27_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[27]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_27_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_28_s7 (
    .F(_zz_execute_SRC2_4_28_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[28]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_28_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_29_s7 (
    .F(_zz_execute_SRC2_4_29_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[29]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_29_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_30_s7 (
    .F(_zz_execute_SRC2_4_30_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[30]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_30_s7.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_31_s9 (
    .F(_zz_execute_SRC2_4_31_15),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[31]),
    .I3(_zz_execute_SRC2_4_31_11) 
);
defparam _zz_execute_SRC2_4_31_s9.INIT=16'h00FE;
  LUT4 _zz_execute_SRC2_4_5_s7 (
    .F(_zz_execute_SRC2_4_5_12),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[5]),
    .I3(_zz_execute_SRC2_4_5_10) 
);
defparam _zz_execute_SRC2_4_5_s7.INIT=16'hFE00;
  LUT4 _zz_execute_SRC2_4_6_s6 (
    .F(_zz_execute_SRC2_4_6_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[6]),
    .I3(_zz_execute_SRC2_4_6_9) 
);
defparam _zz_execute_SRC2_4_6_s6.INIT=16'hFE00;
  LUT4 _zz_execute_SRC2_4_7_s6 (
    .F(_zz_execute_SRC2_4_7_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[7]),
    .I3(_zz_execute_SRC2_4_7_9) 
);
defparam _zz_execute_SRC2_4_7_s6.INIT=16'hFE00;
  LUT4 _zz_execute_SRC2_4_8_s6 (
    .F(_zz_execute_SRC2_4_8_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[8]),
    .I3(_zz_execute_SRC2_4_8_9) 
);
defparam _zz_execute_SRC2_4_8_s6.INIT=16'hFE00;
  LUT4 _zz_execute_SRC2_4_9_s6 (
    .F(_zz_execute_SRC2_4_9_11),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[9]),
    .I3(_zz_execute_SRC2_4_9_9) 
);
defparam _zz_execute_SRC2_4_9_s6.INIT=16'hFE00;
  LUT4 _zz_execute_SRC2_4_10_s7 (
    .F(_zz_execute_SRC2_4_10_12),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(execute_RS2[10]),
    .I3(_zz_execute_SRC2_4_10_10) 
);
defparam _zz_execute_SRC2_4_10_s7.INIT=16'hFE00;
  LUT4 _zz_decode_RS2_1_0_s4 (
    .F(_zz_decode_RS2_1[0]),
    .I0(_zz_decode_RS2_1_0_4),
    .I1(_zz_decode_RS2_1_0_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_0_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_1_s4 (
    .F(_zz_decode_RS2_1[1]),
    .I0(_zz_decode_RS2_1_1_4),
    .I1(_zz_decode_RS2_1_1_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_1_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_2_s4 (
    .F(_zz_decode_RS2_1[2]),
    .I0(_zz_decode_RS2_1_2_4),
    .I1(_zz_decode_RS2_1_2_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_2_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_3_s4 (
    .F(_zz_decode_RS2_1[3]),
    .I0(_zz_decode_RS2_1_3_4),
    .I1(_zz_decode_RS2_1_3_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_3_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_4_s4 (
    .F(_zz_decode_RS2_1[4]),
    .I0(_zz_decode_RS2_1_4_4),
    .I1(_zz_decode_RS2_1_4_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_4_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_5_s4 (
    .F(_zz_decode_RS2_1[5]),
    .I0(_zz_decode_RS2_1_5_4),
    .I1(_zz_decode_RS2_1_5_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_5_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_6_s4 (
    .F(_zz_decode_RS2_1[6]),
    .I0(_zz_decode_RS2_1_6_4),
    .I1(_zz_decode_RS2_1_6_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_6_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_7_s4 (
    .F(_zz_decode_RS2_1[7]),
    .I0(_zz_decode_RS2_1_7_4),
    .I1(_zz_decode_RS2_1_7_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_7_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_8_s4 (
    .F(_zz_decode_RS2_1[8]),
    .I0(_zz_decode_RS2_1_8_4),
    .I1(_zz_decode_RS2_1_8_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_9_s4 (
    .F(_zz_decode_RS2_1[9]),
    .I0(_zz_decode_RS2_1_9_4),
    .I1(_zz_decode_RS2_1_9_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_9_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_10_s4 (
    .F(_zz_decode_RS2_1[10]),
    .I0(_zz_decode_RS2_1_10_4),
    .I1(_zz_decode_RS2_1_10_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_10_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_11_s4 (
    .F(_zz_decode_RS2_1[11]),
    .I0(_zz_decode_RS2_1_11_4),
    .I1(_zz_decode_RS2_1_11_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_11_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_12_s4 (
    .F(_zz_decode_RS2_1[12]),
    .I0(_zz_decode_RS2_1_12_4),
    .I1(_zz_decode_RS2_1_12_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_12_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_13_s4 (
    .F(_zz_decode_RS2_1[13]),
    .I0(_zz_decode_RS2_1_13_4),
    .I1(_zz_decode_RS2_1_13_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_13_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_14_s4 (
    .F(_zz_decode_RS2_1[14]),
    .I0(_zz_decode_RS2_1_14_4),
    .I1(_zz_decode_RS2_1_14_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_14_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_15_s4 (
    .F(_zz_decode_RS2_1[15]),
    .I0(_zz_decode_RS2_1_15_4),
    .I1(_zz_decode_RS2_1_15_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_15_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_16_s4 (
    .F(_zz_decode_RS2_1[16]),
    .I0(_zz_decode_RS2_1_16_4),
    .I1(_zz_decode_RS2_1_16_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_16_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_17_s4 (
    .F(_zz_decode_RS2_1[17]),
    .I0(_zz_decode_RS2_1_17_4),
    .I1(_zz_decode_RS2_1_17_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_17_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_18_s4 (
    .F(_zz_decode_RS2_1[18]),
    .I0(_zz_decode_RS2_1_18_4),
    .I1(_zz_decode_RS2_1_18_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_18_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_19_s4 (
    .F(_zz_decode_RS2_1[19]),
    .I0(_zz_decode_RS2_1_19_4),
    .I1(_zz_decode_RS2_1_19_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_19_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_20_s4 (
    .F(_zz_decode_RS2_1[20]),
    .I0(_zz_decode_RS2_1_20_4),
    .I1(_zz_decode_RS2_1_20_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_21_s4 (
    .F(_zz_decode_RS2_1[21]),
    .I0(_zz_decode_RS2_1_21_4),
    .I1(_zz_decode_RS2_1_21_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_21_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_22_s4 (
    .F(_zz_decode_RS2_1[22]),
    .I0(_zz_decode_RS2_1_22_4),
    .I1(_zz_decode_RS2_1_22_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_22_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_23_s4 (
    .F(_zz_decode_RS2_1[23]),
    .I0(_zz_decode_RS2_1_23_4),
    .I1(_zz_decode_RS2_1_23_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_23_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_24_s4 (
    .F(_zz_decode_RS2_1[24]),
    .I0(_zz_decode_RS2_1_24_4),
    .I1(_zz_decode_RS2_1_24_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_24_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_25_s4 (
    .F(_zz_decode_RS2_1[25]),
    .I0(_zz_decode_RS2_1_25_4),
    .I1(_zz_decode_RS2_1_25_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_25_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_26_s4 (
    .F(_zz_decode_RS2_1[26]),
    .I0(_zz_decode_RS2_1_26_4),
    .I1(_zz_decode_RS2_1_26_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_26_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_27_s4 (
    .F(_zz_decode_RS2_1[27]),
    .I0(_zz_decode_RS2_1_27_4),
    .I1(_zz_decode_RS2_1_27_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_27_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_28_s4 (
    .F(_zz_decode_RS2_1[28]),
    .I0(_zz_decode_RS2_1_28_4),
    .I1(_zz_decode_RS2_1_28_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_28_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_29_s4 (
    .F(_zz_decode_RS2_1[29]),
    .I0(_zz_decode_RS2_1_29_4),
    .I1(_zz_decode_RS2_1_29_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_29_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_30_s4 (
    .F(_zz_decode_RS2_1[30]),
    .I0(_zz_decode_RS2_1_30_4),
    .I1(_zz_decode_RS2_1_30_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_30_s4.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_1_31_s5 (
    .F(_zz_decode_RS2_1[31]),
    .I0(_zz_decode_RS2_1_31_4),
    .I1(_zz_decode_RS2_1_31_5),
    .I2(execute_to_memory_IS_DIV),
    .I3(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_31_s5.INIT=16'hACAA;
  LUT4 _zz_decode_RS2_30_s12 (
    .F(_zz_decode_RS2_30_16),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(execute_CsrPlugin_csr_3202),
    .I2(CsrPlugin_minstret[62]),
    .I3(_zz_decode_RS2_30_14) 
);
defparam _zz_decode_RS2_30_s12.INIT=16'h1F00;
  LUT3 _zz_decode_RS2_1_s14 (
    .F(_zz_decode_RS2_1_18),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(execute_CsrPlugin_csr_3202),
    .I2(CsrPlugin_minstret[33]) 
);
defparam _zz_decode_RS2_1_s14.INIT=8'hE0;
  LUT4 _zz_decode_RS2_3_s15 (
    .F(_zz_decode_RS2_3_19),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(execute_CsrPlugin_csr_3202),
    .I2(CsrPlugin_minstret[35]),
    .I3(_zz_decode_RS2_3_13) 
);
defparam _zz_decode_RS2_3_s15.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_5_s10 (
    .F(_zz_decode_RS2_5_14),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(execute_CsrPlugin_csr_3202),
    .I2(CsrPlugin_minstret[37]),
    .I3(_zz_decode_RS2_5_10) 
);
defparam _zz_decode_RS2_5_s10.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_6_s10 (
    .F(_zz_decode_RS2_6_14),
    .I0(execute_CsrPlugin_csr_2946),
    .I1(execute_CsrPlugin_csr_3202),
    .I2(CsrPlugin_minstret[38]),
    .I3(_zz_decode_RS2_6_10) 
);
defparam _zz_decode_RS2_6_s10.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_2_7_s6 (
    .F(_zz_decode_RS2_2_7_10),
    .I0(_zz_decode_RS2_2_7_12),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_7_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_16_s6 (
    .F(_zz_decode_RS2_2_16_11),
    .I0(_zz_decode_RS2_2_16_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_16_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_17_s6 (
    .F(_zz_decode_RS2_2_17_11),
    .I0(_zz_decode_RS2_2_17_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_17_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_18_s6 (
    .F(_zz_decode_RS2_2_18_11),
    .I0(_zz_decode_RS2_2_18_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_18_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_19_s6 (
    .F(_zz_decode_RS2_2_19_11),
    .I0(_zz_decode_RS2_2_19_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_19_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_20_s6 (
    .F(_zz_decode_RS2_2_20_11),
    .I0(_zz_decode_RS2_2_20_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_20_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_21_s6 (
    .F(_zz_decode_RS2_2_21_11),
    .I0(_zz_decode_RS2_2_21_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_21_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_22_s6 (
    .F(_zz_decode_RS2_2_22_11),
    .I0(_zz_decode_RS2_2_22_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_22_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_23_s6 (
    .F(_zz_decode_RS2_2_23_11),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_23_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_24_s6 (
    .F(_zz_decode_RS2_2_24_11),
    .I0(_zz_decode_RS2_2_24_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_24_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_25_s6 (
    .F(_zz_decode_RS2_2_25_11),
    .I0(_zz_decode_RS2_2_25_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_25_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_26_s6 (
    .F(_zz_decode_RS2_2_26_11),
    .I0(_zz_decode_RS2_2_26_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_26_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_27_s6 (
    .F(_zz_decode_RS2_2_27_11),
    .I0(_zz_decode_RS2_2_27_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_27_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_28_s6 (
    .F(_zz_decode_RS2_2_28_11),
    .I0(_zz_decode_RS2_2_28_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_28_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_29_s6 (
    .F(_zz_decode_RS2_2_29_11),
    .I0(_zz_decode_RS2_2_29_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_29_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_30_s6 (
    .F(_zz_decode_RS2_2_30_11),
    .I0(_zz_decode_RS2_2_30_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_30_s6.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_31_s11 (
    .F(_zz_decode_RS2_2_31_17),
    .I0(_zz_decode_RS2_2_31_19),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_31_s11.INIT=16'hACCC;
  LUT4 _zz_decode_RS2_2_0_s5 (
    .F(_zz_decode_RS2_2[0]),
    .I0(_zz_decode_RS2_2_0_4),
    .I1(_zz_decode_RS2_2_0_11),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_0_s5.INIT=16'hCAAA;
  LUT4 _zz_decode_RS2_2_1_s6 (
    .F(_zz_decode_RS2_2[1]),
    .I0(_zz_decode_RS2_2_1_4),
    .I1(_zz_decode_RS2_2_1_12),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_1_s6.INIT=16'hCAAA;
  LUT4 _zz_decode_RS2_2_2_s7 (
    .F(_zz_decode_RS2_2[2]),
    .I0(_zz_decode_RS2_2_2_10),
    .I1(_zz_decode_RS2_2_2_14),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_2_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_3_s7 (
    .F(_zz_decode_RS2_2[3]),
    .I0(_zz_decode_RS2_2_3_10),
    .I1(_zz_decode_RS2_2_3_14),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_3_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_4_s7 (
    .F(_zz_decode_RS2_2[4]),
    .I0(_zz_decode_RS2_2_4_10),
    .I1(_zz_decode_RS2_2_4_14),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_4_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_5_s7 (
    .F(_zz_decode_RS2_2[5]),
    .I0(_zz_decode_RS2_2_5_10),
    .I1(_zz_decode_RS2_2_5_14),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_5_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_6_s8 (
    .F(_zz_decode_RS2_2[6]),
    .I0(_zz_decode_RS2_2_6_11),
    .I1(_zz_decode_RS2_2_6_15),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_6_s8.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_3_s16 (
    .F(_zz_decode_RS2_3_21),
    .I0(execute_CsrPlugin_csr_2816),
    .I1(execute_CsrPlugin_csr_3072),
    .I2(CsrPlugin_mcycle[3]),
    .I3(_zz_decode_RS2_3_17) 
);
defparam _zz_decode_RS2_3_s16.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_4_s14 (
    .F(_zz_decode_RS2_4_18),
    .I0(execute_CsrPlugin_csr_2944),
    .I1(execute_CsrPlugin_csr_3200),
    .I2(CsrPlugin_mcycle[36]),
    .I3(_zz_decode_RS2_4_16) 
);
defparam _zz_decode_RS2_4_s14.INIT=16'h1F00;
  LUT4 _zz_decode_RS2_25_s12 (
    .F(_zz_decode_RS2_25_16),
    .I0(execute_CsrPlugin_csr_2944),
    .I1(execute_CsrPlugin_csr_3200),
    .I2(CsrPlugin_mcycle[57]),
    .I3(_zz_decode_RS2_25_14) 
);
defparam _zz_decode_RS2_25_s12.INIT=16'h1F00;
  LUT4 decode_RS1_0_s5 (
    .F(decode_RS1_0_9),
    .I0(_zz_RegFilePlugin_regFile_port0[0]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_0_s5.INIT=16'hACAA;
  LUT4 decode_RS1_1_s5 (
    .F(decode_RS1_1_9),
    .I0(_zz_RegFilePlugin_regFile_port0[1]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_1_s5.INIT=16'hACAA;
  LUT4 decode_RS1_2_s5 (
    .F(decode_RS1_2_9),
    .I0(_zz_RegFilePlugin_regFile_port0[2]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_2_s5.INIT=16'hACAA;
  LUT4 decode_RS1_3_s5 (
    .F(decode_RS1_3_9),
    .I0(_zz_RegFilePlugin_regFile_port0[3]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_3_s5.INIT=16'hACAA;
  LUT4 decode_RS1_4_s5 (
    .F(decode_RS1_4_9),
    .I0(_zz_RegFilePlugin_regFile_port0[4]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_4_s5.INIT=16'hACAA;
  LUT4 decode_RS1_7_s5 (
    .F(decode_RS1_7_9),
    .I0(_zz_RegFilePlugin_regFile_port0[7]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_7_s5.INIT=16'hACAA;
  LUT4 decode_RS1_8_s5 (
    .F(decode_RS1_8_9),
    .I0(_zz_RegFilePlugin_regFile_port0[8]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_8_s5.INIT=16'hACAA;
  LUT4 decode_RS1_9_s5 (
    .F(decode_RS1_9_9),
    .I0(_zz_RegFilePlugin_regFile_port0[9]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_9_s5.INIT=16'hACAA;
  LUT4 decode_RS1_10_s5 (
    .F(decode_RS1_10_9),
    .I0(_zz_RegFilePlugin_regFile_port0[10]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_10_s5.INIT=16'hACAA;
  LUT4 decode_RS1_11_s5 (
    .F(decode_RS1_11_9),
    .I0(_zz_RegFilePlugin_regFile_port0[11]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_11_s5.INIT=16'hACAA;
  LUT4 decode_RS1_12_s5 (
    .F(decode_RS1_12_9),
    .I0(_zz_RegFilePlugin_regFile_port0[12]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_12_s5.INIT=16'hACAA;
  LUT4 decode_RS1_13_s5 (
    .F(decode_RS1_13_9),
    .I0(_zz_RegFilePlugin_regFile_port0[13]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_13_s5.INIT=16'hACAA;
  LUT4 decode_RS1_14_s5 (
    .F(decode_RS1_14_9),
    .I0(_zz_RegFilePlugin_regFile_port0[14]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_14_s5.INIT=16'hACAA;
  LUT4 decode_RS1_15_s8 (
    .F(decode_RS1_15_13),
    .I0(_zz_RegFilePlugin_regFile_port0[15]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_15_s8.INIT=16'hACAA;
  LUT4 decode_RS1_5_s6 (
    .F(decode_RS1_5_11),
    .I0(_zz_RegFilePlugin_regFile_port0[5]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_5_s6.INIT=16'hACAA;
  LUT4 decode_RS1_6_s6 (
    .F(decode_RS1_6_11),
    .I0(_zz_RegFilePlugin_regFile_port0[6]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_6_s6.INIT=16'hACAA;
  LUT4 decode_RS1_16_s6 (
    .F(decode_RS1_16_11),
    .I0(_zz_RegFilePlugin_regFile_port0[16]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_16_s6.INIT=16'hACAA;
  LUT4 decode_RS1_17_s6 (
    .F(decode_RS1_17_11),
    .I0(_zz_RegFilePlugin_regFile_port0[17]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_17_s6.INIT=16'hACAA;
  LUT4 decode_RS1_18_s6 (
    .F(decode_RS1_18_11),
    .I0(_zz_RegFilePlugin_regFile_port0[18]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_18_s6.INIT=16'hACAA;
  LUT4 decode_RS1_19_s6 (
    .F(decode_RS1_19_11),
    .I0(_zz_RegFilePlugin_regFile_port0[19]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_19_s6.INIT=16'hACAA;
  LUT4 decode_RS1_20_s6 (
    .F(decode_RS1_20_11),
    .I0(_zz_RegFilePlugin_regFile_port0[20]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_20_s6.INIT=16'hACAA;
  LUT4 decode_RS1_21_s6 (
    .F(decode_RS1_21_11),
    .I0(_zz_RegFilePlugin_regFile_port0[21]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_21_s6.INIT=16'hACAA;
  LUT4 decode_RS1_22_s6 (
    .F(decode_RS1_22_11),
    .I0(_zz_RegFilePlugin_regFile_port0[22]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_22_s6.INIT=16'hACAA;
  LUT4 decode_RS1_23_s6 (
    .F(decode_RS1_23_11),
    .I0(_zz_RegFilePlugin_regFile_port0[23]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_23_s6.INIT=16'hACAA;
  LUT4 decode_RS1_24_s6 (
    .F(decode_RS1_24_11),
    .I0(_zz_RegFilePlugin_regFile_port0[24]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_24_s6.INIT=16'hACAA;
  LUT4 decode_RS1_25_s6 (
    .F(decode_RS1_25_11),
    .I0(_zz_RegFilePlugin_regFile_port0[25]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_25_s6.INIT=16'hACAA;
  LUT4 decode_RS1_26_s6 (
    .F(decode_RS1_26_11),
    .I0(_zz_RegFilePlugin_regFile_port0[26]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_26_s6.INIT=16'hACAA;
  LUT4 decode_RS1_27_s6 (
    .F(decode_RS1_27_11),
    .I0(_zz_RegFilePlugin_regFile_port0[27]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_27_s6.INIT=16'hACAA;
  LUT4 decode_RS1_28_s6 (
    .F(decode_RS1_28_11),
    .I0(_zz_RegFilePlugin_regFile_port0[28]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_28_s6.INIT=16'hACAA;
  LUT4 decode_RS1_29_s6 (
    .F(decode_RS1_29_11),
    .I0(_zz_RegFilePlugin_regFile_port0[29]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_29_s6.INIT=16'hACAA;
  LUT4 decode_RS1_30_s6 (
    .F(decode_RS1_30_11),
    .I0(_zz_RegFilePlugin_regFile_port0[30]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_30_s6.INIT=16'hACAA;
  LUT4 decode_RS1_31_s10 (
    .F(decode_RS1_31_15),
    .I0(_zz_RegFilePlugin_regFile_port0[31]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I2(n15083_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_31_s10.INIT=16'hACAA;
  LUT4 decode_RS2_0_s5 (
    .F(decode_RS2_0_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I1(_zz_RegFilePlugin_regFile_port1[0]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_0_s5.INIT=16'hCACC;
  LUT4 decode_RS2_1_s5 (
    .F(decode_RS2_1_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I1(_zz_RegFilePlugin_regFile_port1[1]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_1_s5.INIT=16'hCACC;
  LUT4 decode_RS2_2_s5 (
    .F(decode_RS2_2_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I1(_zz_RegFilePlugin_regFile_port1[2]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_2_s5.INIT=16'hCACC;
  LUT4 decode_RS2_3_s5 (
    .F(decode_RS2_3_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I1(_zz_RegFilePlugin_regFile_port1[3]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_3_s5.INIT=16'hCACC;
  LUT4 decode_RS2_4_s5 (
    .F(decode_RS2_4_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I1(_zz_RegFilePlugin_regFile_port1[4]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_4_s5.INIT=16'hCACC;
  LUT4 decode_RS2_7_s5 (
    .F(decode_RS2_7_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I1(_zz_RegFilePlugin_regFile_port1[7]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_7_s5.INIT=16'hCACC;
  LUT4 decode_RS2_8_s5 (
    .F(decode_RS2_8_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I1(_zz_RegFilePlugin_regFile_port1[8]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_8_s5.INIT=16'hCACC;
  LUT4 decode_RS2_9_s5 (
    .F(decode_RS2_9_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I1(_zz_RegFilePlugin_regFile_port1[9]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_9_s5.INIT=16'hCACC;
  LUT4 decode_RS2_10_s5 (
    .F(decode_RS2_10_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I1(_zz_RegFilePlugin_regFile_port1[10]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_10_s5.INIT=16'hCACC;
  LUT4 decode_RS2_11_s5 (
    .F(decode_RS2_11_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I1(_zz_RegFilePlugin_regFile_port1[11]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_11_s5.INIT=16'hCACC;
  LUT4 decode_RS2_12_s5 (
    .F(decode_RS2_12_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I1(_zz_RegFilePlugin_regFile_port1[12]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_12_s5.INIT=16'hCACC;
  LUT4 decode_RS2_13_s5 (
    .F(decode_RS2_13_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I1(_zz_RegFilePlugin_regFile_port1[13]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_13_s5.INIT=16'hCACC;
  LUT4 decode_RS2_14_s5 (
    .F(decode_RS2_14_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I1(_zz_RegFilePlugin_regFile_port1[14]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_14_s5.INIT=16'hCACC;
  LUT4 decode_RS2_15_s8 (
    .F(decode_RS2_15_13),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I1(_zz_RegFilePlugin_regFile_port1[15]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_15_s8.INIT=16'hCACC;
  LUT4 decode_RS2_5_s6 (
    .F(decode_RS2_5_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I1(_zz_RegFilePlugin_regFile_port1[5]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_5_s6.INIT=16'hCACC;
  LUT4 decode_RS2_6_s6 (
    .F(decode_RS2_6_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I1(_zz_RegFilePlugin_regFile_port1[6]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_6_s6.INIT=16'hCACC;
  LUT4 decode_RS2_16_s6 (
    .F(decode_RS2_16_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I1(_zz_RegFilePlugin_regFile_port1[16]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_16_s6.INIT=16'hCACC;
  LUT4 decode_RS2_17_s6 (
    .F(decode_RS2_17_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I1(_zz_RegFilePlugin_regFile_port1[17]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_17_s6.INIT=16'hCACC;
  LUT4 decode_RS2_18_s6 (
    .F(decode_RS2_18_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I1(_zz_RegFilePlugin_regFile_port1[18]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_18_s6.INIT=16'hCACC;
  LUT4 decode_RS2_19_s6 (
    .F(decode_RS2_19_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I1(_zz_RegFilePlugin_regFile_port1[19]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_19_s6.INIT=16'hCACC;
  LUT4 decode_RS2_20_s6 (
    .F(decode_RS2_20_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I1(_zz_RegFilePlugin_regFile_port1[20]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_20_s6.INIT=16'hCACC;
  LUT4 decode_RS2_21_s6 (
    .F(decode_RS2_21_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I1(_zz_RegFilePlugin_regFile_port1[21]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_21_s6.INIT=16'hCACC;
  LUT4 decode_RS2_22_s6 (
    .F(decode_RS2_22_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I1(_zz_RegFilePlugin_regFile_port1[22]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_22_s6.INIT=16'hCACC;
  LUT4 decode_RS2_23_s6 (
    .F(decode_RS2_23_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I1(_zz_RegFilePlugin_regFile_port1[23]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_23_s6.INIT=16'hCACC;
  LUT4 decode_RS2_24_s6 (
    .F(decode_RS2_24_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I1(_zz_RegFilePlugin_regFile_port1[24]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_24_s6.INIT=16'hCACC;
  LUT4 decode_RS2_25_s6 (
    .F(decode_RS2_25_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I1(_zz_RegFilePlugin_regFile_port1[25]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_25_s6.INIT=16'hCACC;
  LUT4 decode_RS2_26_s6 (
    .F(decode_RS2_26_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I1(_zz_RegFilePlugin_regFile_port1[26]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_26_s6.INIT=16'hCACC;
  LUT4 decode_RS2_27_s6 (
    .F(decode_RS2_27_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I1(_zz_RegFilePlugin_regFile_port1[27]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_27_s6.INIT=16'hCACC;
  LUT4 decode_RS2_28_s6 (
    .F(decode_RS2_28_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I1(_zz_RegFilePlugin_regFile_port1[28]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_28_s6.INIT=16'hCACC;
  LUT4 decode_RS2_29_s6 (
    .F(decode_RS2_29_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I1(_zz_RegFilePlugin_regFile_port1[29]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_29_s6.INIT=16'hCACC;
  LUT4 decode_RS2_30_s6 (
    .F(decode_RS2_30_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I1(_zz_RegFilePlugin_regFile_port1[30]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_30_s6.INIT=16'hCACC;
  LUT4 decode_RS2_31_s10 (
    .F(decode_RS2_31_15),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I1(_zz_RegFilePlugin_regFile_port1[31]),
    .I2(n15089_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_31_s10.INIT=16'hCACC;
  LUT4 n20790_s5 (
    .F(n20790_10),
    .I0(execute_RS1[15]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20790_s5.INIT=16'h6AAA;
  LUT4 n20782_s8 (
    .F(n20782_13),
    .I0(execute_RS1[23]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20782_s8.INIT=16'h6AAA;
  LUT4 n20779_s3 (
    .F(n20779_7),
    .I0(execute_RS1[26]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20779_s3.INIT=16'h6AAA;
  LUT4 n20776_s5 (
    .F(n20776_10),
    .I0(execute_RS1[29]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n20776_s5.INIT=16'h6AAA;
  LUT4 n21041_s5 (
    .F(n21041_10),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED),
    .I2(execute_RS2[24]),
    .I3(n21042_10) 
);
defparam n21041_s5.INIT=16'hF088;
  LUT4 n21050_s5 (
    .F(n21050_10),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[14]),
    .I2(execute_RS2[31]),
    .I3(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n21050_s5.INIT=16'hE777;
  LUT4 n21075_s13 (
    .F(n21075_17),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n20774_6) 
);
defparam n21075_s13.INIT=16'hBF40;
  LUT4 n21036_s5 (
    .F(n21036_10),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21036_8) 
);
defparam n21036_s5.INIT=16'h956A;
  LUT4 n21038_s5 (
    .F(n21038_10),
    .I0(execute_RS2[28]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21038_8) 
);
defparam n21038_s5.INIT=16'h956A;
  LUT4 n21039_s6 (
    .F(n21039_12),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21039_10) 
);
defparam n21039_s6.INIT=16'h956A;
  LUT4 n21042_s6 (
    .F(n21042_12),
    .I0(execute_RS2[24]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21042_10) 
);
defparam n21042_s6.INIT=16'h956A;
  LUT4 n21046_s6 (
    .F(n21046_12),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21046_10) 
);
defparam n21046_s6.INIT=16'h956A;
  LUT4 n21049_s5 (
    .F(n21049_10),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21049_8) 
);
defparam n21049_s5.INIT=16'h956A;
  LUT4 n21052_s5 (
    .F(n21052_10),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21052_8) 
);
defparam n21052_s5.INIT=16'h956A;
  LUT4 n21054_s5 (
    .F(n21054_10),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21054_8) 
);
defparam n21054_s5.INIT=16'h956A;
  LUT4 n21056_s5 (
    .F(n21056_10),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21056_8) 
);
defparam n21056_s5.INIT=16'h956A;
  LUT4 n21058_s5 (
    .F(n21058_10),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n21058_8) 
);
defparam n21058_s5.INIT=16'h956A;
  LUT4 n21060_s5 (
    .F(n21060_10),
    .I0(n21060_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[6]) 
);
defparam n21060_s5.INIT=16'hBF40;
  LUT4 n21062_s5 (
    .F(n21062_10),
    .I0(n21062_8),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[4]) 
);
defparam n21062_s5.INIT=16'hBF40;
  LUT4 n21065_s5 (
    .F(n21065_10),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[1]) 
);
defparam n21065_s5.INIT=16'h7F80;
  LUT4 n26237_s2 (
    .F(n26237_6),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR),
    .I3(decode_to_execute_PC_31_6) 
);
defparam n26237_s2.INIT=16'h8000;
  LUT4 _zz_decode_RS2_1_s15 (
    .F(_zz_decode_RS2[1]),
    .I0(_zz_decode_RS2_1_4),
    .I1(_zz_decode_RS2_1_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_1_s15.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_s12 (
    .F(_zz_decode_RS2[2]),
    .I0(_zz_decode_RS2_2_4),
    .I1(_zz_decode_RS2_2_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_2_s12.INIT=16'h3555;
  LUT4 _zz_decode_RS2_3_s17 (
    .F(_zz_decode_RS2[3]),
    .I0(_zz_decode_RS2_3_4),
    .I1(_zz_decode_RS2_3_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_3_s17.INIT=16'h3555;
  LUT4 _zz_decode_RS2_4_s15 (
    .F(_zz_decode_RS2[4]),
    .I0(_zz_decode_RS2_4_4),
    .I1(_zz_decode_RS2_4_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_4_s15.INIT=16'h3555;
  LUT4 _zz_decode_RS2_5_s11 (
    .F(_zz_decode_RS2[5]),
    .I0(_zz_decode_RS2_5_4),
    .I1(_zz_decode_RS2_5_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_5_s11.INIT=16'h3555;
  LUT4 _zz_decode_RS2_6_s11 (
    .F(_zz_decode_RS2[6]),
    .I0(_zz_decode_RS2_6_4),
    .I1(_zz_decode_RS2_6_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_6_s11.INIT=16'h3555;
  LUT4 _zz_decode_RS2_7_s11 (
    .F(_zz_decode_RS2[7]),
    .I0(_zz_decode_RS2_7_4),
    .I1(_zz_decode_RS2_7_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_7_s11.INIT=16'h3555;
  LUT4 _zz_decode_RS2_8_s9 (
    .F(_zz_decode_RS2[8]),
    .I0(_zz_decode_RS2_8_4),
    .I1(_zz_decode_RS2_8_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_8_s9.INIT=16'h3555;
  LUT4 _zz_decode_RS2_9_s9 (
    .F(_zz_decode_RS2[9]),
    .I0(_zz_decode_RS2_9_4),
    .I1(_zz_decode_RS2_9_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_9_s9.INIT=16'h3555;
  LUT4 _zz_decode_RS2_10_s9 (
    .F(_zz_decode_RS2[10]),
    .I0(_zz_decode_RS2_10_4),
    .I1(_zz_decode_RS2_10_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_10_s9.INIT=16'h3555;
  LUT4 _zz_decode_RS2_11_s11 (
    .F(_zz_decode_RS2[11]),
    .I0(_zz_decode_RS2_11_4),
    .I1(_zz_decode_RS2_11_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_11_s11.INIT=16'h3555;
  LUT4 _zz_decode_RS2_12_s11 (
    .F(_zz_decode_RS2[12]),
    .I0(_zz_decode_RS2_12_4),
    .I1(_zz_decode_RS2_12_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_12_s11.INIT=16'h3555;
  LUT4 _zz_decode_RS2_13_s10 (
    .F(_zz_decode_RS2[13]),
    .I0(_zz_decode_RS2_13_4),
    .I1(_zz_decode_RS2_13_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_13_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_14_s10 (
    .F(_zz_decode_RS2[14]),
    .I0(_zz_decode_RS2_14_4),
    .I1(_zz_decode_RS2_14_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_14_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_15_s10 (
    .F(_zz_decode_RS2[15]),
    .I0(_zz_decode_RS2_15_4),
    .I1(_zz_decode_RS2_15_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_15_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_16_s10 (
    .F(_zz_decode_RS2[16]),
    .I0(_zz_decode_RS2_16_4),
    .I1(_zz_decode_RS2_16_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_16_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_17_s10 (
    .F(_zz_decode_RS2[17]),
    .I0(_zz_decode_RS2_17_4),
    .I1(_zz_decode_RS2_17_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_17_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_18_s10 (
    .F(_zz_decode_RS2[18]),
    .I0(_zz_decode_RS2_18_4),
    .I1(_zz_decode_RS2_18_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_18_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_19_s10 (
    .F(_zz_decode_RS2[19]),
    .I0(_zz_decode_RS2_19_4),
    .I1(_zz_decode_RS2_19_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_19_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_20_s10 (
    .F(_zz_decode_RS2[20]),
    .I0(_zz_decode_RS2_20_4),
    .I1(_zz_decode_RS2_20_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_20_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_21_s10 (
    .F(_zz_decode_RS2[21]),
    .I0(_zz_decode_RS2_21_4),
    .I1(_zz_decode_RS2_21_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_21_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_22_s10 (
    .F(_zz_decode_RS2[22]),
    .I0(_zz_decode_RS2_22_4),
    .I1(_zz_decode_RS2_22_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_22_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_23_s10 (
    .F(_zz_decode_RS2[23]),
    .I0(_zz_decode_RS2_23_4),
    .I1(_zz_decode_RS2_23_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_23_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_24_s10 (
    .F(_zz_decode_RS2[24]),
    .I0(_zz_decode_RS2_24_4),
    .I1(_zz_decode_RS2_24_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_24_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_25_s13 (
    .F(_zz_decode_RS2[25]),
    .I0(_zz_decode_RS2_25_4),
    .I1(_zz_decode_RS2_25_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_25_s13.INIT=16'h3555;
  LUT4 _zz_decode_RS2_26_s10 (
    .F(_zz_decode_RS2[26]),
    .I0(_zz_decode_RS2_26_4),
    .I1(_zz_decode_RS2_26_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_26_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_27_s10 (
    .F(_zz_decode_RS2[27]),
    .I0(_zz_decode_RS2_27_4),
    .I1(_zz_decode_RS2_27_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_27_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_28_s10 (
    .F(_zz_decode_RS2[28]),
    .I0(_zz_decode_RS2_28_4),
    .I1(_zz_decode_RS2_28_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_28_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_29_s10 (
    .F(_zz_decode_RS2[29]),
    .I0(_zz_decode_RS2_29_4),
    .I1(_zz_decode_RS2_29_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_29_s10.INIT=16'h3555;
  LUT4 _zz_decode_RS2_30_s13 (
    .F(_zz_decode_RS2[30]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_30_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_30_s13.INIT=16'h3555;
  LUT4 _zz_decode_RS2_31_s15 (
    .F(_zz_decode_RS2[31]),
    .I0(_zz_decode_RS2_31_4),
    .I1(_zz_decode_RS2_31_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s15.INIT=16'h3555;
  LUT3 execute_BranchPlugin_branch_src2_4_s2 (
    .F(execute_BranchPlugin_branch_src2_4_6),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2) 
);
defparam execute_BranchPlugin_branch_src2_4_s2.INIT=8'h70;
  LUT3 execute_BranchPlugin_branch_src2_0_s3 (
    .F(execute_BranchPlugin_branch_src2[0]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_0_s3.INIT=8'h80;
  LUT3 execute_BranchPlugin_branch_src1_0_s3 (
    .F(execute_BranchPlugin_branch_src1[0]),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_0_s3.INIT=8'h80;
  LUT4 execute_BranchPlugin_branch_src1_2_s1 (
    .F(execute_BranchPlugin_branch_src1[2]),
    .I0(decode_to_execute_PC[2]),
    .I1(execute_RS1[2]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_2_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_3_s1 (
    .F(execute_BranchPlugin_branch_src1[3]),
    .I0(decode_to_execute_PC[3]),
    .I1(execute_RS1[3]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_3_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_4_s1 (
    .F(execute_BranchPlugin_branch_src1[4]),
    .I0(decode_to_execute_PC[4]),
    .I1(execute_RS1[4]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_4_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_5_s1 (
    .F(execute_BranchPlugin_branch_src1[5]),
    .I0(decode_to_execute_PC[5]),
    .I1(execute_RS1[5]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_5_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_6_s1 (
    .F(execute_BranchPlugin_branch_src1[6]),
    .I0(decode_to_execute_PC[6]),
    .I1(execute_RS1[6]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_6_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_7_s1 (
    .F(execute_BranchPlugin_branch_src1[7]),
    .I0(decode_to_execute_PC[7]),
    .I1(execute_RS1[7]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_7_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_8_s1 (
    .F(execute_BranchPlugin_branch_src1[8]),
    .I0(decode_to_execute_PC[8]),
    .I1(execute_RS1[8]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_8_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_9_s1 (
    .F(execute_BranchPlugin_branch_src1[9]),
    .I0(decode_to_execute_PC[9]),
    .I1(execute_RS1[9]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_9_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_10_s1 (
    .F(execute_BranchPlugin_branch_src1[10]),
    .I0(decode_to_execute_PC[10]),
    .I1(execute_RS1[10]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_10_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_11_s1 (
    .F(execute_BranchPlugin_branch_src1[11]),
    .I0(decode_to_execute_PC[11]),
    .I1(execute_RS1[11]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_11_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_12_s1 (
    .F(execute_BranchPlugin_branch_src1[12]),
    .I0(decode_to_execute_PC[12]),
    .I1(execute_RS1[12]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_12_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_13_s1 (
    .F(execute_BranchPlugin_branch_src1[13]),
    .I0(decode_to_execute_PC[13]),
    .I1(execute_RS1[13]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_13_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_14_s1 (
    .F(execute_BranchPlugin_branch_src1[14]),
    .I0(decode_to_execute_PC[14]),
    .I1(execute_RS1[14]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_14_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_15_s1 (
    .F(execute_BranchPlugin_branch_src1[15]),
    .I0(decode_to_execute_PC[15]),
    .I1(execute_RS1[15]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_15_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_16_s1 (
    .F(execute_BranchPlugin_branch_src1[16]),
    .I0(decode_to_execute_PC[16]),
    .I1(execute_RS1[16]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_16_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_17_s1 (
    .F(execute_BranchPlugin_branch_src1[17]),
    .I0(decode_to_execute_PC[17]),
    .I1(execute_RS1[17]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_17_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_18_s1 (
    .F(execute_BranchPlugin_branch_src1[18]),
    .I0(decode_to_execute_PC[18]),
    .I1(execute_RS1[18]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_18_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_19_s1 (
    .F(execute_BranchPlugin_branch_src1[19]),
    .I0(decode_to_execute_PC[19]),
    .I1(execute_RS1[19]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_19_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_20_s1 (
    .F(execute_BranchPlugin_branch_src1[20]),
    .I0(decode_to_execute_PC[20]),
    .I1(execute_RS1[20]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_20_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_21_s1 (
    .F(execute_BranchPlugin_branch_src1[21]),
    .I0(decode_to_execute_PC[21]),
    .I1(execute_RS1[21]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_21_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_22_s1 (
    .F(execute_BranchPlugin_branch_src1[22]),
    .I0(decode_to_execute_PC[22]),
    .I1(execute_RS1[22]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_22_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_23_s1 (
    .F(execute_BranchPlugin_branch_src1[23]),
    .I0(decode_to_execute_PC[23]),
    .I1(execute_RS1[23]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_23_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_24_s1 (
    .F(execute_BranchPlugin_branch_src1[24]),
    .I0(decode_to_execute_PC[24]),
    .I1(execute_RS1[24]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_24_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_25_s1 (
    .F(execute_BranchPlugin_branch_src1[25]),
    .I0(decode_to_execute_PC[25]),
    .I1(execute_RS1[25]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_25_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_26_s1 (
    .F(execute_BranchPlugin_branch_src1[26]),
    .I0(decode_to_execute_PC[26]),
    .I1(execute_RS1[26]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_26_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_27_s1 (
    .F(execute_BranchPlugin_branch_src1[27]),
    .I0(decode_to_execute_PC[27]),
    .I1(execute_RS1[27]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_27_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_28_s1 (
    .F(execute_BranchPlugin_branch_src1[28]),
    .I0(decode_to_execute_PC[28]),
    .I1(execute_RS1[28]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_28_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_29_s1 (
    .F(execute_BranchPlugin_branch_src1[29]),
    .I0(decode_to_execute_PC[29]),
    .I1(execute_RS1[29]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_29_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_30_s1 (
    .F(execute_BranchPlugin_branch_src1[30]),
    .I0(decode_to_execute_PC[30]),
    .I1(execute_RS1[30]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_30_s1.INIT=16'hCAAA;
  LUT4 execute_BranchPlugin_branch_src1_31_s2 (
    .F(execute_BranchPlugin_branch_src1[31]),
    .I0(decode_to_execute_PC[31]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_31_s2.INIT=16'hCAAA;
  LUT4 memory_DivPlugin_rs1_31_s4 (
    .F(memory_DivPlugin_rs1_31_10),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam memory_DivPlugin_rs1_31_s4.INIT=16'hFF40;
  LUT4 n20645_s2 (
    .F(n20645_6),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_10) 
);
defparam n20645_s2.INIT=16'hBF00;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_1_8),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(CsrPlugin_pipelineLiberator_pcValids_2_8) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s3.INIT=16'hBF00;
  LUT4 _zz_decode_RS2_2_7_s7 (
    .F(_zz_decode_RS2_2_7_12),
    .I0(writeBack_MulPlugin_result[39]),
    .I1(memory_to_writeBack_MUL_LOW[7]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_7_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_8_s5 (
    .F(_zz_decode_RS2_2_8_9),
    .I0(writeBack_MulPlugin_result[40]),
    .I1(memory_to_writeBack_MUL_LOW[8]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_8_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_9_s5 (
    .F(_zz_decode_RS2_2_9_9),
    .I0(writeBack_MulPlugin_result[41]),
    .I1(memory_to_writeBack_MUL_LOW[9]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_9_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_10_s5 (
    .F(_zz_decode_RS2_2_10_9),
    .I0(writeBack_MulPlugin_result[42]),
    .I1(memory_to_writeBack_MUL_LOW[10]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_10_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_11_s5 (
    .F(_zz_decode_RS2_2_11_9),
    .I0(writeBack_MulPlugin_result[43]),
    .I1(memory_to_writeBack_MUL_LOW[11]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_11_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_12_s5 (
    .F(_zz_decode_RS2_2_12_9),
    .I0(writeBack_MulPlugin_result[44]),
    .I1(memory_to_writeBack_MUL_LOW[12]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_12_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_13_s5 (
    .F(_zz_decode_RS2_2_13_9),
    .I0(writeBack_MulPlugin_result[45]),
    .I1(memory_to_writeBack_MUL_LOW[13]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_13_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_14_s5 (
    .F(_zz_decode_RS2_2_14_9),
    .I0(writeBack_MulPlugin_result[46]),
    .I1(memory_to_writeBack_MUL_LOW[14]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_14_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_15_s9 (
    .F(_zz_decode_RS2_2_15_14),
    .I0(writeBack_MulPlugin_result[47]),
    .I1(memory_to_writeBack_MUL_LOW[15]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_15_s9.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_16_s7 (
    .F(_zz_decode_RS2_2_16_13),
    .I0(writeBack_MulPlugin_result[48]),
    .I1(memory_to_writeBack_MUL_LOW[16]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_16_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_17_s7 (
    .F(_zz_decode_RS2_2_17_13),
    .I0(writeBack_MulPlugin_result[49]),
    .I1(memory_to_writeBack_MUL_LOW[17]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_17_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_18_s7 (
    .F(_zz_decode_RS2_2_18_13),
    .I0(writeBack_MulPlugin_result[50]),
    .I1(memory_to_writeBack_MUL_LOW[18]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_18_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_19_s7 (
    .F(_zz_decode_RS2_2_19_13),
    .I0(writeBack_MulPlugin_result[51]),
    .I1(memory_to_writeBack_MUL_LOW[19]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_19_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_20_s7 (
    .F(_zz_decode_RS2_2_20_13),
    .I0(writeBack_MulPlugin_result[52]),
    .I1(memory_to_writeBack_MUL_LOW[20]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_20_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_21_s7 (
    .F(_zz_decode_RS2_2_21_13),
    .I0(writeBack_MulPlugin_result[53]),
    .I1(memory_to_writeBack_MUL_LOW[21]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_21_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_22_s7 (
    .F(_zz_decode_RS2_2_22_13),
    .I0(writeBack_MulPlugin_result[54]),
    .I1(memory_to_writeBack_MUL_LOW[22]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_22_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_23_s7 (
    .F(_zz_decode_RS2_2_23_13),
    .I0(writeBack_MulPlugin_result[55]),
    .I1(memory_to_writeBack_MUL_LOW[23]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_23_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_24_s7 (
    .F(_zz_decode_RS2_2_24_13),
    .I0(writeBack_MulPlugin_result[56]),
    .I1(memory_to_writeBack_MUL_LOW[24]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_24_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_25_s7 (
    .F(_zz_decode_RS2_2_25_13),
    .I0(writeBack_MulPlugin_result[57]),
    .I1(memory_to_writeBack_MUL_LOW[25]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_25_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_26_s7 (
    .F(_zz_decode_RS2_2_26_13),
    .I0(writeBack_MulPlugin_result[58]),
    .I1(memory_to_writeBack_MUL_LOW[26]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_26_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_27_s7 (
    .F(_zz_decode_RS2_2_27_13),
    .I0(writeBack_MulPlugin_result[59]),
    .I1(memory_to_writeBack_MUL_LOW[27]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_27_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_28_s7 (
    .F(_zz_decode_RS2_2_28_13),
    .I0(writeBack_MulPlugin_result[60]),
    .I1(memory_to_writeBack_MUL_LOW[28]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_28_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_29_s7 (
    .F(_zz_decode_RS2_2_29_13),
    .I0(writeBack_MulPlugin_result[61]),
    .I1(memory_to_writeBack_MUL_LOW[29]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_29_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_30_s7 (
    .F(_zz_decode_RS2_2_30_13),
    .I0(writeBack_MulPlugin_result[62]),
    .I1(memory_to_writeBack_MUL_LOW[30]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_30_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_31_s12 (
    .F(_zz_decode_RS2_2_31_19),
    .I0(writeBack_MulPlugin_result[63]),
    .I1(memory_to_writeBack_MUL_LOW[31]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s12.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_31_s13 (
    .F(_zz_decode_RS2_2_31_21),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(_zz_decode_RS2_2_7_5),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s13.INIT=16'h0004;
  LUT4 _zz_decode_RS2_2_0_s6 (
    .F(_zz_decode_RS2_2_0_11),
    .I0(writeBack_MulPlugin_result[32]),
    .I1(memory_to_writeBack_MUL_LOW[0]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_0_s6.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_1_s7 (
    .F(_zz_decode_RS2_2_1_12),
    .I0(writeBack_MulPlugin_result[33]),
    .I1(memory_to_writeBack_MUL_LOW[1]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_1_s7.INIT=16'hAAAC;
  LUT4 _zz_decode_RS2_2_2_s8 (
    .F(_zz_decode_RS2_2_2_14),
    .I0(writeBack_MulPlugin_result[34]),
    .I1(memory_to_writeBack_MUL_LOW[2]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_2_s8.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_3_s8 (
    .F(_zz_decode_RS2_2_3_14),
    .I0(writeBack_MulPlugin_result[35]),
    .I1(memory_to_writeBack_MUL_LOW[3]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_3_s8.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_4_s8 (
    .F(_zz_decode_RS2_2_4_14),
    .I0(writeBack_MulPlugin_result[36]),
    .I1(memory_to_writeBack_MUL_LOW[4]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_4_s8.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_5_s8 (
    .F(_zz_decode_RS2_2_5_14),
    .I0(writeBack_MulPlugin_result[37]),
    .I1(memory_to_writeBack_MUL_LOW[5]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_5_s8.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_6_s9 (
    .F(_zz_decode_RS2_2_6_15),
    .I0(writeBack_MulPlugin_result[38]),
    .I1(memory_to_writeBack_MUL_LOW[6]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_6_s9.INIT=16'h5553;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s575 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_688),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s575.INIT=16'h000B;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s576 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_690),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s576.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s577 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_692),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s577.INIT=16'hB000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s578 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_694),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SRC1[21]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s578.INIT=16'hACAA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s579 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_696),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SRC1[22]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s579.INIT=16'hACAA;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s580 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_698),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SRC1[26]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s580.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s581 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_700),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SRC1[17]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s581.INIT=16'h3533;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s582 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_702),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SRC1[17]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s582.INIT=16'h5355;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s583 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_704),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SRC1[22]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s583.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s584 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_706),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SRC1[21]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s584.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s585 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_708),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s585.INIT=16'h00EF;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s586 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_710),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(_zz_execute_SRC1[18]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s586.INIT=16'h00BA;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s587 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_712),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s587.INIT=8'h40;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s588 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_714),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_6) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s588.INIT=8'hB0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_31_6),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC1[31]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s2.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_15_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[15]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[16]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_15_s1.INIT=16'hFB40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_16_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[16]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[16]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_16_s1.INIT=16'hF4B0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_30_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[30]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(_zz_execute_SRC1[30]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_30_s1.INIT=16'hFB40;
  LUT4 n7_s3 (
    .F(n7_8),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SRC1[6]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n7_s3.INIT=16'h3533;
  LUT4 n7_s4 (
    .F(n7_10),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[24]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam n7_s4.INIT=16'hFB40;
  LUT4 n25_s3 (
    .F(n25_7),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[24]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam n25_s3.INIT=16'hF4B0;
  LUT4 n25_s4 (
    .F(n25_9),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SRC1[6]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n25_s4.INIT=16'hACAA;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[23]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam n8_s2.INIT=16'hFB40;
  LUT4 n24_s2 (
    .F(n24_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[23]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam n24_s2.INIT=16'hF4B0;
  LUT4 n11_s2 (
    .F(n11_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[20]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam n11_s2.INIT=16'hFB40;
  LUT4 n21_s2 (
    .F(n21_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[20]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam n21_s2.INIT=16'hF4B0;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[19]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam n12_s2.INIT=16'hFB40;
  LUT4 n20_s2 (
    .F(n20_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[19]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam n20_s2.INIT=16'hF4B0;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[18]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam n13_s2.INIT=16'hFB40;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[18]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam n19_s2.INIT=16'hF4B0;
  LUT4 n14_s2 (
    .F(n14_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[17]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam n14_s2.INIT=16'hFB40;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[17]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam n18_s2.INIT=16'hF4B0;
  LUT4 n30_s2 (
    .F(n30_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam n30_s2.INIT=16'hFB40;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n29_s2.INIT=16'hF4B0;
  LUT4 n28_s2 (
    .F(n28_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[27]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n28_s2.INIT=16'hF4B0;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s6 (
    .F(IBusCachedPlugin_fetchPc_output_fire_10),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s6.INIT=16'h1011;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_4_14),
    .I0(IBusCachedPlugin_fetchPc_pc_4_12),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s9.INIT=16'h5355;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_7_14),
    .I0(IBusCachedPlugin_fetchPc_pc_7_12),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s10.INIT=16'hACAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_10_16),
    .I0(IBusCachedPlugin_fetchPc_pc_10_14),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s11.INIT=16'hACAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_11_14),
    .I0(IBusCachedPlugin_fetchPc_pc_11_11),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s10.INIT=16'h5355;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_12_10),
    .I0(IBusCachedPlugin_fetchPc_pc_12_8),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s6.INIT=16'hA3AA;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_15_12),
    .I0(IBusCachedPlugin_fetchPc_pc_15_10),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s7.INIT=16'hACAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_16_12),
    .I0(IBusCachedPlugin_fetchPc_pc_16_10),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s7.INIT=16'hACAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_17_10),
    .I0(IBusCachedPlugin_fetchPc_pc_17_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s6.INIT=16'hA3AA;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_21_10),
    .I0(IBusCachedPlugin_fetchPc_pc_21_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s6.INIT=16'hACAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_24_11),
    .I0(IBusCachedPlugin_fetchPc_pc_24_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s7.INIT=16'h5355;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_26_10),
    .I0(IBusCachedPlugin_fetchPc_pc_26_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s6.INIT=16'h5355;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_28_10),
    .I0(IBusCachedPlugin_fetchPc_pc_28_8),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s6.INIT=16'hACAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s15 (
    .F(IBusCachedPlugin_fetchPc_pc_31_22),
    .I0(IBusCachedPlugin_fetchPc_pc_31_7),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s15.INIT=16'h5355;
  LUT4 IBusCachedPlugin_fetchPc_inc_s4 (
    .F(IBusCachedPlugin_fetchPc_inc_10),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(IBusCachedPlugin_fetchPc_pc_31_20) 
);
defparam IBusCachedPlugin_fetchPc_inc_s4.INIT=16'hBAFF;
  LUT3 IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3 (
    .F(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3.INIT=8'hB0;
  LUT3 n18974_s2 (
    .F(n18974_6),
    .I0(CsrPlugin_minstret_31_12),
    .I1(n18974_10),
    .I2(CsrPlugin_minstret[0]) 
);
defparam n18974_s2.INIT=8'hD8;
  LUT2 when_IBusCachedPlugin_l256_s3 (
    .F(when_IBusCachedPlugin_l256),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam when_IBusCachedPlugin_l256_s3.INIT=4'h4;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I2(n20306_8),
    .I3(n20236_5) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s4.INIT=16'hFEFF;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_28_14),
    .I0(_zz_memory_DivPlugin_div_result_3_27_10),
    .I1(_zz_memory_DivPlugin_div_result_3_26_10),
    .I2(_zz_memory_DivPlugin_div_result_3_24_9),
    .I3(_zz_memory_DivPlugin_div_result_3_25_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s7.INIT=16'h8000;
  LUT3 _zz_memory_DivPlugin_div_result_3_30_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_30_14),
    .I0(_zz_memory_DivPlugin_div_result_3_29_10),
    .I1(_zz_memory_DivPlugin_div_result_3_28_10),
    .I2(_zz_memory_DivPlugin_div_result_3_28_14) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s7.INIT=8'h80;
  LUT4 n19107_s2 (
    .F(n19107_6),
    .I0(CsrPlugin_mcycle[13]),
    .I1(CsrPlugin_mcycle[11]),
    .I2(CsrPlugin_mcycle[12]),
    .I3(n19110_6) 
);
defparam n19107_s2.INIT=16'h8000;
  LUT4 n22135_s6 (
    .F(n22135_11),
    .I0(n22112_13),
    .I1(n22135_7),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22135_s6.INIT=16'h8000;
  LUT4 n22145_s4 (
    .F(n22145_8),
    .I0(n22124_12),
    .I1(n22135_7),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam n22145_s4.INIT=16'h8000;
  LUT4 n26707_s1 (
    .F(n26707_5),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(n26643_4),
    .I2(memory_DivPlugin_div_counter_value[1]),
    .I3(when_MulDivIterativePlugin_l126_6) 
);
defparam n26707_s1.INIT=16'h0400;
  LUT4 _zz_dBus_cmd_ready_s4 (
    .F(_zz_dBus_cmd_ready_8),
    .I0(builder_fsm0_state),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_socbushandler_wishbone2axi1_cmd_done),
    .I3(main_socbushandler_wishbone2axi1_data_done) 
);
defparam _zz_dBus_cmd_ready_s4.INIT=16'h4000;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_8),
    .I0(decode_to_execute_PC_31_6),
    .I1(CsrPlugin_interrupt_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(decodeStage_hit_valid) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s3.INIT=16'h8000;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .I0(memory_to_writeBack_INSTRUCTION_29_10),
    .I1(CsrPlugin_interrupt_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(decodeStage_hit_valid) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_s3.INIT=16'h8000;
  LUT4 lastStageRegFileWrite_payload_data_7_s3 (
    .F(lastStageRegFileWrite_payload_data[7]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_7_10),
    .I2(_zz_decode_RS2_2_7_5),
    .I3(_zz_decode_RS2_2_31_15) 
);
defparam lastStageRegFileWrite_payload_data_7_s3.INIT=16'h5044;
  LUT3 CsrPlugin_mstatus_MIE_s4 (
    .F(CsrPlugin_mstatus_MIE_10),
    .I0(execute_CsrPlugin_csr_768),
    .I1(n26237_6),
    .I2(CsrPlugin_mstatus_MPP_1_10) 
);
defparam CsrPlugin_mstatus_MIE_s4.INIT=8'hF8;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s16 (
    .F(IBusCachedPlugin_fetchPc_pc_31_24),
    .I0(n1248_5),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s16.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s17 (
    .F(IBusCachedPlugin_fetchPc_pc_31_26),
    .I0(n1248_5),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(IBusCachedPlugin_fetchPc_pc_31_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s17.INIT=16'h00BF;
  LUT4 iBus_cmd_ready_s10 (
    .F(iBus_cmd_ready_15),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_10),
    .I1(builder_slave_sel_dec1_1_6),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_26),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_18) 
);
defparam iBus_cmd_ready_s10.INIT=16'hF800;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s4 (
    .F(DBusCachedPlugin_exceptionBus_valid),
    .I0(n1248_5),
    .I1(stageB_unaligned),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s4.INIT=16'h8000;
  LUT4 memory_arbitration_isValid_s5 (
    .F(memory_arbitration_isValid_11),
    .I0(stageB_unaligned),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(IBusCachedPlugin_fetchPc_pc_31_24) 
);
defparam memory_arbitration_isValid_s5.INIT=16'h7F00;
  LUT4 n20338_s6 (
    .F(n20338_11),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(execute_to_memory_BRANCH_CALC[1]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_BRANCH_DO) 
);
defparam n20338_s6.INIT=16'h1555;
  LUT4 n20576_s2 (
    .F(n20576_6),
    .I0(n20576_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I2(execute_CsrPlugin_csr_834),
    .I3(n26237_6) 
);
defparam n20576_s2.INIT=16'hCAAA;
  LUT4 n20575_s3 (
    .F(n20575_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(CsrPlugin_hadException),
    .I2(execute_CsrPlugin_csr_834),
    .I3(n26237_6) 
);
defparam n20575_s3.INIT=16'hA333;
  LUT4 execute_BranchPlugin_branch_src2_31_s3 (
    .F(execute_BranchPlugin_branch_src2[31]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_31_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_5_s3 (
    .F(execute_BranchPlugin_branch_src2[5]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[25]) 
);
defparam execute_BranchPlugin_branch_src2_5_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_6_s3 (
    .F(execute_BranchPlugin_branch_src2[6]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[26]) 
);
defparam execute_BranchPlugin_branch_src2_6_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_7_s3 (
    .F(execute_BranchPlugin_branch_src2[7]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[27]) 
);
defparam execute_BranchPlugin_branch_src2_7_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_8_s3 (
    .F(execute_BranchPlugin_branch_src2[8]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[28]) 
);
defparam execute_BranchPlugin_branch_src2_8_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_9_s3 (
    .F(execute_BranchPlugin_branch_src2[9]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[29]) 
);
defparam execute_BranchPlugin_branch_src2_9_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_10_s5 (
    .F(execute_BranchPlugin_branch_src2[10]),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[30]) 
);
defparam execute_BranchPlugin_branch_src2_10_s5.INIT=16'h8F00;
  LUT4 _zz_decode_RS2_2_15_s10 (
    .F(_zz_decode_RS2_2_15_16),
    .I0(_zz_decode_RS2_2_31_21),
    .I1(memory_to_writeBack_IS_MUL),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_15_s10.INIT=16'h1000;
  LUT4 when_IBusCachedPlugin_l256_s4 (
    .F(when_IBusCachedPlugin_l256_11),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(lineLoader_valid),
    .I3(lineLoader_write_tag_0_valid_5) 
);
defparam when_IBusCachedPlugin_l256_s4.INIT=16'h44F4;
  LUT4 n19121_s1 (
    .F(n19121_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(CsrPlugin_mcycle[0]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19121_s1.INIT=16'hA333;
  LUT4 n19118_s3 (
    .F(n19118_8),
    .I0(n19118_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19118_s3.INIT=16'hCAAA;
  LUT4 n19116_s2 (
    .F(n19116_6),
    .I0(n19116_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19116_s2.INIT=16'hCAAA;
  LUT4 n19115_s3 (
    .F(n19115_8),
    .I0(n19115_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19115_s3.INIT=16'hCAAA;
  LUT4 n19112_s2 (
    .F(n19112_6),
    .I0(n19112_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19112_s2.INIT=16'hCAAA;
  LUT4 n19109_s2 (
    .F(n19109_6),
    .I0(n19109_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19109_s2.INIT=16'hCAAA;
  LUT4 n19106_s2 (
    .F(n19106_6),
    .I0(n19106_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19106_s2.INIT=16'hCAAA;
  LUT4 n19104_s2 (
    .F(n19104_6),
    .I0(n19104_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19104_s2.INIT=16'hCAAA;
  LUT4 n19103_s3 (
    .F(n19103_8),
    .I0(n19103_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19103_s3.INIT=16'hCAAA;
  LUT4 n19101_s2 (
    .F(n19101_6),
    .I0(n19101_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19101_s2.INIT=16'hCAAA;
  LUT4 n19100_s2 (
    .F(n19100_6),
    .I0(n19100_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19100_s2.INIT=16'hCAAA;
  LUT4 n19098_s2 (
    .F(n19098_6),
    .I0(n19098_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19098_s2.INIT=16'hCAAA;
  LUT4 n19097_s3 (
    .F(n19097_8),
    .I0(n19097_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19097_s3.INIT=16'hCAAA;
  LUT4 n19096_s2 (
    .F(n19096_6),
    .I0(n19096_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19096_s2.INIT=16'hCAAA;
  LUT4 n19093_s3 (
    .F(n19093_7),
    .I0(n19093_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19093_s3.INIT=16'hCAAA;
  LUT4 n19092_s3 (
    .F(n19092_7),
    .I0(n19092_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19092_s3.INIT=16'hCAAA;
  LUT4 n19091_s5 (
    .F(n19091_10),
    .I0(n19091_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19091_s5.INIT=16'hCAAA;
  LUT4 n19090_s5 (
    .F(n19090_10),
    .I0(n19090_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I2(execute_CsrPlugin_csr_2816),
    .I3(n26237_6) 
);
defparam n19090_s5.INIT=16'hCAAA;
  LUT4 n19185_s2 (
    .F(n19185_6),
    .I0(n19185_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19185_s2.INIT=16'hCAAA;
  LUT4 n19183_s2 (
    .F(n19183_6),
    .I0(n19183_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19183_s2.INIT=16'hCAAA;
  LUT4 n19181_s2 (
    .F(n19181_6),
    .I0(n19181_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19181_s2.INIT=16'hCAAA;
  LUT4 n19180_s2 (
    .F(n19180_6),
    .I0(n19180_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19180_s2.INIT=16'hCAAA;
  LUT4 n19178_s3 (
    .F(n19178_7),
    .I0(n19178_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19178_s3.INIT=16'hCAAA;
  LUT4 n19176_s2 (
    .F(n19176_6),
    .I0(n19176_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19176_s2.INIT=16'hCAAA;
  LUT4 n19175_s2 (
    .F(n19175_6),
    .I0(n19175_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19175_s2.INIT=16'hCAAA;
  LUT4 n19173_s2 (
    .F(n19173_6),
    .I0(n19173_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19173_s2.INIT=16'hCAAA;
  LUT4 n19172_s2 (
    .F(n19172_6),
    .I0(n19172_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19172_s2.INIT=16'hCAAA;
  LUT4 n19171_s2 (
    .F(n19171_6),
    .I0(n19171_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19171_s2.INIT=16'hCAAA;
  LUT4 n19170_s3 (
    .F(n19170_7),
    .I0(n19170_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19170_s3.INIT=16'hCAAA;
  LUT4 n19168_s2 (
    .F(n19168_6),
    .I0(n19168_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19168_s2.INIT=16'hCAAA;
  LUT4 n19167_s2 (
    .F(n19167_6),
    .I0(n19167_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19167_s2.INIT=16'hCAAA;
  LUT4 n19165_s3 (
    .F(n19165_7),
    .I0(n19165_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19165_s3.INIT=16'hCAAA;
  LUT4 n19164_s4 (
    .F(n19164_9),
    .I0(n19164_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19164_s4.INIT=16'hCAAA;
  LUT4 n19163_s2 (
    .F(n19163_6),
    .I0(n19163_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19163_s2.INIT=16'hCAAA;
  LUT4 n19162_s5 (
    .F(n19162_10),
    .I0(n19162_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19162_s5.INIT=16'hCAAA;
  LUT4 n19161_s2 (
    .F(n19161_6),
    .I0(n19161_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19161_s2.INIT=16'hCAAA;
  LUT4 n19158_s2 (
    .F(n19158_6),
    .I0(n19158_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19158_s2.INIT=16'hCAAA;
  LUT4 n19157_s2 (
    .F(n19157_6),
    .I0(n19157_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19157_s2.INIT=16'hCAAA;
  LUT4 n19155_s2 (
    .F(n19155_6),
    .I0(n19155_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19155_s2.INIT=16'hCAAA;
  LUT4 n19154_s4 (
    .F(n19154_8),
    .I0(n19154_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I2(execute_CsrPlugin_csr_2944),
    .I3(n26237_6) 
);
defparam n19154_s4.INIT=16'hCAAA;
  LUT3 CsrPlugin_minstret_63_s4 (
    .F(CsrPlugin_minstret_63_10),
    .I0(HazardSimplePlugin_writeBackWrites_valid_4),
    .I1(execute_CsrPlugin_csr_2946),
    .I2(n26237_6) 
);
defparam CsrPlugin_minstret_63_s4.INIT=8'hEA;
  LUT4 n18942_s2 (
    .F(n18942_6),
    .I0(n18942_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18942_s2.INIT=16'hCAAA;
  LUT4 n18940_s2 (
    .F(n18940_6),
    .I0(n18940_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18940_s2.INIT=16'hCAAA;
  LUT4 n18938_s2 (
    .F(n18938_6),
    .I0(n18938_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18938_s2.INIT=16'hCAAA;
  LUT4 n18937_s2 (
    .F(n18937_6),
    .I0(n18937_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18937_s2.INIT=16'hCAAA;
  LUT4 n18935_s3 (
    .F(n18935_7),
    .I0(n18935_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18935_s3.INIT=16'hCAAA;
  LUT4 n18933_s2 (
    .F(n18933_6),
    .I0(n18933_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18933_s2.INIT=16'hCAAA;
  LUT4 n18932_s2 (
    .F(n18932_6),
    .I0(n18932_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18932_s2.INIT=16'hCAAA;
  LUT4 n18930_s2 (
    .F(n18930_6),
    .I0(n18930_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18930_s2.INIT=16'hCAAA;
  LUT4 n18929_s2 (
    .F(n18929_6),
    .I0(n18929_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18929_s2.INIT=16'hCAAA;
  LUT4 n18928_s2 (
    .F(n18928_6),
    .I0(n18928_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18928_s2.INIT=16'hCAAA;
  LUT4 n18927_s3 (
    .F(n18927_7),
    .I0(n18927_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18927_s3.INIT=16'hCAAA;
  LUT4 n18925_s2 (
    .F(n18925_6),
    .I0(n18925_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18925_s2.INIT=16'hCAAA;
  LUT4 n18924_s2 (
    .F(n18924_6),
    .I0(n18924_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18924_s2.INIT=16'hCAAA;
  LUT4 n18922_s3 (
    .F(n18922_7),
    .I0(n18922_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18922_s3.INIT=16'hCAAA;
  LUT4 n18921_s4 (
    .F(n18921_9),
    .I0(n18921_7),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18921_s4.INIT=16'hCAAA;
  LUT4 n18920_s2 (
    .F(n18920_6),
    .I0(n18920_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18920_s2.INIT=16'hCAAA;
  LUT4 n18919_s2 (
    .F(n18919_6),
    .I0(n18919_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18919_s2.INIT=16'hCAAA;
  LUT4 n18917_s3 (
    .F(n18917_7),
    .I0(n18917_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18917_s3.INIT=16'hCAAA;
  LUT4 n18915_s2 (
    .F(n18915_6),
    .I0(n18915_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18915_s2.INIT=16'hCAAA;
  LUT4 n18914_s2 (
    .F(n18914_6),
    .I0(n18914_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18914_s2.INIT=16'hCAAA;
  LUT4 n18912_s2 (
    .F(n18912_6),
    .I0(n18912_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18912_s2.INIT=16'hCAAA;
  LUT4 n18911_s4 (
    .F(n18911_8),
    .I0(n18911_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I2(execute_CsrPlugin_csr_2946),
    .I3(n26237_6) 
);
defparam n18911_s4.INIT=16'hCAAA;
  LUT3 CsrPlugin_minstret_31_s5 (
    .F(CsrPlugin_minstret_31_12),
    .I0(execute_CsrPlugin_csr_2818),
    .I1(n26237_6),
    .I2(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam CsrPlugin_minstret_31_s5.INIT=8'hF8;
  LUT4 n18974_s4 (
    .F(n18974_10),
    .I0(CsrPlugin_minstret[0]),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18974_s4.INIT=16'hC555;
  LUT4 n18971_s3 (
    .F(n18971_8),
    .I0(n18971_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18971_s3.INIT=16'hCAAA;
  LUT4 n18969_s2 (
    .F(n18969_6),
    .I0(n18969_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18969_s2.INIT=16'hCAAA;
  LUT4 n18968_s2 (
    .F(n18968_6),
    .I0(n18968_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18968_s2.INIT=16'hCAAA;
  LUT4 n18965_s3 (
    .F(n18965_8),
    .I0(n18965_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18965_s3.INIT=16'hCAAA;
  LUT4 n18962_s2 (
    .F(n18962_6),
    .I0(n18962_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18962_s2.INIT=16'hCAAA;
  LUT4 n18960_s2 (
    .F(n18960_6),
    .I0(n18960_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18960_s2.INIT=16'hCAAA;
  LUT4 n18957_s2 (
    .F(n18957_6),
    .I0(n18957_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18957_s2.INIT=16'hCAAA;
  LUT4 n18956_s2 (
    .F(n18956_6),
    .I0(n18956_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18956_s2.INIT=16'hCAAA;
  LUT4 n18954_s2 (
    .F(n18954_6),
    .I0(n18954_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18954_s2.INIT=16'hCAAA;
  LUT4 n18953_s2 (
    .F(n18953_6),
    .I0(n18953_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18953_s2.INIT=16'hCAAA;
  LUT4 n18951_s2 (
    .F(n18951_6),
    .I0(n18951_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18951_s2.INIT=16'hCAAA;
  LUT4 n18950_s2 (
    .F(n18950_6),
    .I0(n18950_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18950_s2.INIT=16'hCAAA;
  LUT4 n18948_s2 (
    .F(n18948_6),
    .I0(n18948_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18948_s2.INIT=16'hCAAA;
  LUT4 n18947_s2 (
    .F(n18947_6),
    .I0(n18947_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18947_s2.INIT=16'hCAAA;
  LUT4 n18945_s3 (
    .F(n18945_7),
    .I0(n18945_4),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18945_s3.INIT=16'hCAAA;
  LUT4 n18944_s3 (
    .F(n18944_8),
    .I0(n18944_6),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I2(execute_CsrPlugin_csr_2818),
    .I3(n26237_6) 
);
defparam n18944_s3.INIT=16'hCAAA;
  LUT3 n20611_s2 (
    .F(n20611_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(n26237_6) 
);
defparam n20611_s2.INIT=8'h80;
  LUT3 n20610_s2 (
    .F(n20610_7),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(execute_CsrPlugin_csr_833),
    .I2(n26237_6) 
);
defparam n20610_s2.INIT=8'h80;
  LUT4 n20609_s1 (
    .F(n20609_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20609_s1.INIT=16'hACCC;
  LUT4 n20608_s1 (
    .F(n20608_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(memory_to_writeBack_PC[3]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20608_s1.INIT=16'hACCC;
  LUT4 n20607_s1 (
    .F(n20607_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(memory_to_writeBack_PC[4]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20607_s1.INIT=16'hACCC;
  LUT4 n20606_s1 (
    .F(n20606_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20606_s1.INIT=16'hACCC;
  LUT4 n20605_s1 (
    .F(n20605_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(memory_to_writeBack_PC[6]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20605_s1.INIT=16'hACCC;
  LUT4 n20604_s1 (
    .F(n20604_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20604_s1.INIT=16'hACCC;
  LUT4 n20603_s1 (
    .F(n20603_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20603_s1.INIT=16'hACCC;
  LUT4 n20602_s1 (
    .F(n20602_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20602_s1.INIT=16'hACCC;
  LUT4 n20601_s1 (
    .F(n20601_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20601_s1.INIT=16'hACCC;
  LUT4 n20600_s1 (
    .F(n20600_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(memory_to_writeBack_PC[11]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20600_s1.INIT=16'hACCC;
  LUT4 n20599_s1 (
    .F(n20599_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20599_s1.INIT=16'hACCC;
  LUT4 n20598_s1 (
    .F(n20598_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20598_s1.INIT=16'hACCC;
  LUT4 n20597_s1 (
    .F(n20597_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(memory_to_writeBack_PC[14]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20597_s1.INIT=16'hACCC;
  LUT4 n20596_s1 (
    .F(n20596_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20596_s1.INIT=16'hACCC;
  LUT4 n20595_s1 (
    .F(n20595_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(memory_to_writeBack_PC[16]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20595_s1.INIT=16'hACCC;
  LUT4 n20594_s1 (
    .F(n20594_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(memory_to_writeBack_PC[17]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20594_s1.INIT=16'hACCC;
  LUT4 n20593_s1 (
    .F(n20593_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20593_s1.INIT=16'hACCC;
  LUT4 n20592_s1 (
    .F(n20592_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(memory_to_writeBack_PC[19]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20592_s1.INIT=16'hACCC;
  LUT4 n20591_s1 (
    .F(n20591_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(memory_to_writeBack_PC[20]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20591_s1.INIT=16'hACCC;
  LUT4 n20590_s1 (
    .F(n20590_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(memory_to_writeBack_PC[21]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20590_s1.INIT=16'hACCC;
  LUT4 n20589_s1 (
    .F(n20589_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(memory_to_writeBack_PC[22]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20589_s1.INIT=16'hACCC;
  LUT4 n20588_s1 (
    .F(n20588_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(memory_to_writeBack_PC[23]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20588_s1.INIT=16'hACCC;
  LUT4 n20587_s1 (
    .F(n20587_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(memory_to_writeBack_PC[24]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20587_s1.INIT=16'hACCC;
  LUT4 n20586_s1 (
    .F(n20586_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(memory_to_writeBack_PC[25]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20586_s1.INIT=16'hACCC;
  LUT4 n20585_s1 (
    .F(n20585_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(memory_to_writeBack_PC[26]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20585_s1.INIT=16'hACCC;
  LUT4 n20584_s1 (
    .F(n20584_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20584_s1.INIT=16'hACCC;
  LUT4 n20583_s1 (
    .F(n20583_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20583_s1.INIT=16'hACCC;
  LUT4 n20582_s1 (
    .F(n20582_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(memory_to_writeBack_PC[29]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20582_s1.INIT=16'hACCC;
  LUT4 n20581_s1 (
    .F(n20581_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20581_s1.INIT=16'hACCC;
  LUT4 n20580_s2 (
    .F(n20580_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(memory_to_writeBack_PC[31]),
    .I2(execute_CsrPlugin_csr_833),
    .I3(n26237_6) 
);
defparam n20580_s2.INIT=16'hACCC;
  LUT3 CsrPlugin_mtval_31_s4 (
    .F(CsrPlugin_mtval_31_10),
    .I0(CsrPlugin_hadException),
    .I1(execute_CsrPlugin_csr_835),
    .I2(n26237_6) 
);
defparam CsrPlugin_mtval_31_s4.INIT=8'hEA;
  LUT4 n20643_s1 (
    .F(n20643_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20643_s1.INIT=16'hACCC;
  LUT4 n20642_s1 (
    .F(n20642_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20642_s1.INIT=16'hACCC;
  LUT4 n20641_s1 (
    .F(n20641_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20641_s1.INIT=16'hACCC;
  LUT4 n20640_s1 (
    .F(n20640_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20640_s1.INIT=16'hACCC;
  LUT4 n20639_s1 (
    .F(n20639_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20639_s1.INIT=16'hACCC;
  LUT4 n20638_s1 (
    .F(n20638_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20638_s1.INIT=16'hACCC;
  LUT4 n20637_s1 (
    .F(n20637_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20637_s1.INIT=16'hACCC;
  LUT4 n20636_s1 (
    .F(n20636_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20636_s1.INIT=16'hACCC;
  LUT4 n20635_s1 (
    .F(n20635_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20635_s1.INIT=16'hACCC;
  LUT4 n20634_s1 (
    .F(n20634_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20634_s1.INIT=16'hACCC;
  LUT4 n20633_s1 (
    .F(n20633_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20633_s1.INIT=16'hACCC;
  LUT4 n20632_s1 (
    .F(n20632_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20632_s1.INIT=16'hACCC;
  LUT4 n20631_s1 (
    .F(n20631_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20631_s1.INIT=16'hACCC;
  LUT4 n20630_s1 (
    .F(n20630_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20630_s1.INIT=16'hACCC;
  LUT4 n20629_s1 (
    .F(n20629_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20629_s1.INIT=16'hACCC;
  LUT4 n20628_s1 (
    .F(n20628_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20628_s1.INIT=16'hACCC;
  LUT4 n20627_s1 (
    .F(n20627_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20627_s1.INIT=16'hACCC;
  LUT4 n20626_s1 (
    .F(n20626_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20626_s1.INIT=16'hACCC;
  LUT4 n20625_s1 (
    .F(n20625_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20625_s1.INIT=16'hACCC;
  LUT4 n20624_s1 (
    .F(n20624_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20624_s1.INIT=16'hACCC;
  LUT4 n20623_s1 (
    .F(n20623_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20623_s1.INIT=16'hACCC;
  LUT4 n20622_s1 (
    .F(n20622_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20622_s1.INIT=16'hACCC;
  LUT4 n20621_s1 (
    .F(n20621_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20621_s1.INIT=16'hACCC;
  LUT4 n20620_s1 (
    .F(n20620_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20620_s1.INIT=16'hACCC;
  LUT4 n20619_s1 (
    .F(n20619_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20619_s1.INIT=16'hACCC;
  LUT4 n20618_s1 (
    .F(n20618_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20618_s1.INIT=16'hACCC;
  LUT4 n20617_s1 (
    .F(n20617_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20617_s1.INIT=16'hACCC;
  LUT4 n20616_s1 (
    .F(n20616_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20616_s1.INIT=16'hACCC;
  LUT4 n20615_s1 (
    .F(n20615_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20615_s1.INIT=16'hACCC;
  LUT4 n20614_s1 (
    .F(n20614_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20614_s1.INIT=16'hACCC;
  LUT4 n20613_s1 (
    .F(n20613_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20613_s1.INIT=16'hACCC;
  LUT4 n20612_s2 (
    .F(n20612_6),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .I2(execute_CsrPlugin_csr_835),
    .I3(n26237_6) 
);
defparam n20612_s2.INIT=16'hACCC;
  DFFRE IBusCachedPlugin_fetchPc_pcReg_31_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[31]),
    .D(IBusCachedPlugin_fetchPc_pc[31]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_30_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[30]),
    .D(IBusCachedPlugin_fetchPc_pc[30]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_29_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[29]),
    .D(IBusCachedPlugin_fetchPc_pc[29]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_28_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[28]),
    .D(IBusCachedPlugin_fetchPc_pc[28]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_27_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[27]),
    .D(IBusCachedPlugin_fetchPc_pc[27]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_26_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[26]),
    .D(IBusCachedPlugin_fetchPc_pc[26]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_25_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[25]),
    .D(IBusCachedPlugin_fetchPc_pc[25]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_24_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[24]),
    .D(IBusCachedPlugin_fetchPc_pc[24]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_23_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[23]),
    .D(IBusCachedPlugin_fetchPc_pc[23]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_22_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[22]),
    .D(IBusCachedPlugin_fetchPc_pc[22]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_21_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[21]),
    .D(IBusCachedPlugin_fetchPc_pc[21]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_20_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[20]),
    .D(IBusCachedPlugin_fetchPc_pc[20]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_19_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[19]),
    .D(IBusCachedPlugin_fetchPc_pc[19]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_18_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[18]),
    .D(IBusCachedPlugin_fetchPc_pc[18]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_17_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[17]),
    .D(IBusCachedPlugin_fetchPc_pc[17]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_16_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[16]),
    .D(IBusCachedPlugin_fetchPc_pc[16]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_15_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[15]),
    .D(IBusCachedPlugin_fetchPc_pc[15]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_14_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[14]),
    .D(IBusCachedPlugin_fetchPc_pc[14]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_13_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[13]),
    .D(IBusCachedPlugin_fetchPc_pc[13]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_12_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[12]),
    .D(IBusCachedPlugin_fetchPc_pc[12]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_11_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[11]),
    .D(IBusCachedPlugin_fetchPc_pc[11]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_10_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[10]),
    .D(IBusCachedPlugin_fetchPc_pc[10]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_9_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[9]),
    .D(IBusCachedPlugin_fetchPc_pc[9]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_8_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[8]),
    .D(IBusCachedPlugin_fetchPc_pc[8]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_7_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[7]),
    .D(IBusCachedPlugin_fetchPc_pc[7]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_6_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[6]),
    .D(IBusCachedPlugin_fetchPc_pc[6]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_5_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[5]),
    .D(IBusCachedPlugin_fetchPc_pc[5]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_4_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[4]),
    .D(IBusCachedPlugin_fetchPc_pc[4]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_3_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[3]),
    .D(IBusCachedPlugin_fetchPc_pc[3]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_2_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[2]),
    .D(IBusCachedPlugin_fetchPc_pc[2]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(when_Fetcher_l160) 
);
  DFFRE IBusCachedPlugin_fetchPc_booted_s0 (
    .Q(IBusCachedPlugin_fetchPc_booted),
    .D(n19436_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rValidN_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .D(GND),
    .CLK(main_clkout0),
    .SET(n26410_3),
    .CE(dataCache_1_io_mem_cmd_valid) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid_s0 (
    .Q(main_cpu_dbus_stb),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFSE _zz_10_s0 (
    .Q(_zz_10),
    .D(main_cpu_reset),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_valid_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_valid),
    .D(HazardSimplePlugin_writeBackWrites_valid),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mie_MEIE_s0 (
    .Q(CsrPlugin_mie_MEIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26237_3) 
);
  DFFRE CsrPlugin_mie_MTIE_s0 (
    .Q(CsrPlugin_mie_MTIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26237_3) 
);
  DFFRE CsrPlugin_mie_MSIE_s0 (
    .Q(CsrPlugin_mie_MSIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26237_3) 
);
  DFFRE CsrPlugin_mcycle_63_s0 (
    .Q(CsrPlugin_mcycle[63]),
    .D(n19154_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_62_s0 (
    .Q(CsrPlugin_mcycle[62]),
    .D(n19155_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_61_s0 (
    .Q(CsrPlugin_mcycle[61]),
    .D(n19156_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_60_s0 (
    .Q(CsrPlugin_mcycle[60]),
    .D(n19157_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_59_s0 (
    .Q(CsrPlugin_mcycle[59]),
    .D(n19158_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_58_s0 (
    .Q(CsrPlugin_mcycle[58]),
    .D(n19159_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_57_s0 (
    .Q(CsrPlugin_mcycle[57]),
    .D(n19160_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_56_s0 (
    .Q(CsrPlugin_mcycle[56]),
    .D(n19161_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_55_s0 (
    .Q(CsrPlugin_mcycle[55]),
    .D(n19162_10),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_54_s0 (
    .Q(CsrPlugin_mcycle[54]),
    .D(n19163_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_53_s0 (
    .Q(CsrPlugin_mcycle[53]),
    .D(n19164_9),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_52_s0 (
    .Q(CsrPlugin_mcycle[52]),
    .D(n19165_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_51_s0 (
    .Q(CsrPlugin_mcycle[51]),
    .D(n19166_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_50_s0 (
    .Q(CsrPlugin_mcycle[50]),
    .D(n19167_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_49_s0 (
    .Q(CsrPlugin_mcycle[49]),
    .D(n19168_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_48_s0 (
    .Q(CsrPlugin_mcycle[48]),
    .D(n19169_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_47_s0 (
    .Q(CsrPlugin_mcycle[47]),
    .D(n19170_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_46_s0 (
    .Q(CsrPlugin_mcycle[46]),
    .D(n19171_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_45_s0 (
    .Q(CsrPlugin_mcycle[45]),
    .D(n19172_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_44_s0 (
    .Q(CsrPlugin_mcycle[44]),
    .D(n19173_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_43_s0 (
    .Q(CsrPlugin_mcycle[43]),
    .D(n19174_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_42_s0 (
    .Q(CsrPlugin_mcycle[42]),
    .D(n19175_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_41_s0 (
    .Q(CsrPlugin_mcycle[41]),
    .D(n19176_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_40_s0 (
    .Q(CsrPlugin_mcycle[40]),
    .D(n19177_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_39_s0 (
    .Q(CsrPlugin_mcycle[39]),
    .D(n19178_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_38_s0 (
    .Q(CsrPlugin_mcycle[38]),
    .D(n19179_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_37_s0 (
    .Q(CsrPlugin_mcycle[37]),
    .D(n19180_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_36_s0 (
    .Q(CsrPlugin_mcycle[36]),
    .D(n19181_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_35_s0 (
    .Q(CsrPlugin_mcycle[35]),
    .D(n19182_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_34_s0 (
    .Q(CsrPlugin_mcycle[34]),
    .D(n19183_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_33_s0 (
    .Q(CsrPlugin_mcycle[33]),
    .D(n19184_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_32_s0 (
    .Q(CsrPlugin_mcycle[32]),
    .D(n19185_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_31_s0 (
    .Q(CsrPlugin_mcycle[31]),
    .D(n19090_10),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_30_s0 (
    .Q(CsrPlugin_mcycle[30]),
    .D(n19091_10),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_29_s0 (
    .Q(CsrPlugin_mcycle[29]),
    .D(n19092_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_28_s0 (
    .Q(CsrPlugin_mcycle[28]),
    .D(n19093_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_27_s0 (
    .Q(CsrPlugin_mcycle[27]),
    .D(n19094_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_26_s0 (
    .Q(CsrPlugin_mcycle[26]),
    .D(n19095_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_25_s0 (
    .Q(CsrPlugin_mcycle[25]),
    .D(n19096_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_24_s0 (
    .Q(CsrPlugin_mcycle[24]),
    .D(n19097_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_23_s0 (
    .Q(CsrPlugin_mcycle[23]),
    .D(n19098_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_22_s0 (
    .Q(CsrPlugin_mcycle[22]),
    .D(n19099_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_21_s0 (
    .Q(CsrPlugin_mcycle[21]),
    .D(n19100_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_20_s0 (
    .Q(CsrPlugin_mcycle[20]),
    .D(n19101_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_19_s0 (
    .Q(CsrPlugin_mcycle[19]),
    .D(n19102_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_18_s0 (
    .Q(CsrPlugin_mcycle[18]),
    .D(n19103_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_17_s0 (
    .Q(CsrPlugin_mcycle[17]),
    .D(n19104_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_16_s0 (
    .Q(CsrPlugin_mcycle[16]),
    .D(n19105_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_15_s0 (
    .Q(CsrPlugin_mcycle[15]),
    .D(n19106_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_14_s0 (
    .Q(CsrPlugin_mcycle[14]),
    .D(n19107_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_13_s0 (
    .Q(CsrPlugin_mcycle[13]),
    .D(n19108_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_12_s0 (
    .Q(CsrPlugin_mcycle[12]),
    .D(n19109_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_11_s0 (
    .Q(CsrPlugin_mcycle[11]),
    .D(n19110_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_10_s0 (
    .Q(CsrPlugin_mcycle[10]),
    .D(n19111_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_9_s0 (
    .Q(CsrPlugin_mcycle[9]),
    .D(n19112_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_8_s0 (
    .Q(CsrPlugin_mcycle[8]),
    .D(n19113_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_7_s0 (
    .Q(CsrPlugin_mcycle[7]),
    .D(n19114_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_6_s0 (
    .Q(CsrPlugin_mcycle[6]),
    .D(n19115_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_5_s0 (
    .Q(CsrPlugin_mcycle[5]),
    .D(n19116_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_4_s0 (
    .Q(CsrPlugin_mcycle[4]),
    .D(n19117_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_3_s0 (
    .Q(CsrPlugin_mcycle[3]),
    .D(n19118_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_2_s0 (
    .Q(CsrPlugin_mcycle[2]),
    .D(n19119_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_1_s0 (
    .Q(CsrPlugin_mcycle[1]),
    .D(n19120_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mcycle_0_s0 (
    .Q(CsrPlugin_mcycle[0]),
    .D(n19121_5),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .CLK(main_clkout0),
    .RESET(n19648_4),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .D(n18978_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .D(n18981_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .D(n18983_4),
    .CLK(main_clkout0),
    .RESET(n26415_3),
    .CE(VCC) 
);
  DFFRE CsrPlugin_interrupt_valid_s0 (
    .Q(CsrPlugin_interrupt_valid),
    .D(n26210_3),
    .CLK(main_clkout0),
    .RESET(n19652_4),
    .CE(VCC) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_0_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_0),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n26418_7),
    .CE(CsrPlugin_pipelineLiberator_pcValids_0_8) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_1_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_1),
    .D(CsrPlugin_pipelineLiberator_pcValids_0),
    .CLK(main_clkout0),
    .RESET(n26418_7),
    .CE(CsrPlugin_pipelineLiberator_pcValids_1_8) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_2_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_2),
    .D(CsrPlugin_pipelineLiberator_pcValids_1),
    .CLK(main_clkout0),
    .RESET(n26418_7),
    .CE(CsrPlugin_pipelineLiberator_pcValids_2_8) 
);
  DFFRE CsrPlugin_hadException_s0 (
    .Q(CsrPlugin_hadException),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE execute_CsrPlugin_wfiWake_s0 (
    .Q(execute_CsrPlugin_wfiWake),
    .D(n26210_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_5_s0 (
    .Q(memory_DivPlugin_div_counter_value[5]),
    .D(n16290_1),
    .CLK(main_clkout0),
    .RESET(n26876_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_4_s0 (
    .Q(memory_DivPlugin_div_counter_value[4]),
    .D(n16291_1),
    .CLK(main_clkout0),
    .RESET(n26876_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_3_s0 (
    .Q(memory_DivPlugin_div_counter_value[3]),
    .D(n16292_1),
    .CLK(main_clkout0),
    .RESET(n26876_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_2_s0 (
    .Q(memory_DivPlugin_div_counter_value[2]),
    .D(n16293_1),
    .CLK(main_clkout0),
    .RESET(n26876_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_1_s0 (
    .Q(memory_DivPlugin_div_counter_value[1]),
    .D(n16294_1),
    .CLK(main_clkout0),
    .RESET(n26876_3),
    .CE(VCC) 
);
  DFFRE memory_DivPlugin_div_counter_value_0_s0 (
    .Q(memory_DivPlugin_div_counter_value[0]),
    .D(n16295_1),
    .CLK(main_clkout0),
    .RESET(n26876_3),
    .CE(VCC) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_31_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_30_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_29_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_28_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_27_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_26_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_25_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_24_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_23_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_22_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_21_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_20_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_19_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_18_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_17_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_16_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_15_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_14_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_13_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_12_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_11_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_10_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_9_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_8_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_7_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_6_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_5_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_4_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_3_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_2_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_1_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_0_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26368_3) 
);
  DFFRE _zz_iBusWishbone_ADR_2_s0 (
    .Q(main_cpu_ibus_adr[2]),
    .D(n19379_4),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26400_3) 
);
  DFFRE _zz_iBusWishbone_ADR_1_s0 (
    .Q(main_cpu_ibus_adr[1]),
    .D(n19380_4),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26400_3) 
);
  DFFRE _zz_iBusWishbone_ADR_0_s0 (
    .Q(main_cpu_ibus_adr[0]),
    .D(n19381_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(n26400_3) 
);
  DFFRE _zz_iBus_rsp_valid_s0 (
    .Q(_zz_iBus_rsp_valid),
    .D(n26400_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE _zz_dBusWishbone_ADR_2_s0 (
    .Q(_zz_dBusWishbone_ADR[2]),
    .D(n19394_9),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBusWishbone_ADR_1_s0 (
    .Q(_zz_dBusWishbone_ADR[1]),
    .D(n19395_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBusWishbone_ADR_0_s0 (
    .Q(_zz_dBusWishbone_ADR[0]),
    .D(n19396_10),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(_zz_dBus_cmd_ready) 
);
  DFFRE _zz_dBus_rsp_valid_s0 (
    .Q(_zz_dBus_rsp_valid),
    .D(n19402_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_31_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .D(IBusCachedPlugin_fetchPc_pcReg[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .D(IBusCachedPlugin_fetchPc_pcReg[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .D(IBusCachedPlugin_fetchPc_pcReg[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_28_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .D(IBusCachedPlugin_fetchPc_pcReg[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_27_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .D(IBusCachedPlugin_fetchPc_pcReg[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_26_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .D(IBusCachedPlugin_fetchPc_pcReg[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_25_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .D(IBusCachedPlugin_fetchPc_pcReg[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_24_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .D(IBusCachedPlugin_fetchPc_pcReg[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_23_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .D(IBusCachedPlugin_fetchPc_pcReg[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_22_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .D(IBusCachedPlugin_fetchPc_pcReg[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_21_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .D(IBusCachedPlugin_fetchPc_pcReg[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .D(IBusCachedPlugin_fetchPc_pcReg[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_19_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .D(IBusCachedPlugin_fetchPc_pcReg[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .D(IBusCachedPlugin_fetchPc_pcReg[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .D(IBusCachedPlugin_fetchPc_pcReg[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .D(IBusCachedPlugin_fetchPc_pcReg[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .D(IBusCachedPlugin_fetchPc_pcReg[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .D(IBusCachedPlugin_fetchPc_pcReg[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .D(IBusCachedPlugin_fetchPc_pcReg[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .D(IBusCachedPlugin_fetchPc_pcReg[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_11_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .D(IBusCachedPlugin_fetchPc_pcReg[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_10_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .D(IBusCachedPlugin_fetchPc_pcReg[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_9_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .D(IBusCachedPlugin_fetchPc_pcReg[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_8_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .D(IBusCachedPlugin_fetchPc_pcReg[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_7_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .D(IBusCachedPlugin_fetchPc_pcReg[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_6_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .D(IBusCachedPlugin_fetchPc_pcReg[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_5_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .D(IBusCachedPlugin_fetchPc_pcReg[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_4_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .D(IBusCachedPlugin_fetchPc_pcReg[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_3_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .D(IBusCachedPlugin_fetchPc_pcReg[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_2_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .D(IBusCachedPlugin_fetchPc_pcReg[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_wr_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .D(stageB_request_wr),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .D(dataCache_1_io_mem_cmd_payload_address[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .D(dataCache_1_io_mem_cmd_payload_address[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .D(dataCache_1_io_mem_cmd_payload_address[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .D(dataCache_1_io_mem_cmd_payload_address[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .D(dataCache_1_io_mem_cmd_payload_address[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .D(dataCache_1_io_mem_cmd_payload_address[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .D(dataCache_1_io_mem_cmd_payload_address[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .D(dataCache_1_io_mem_cmd_payload_address[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .D(dataCache_1_io_mem_cmd_payload_address[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .D(dataCache_1_io_mem_cmd_payload_address[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .D(dataCache_1_io_mem_cmd_payload_address[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .D(dataCache_1_io_mem_cmd_payload_address[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .D(dataCache_1_io_mem_cmd_payload_address[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .D(dataCache_1_io_mem_cmd_payload_address[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .D(dataCache_1_io_mem_cmd_payload_address[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .D(dataCache_1_io_mem_cmd_payload_address[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .D(dataCache_1_io_mem_cmd_payload_address[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .D(dataCache_1_io_mem_cmd_payload_address[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .D(dataCache_1_io_mem_cmd_payload_address[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .D(dataCache_1_io_mem_cmd_payload_address[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .D(dataCache_1_io_mem_cmd_payload_address[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .D(dataCache_1_io_mem_cmd_payload_address[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .D(dataCache_1_io_mem_cmd_payload_address[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .D(dataCache_1_io_mem_cmd_payload_address[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .D(dataCache_1_io_mem_cmd_payload_address[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .D(dataCache_1_io_mem_cmd_payload_address[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .D(dataCache_1_io_mem_cmd_payload_address[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .D(stageB_mmuRsp_physicalAddress[4]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .D(stageB_mmuRsp_physicalAddress[3]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .D(stageB_mmuRsp_physicalAddress[2]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .D(dataCache_1_io_mem_cmd_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .D(dataCache_1_io_mem_cmd_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .D(dataCache_1_io_mem_cmd_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .D(dataCache_1_io_mem_cmd_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .D(dataCache_1_io_mem_cmd_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .D(dataCache_1_io_mem_cmd_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .D(dataCache_1_io_mem_cmd_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .D(dataCache_1_io_mem_cmd_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .D(dataCache_1_io_mem_cmd_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .D(dataCache_1_io_mem_cmd_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .D(dataCache_1_io_mem_cmd_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .D(dataCache_1_io_mem_cmd_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .D(dataCache_1_io_mem_cmd_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .D(dataCache_1_io_mem_cmd_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .D(dataCache_1_io_mem_cmd_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .D(dataCache_1_io_mem_cmd_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .D(dataCache_1_io_mem_cmd_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .D(dataCache_1_io_mem_cmd_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .D(dataCache_1_io_mem_cmd_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .D(dataCache_1_io_mem_cmd_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .D(dataCache_1_io_mem_cmd_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .D(dataCache_1_io_mem_cmd_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .D(dataCache_1_io_mem_cmd_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .D(dataCache_1_io_mem_cmd_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .D(dataCache_1_io_mem_cmd_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .D(dataCache_1_io_mem_cmd_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .D(dataCache_1_io_mem_cmd_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .D(dataCache_1_io_mem_cmd_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .D(dataCache_1_io_mem_cmd_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .D(dataCache_1_io_mem_cmd_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .D(dataCache_1_io_mem_cmd_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_data_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .D(dataCache_1_io_mem_cmd_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .D(dataCache_1_io_mem_cmd_payload_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .D(dataCache_1_io_mem_cmd_payload_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .D(dataCache_1_io_mem_cmd_payload_mask[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .D(dataCache_1_io_mem_cmd_payload_mask[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .D(n1546_5),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_size_2_8),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .D(stageB_request_size[1]),
    .CLK(main_clkout0),
    .RESET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .D(stageB_request_size[0]),
    .CLK(main_clkout0),
    .SET(io_mem_cmd_payload_address_4_5),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_s0 (
    .Q(main_cpu_dbus_we),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_31_s0 (
    .Q(main_cpu_dbus_adr[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_30_s0 (
    .Q(main_cpu_dbus_adr[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_29_s0 (
    .Q(main_cpu_dbus_adr[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_28_s0 (
    .Q(main_cpu_dbus_adr[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_27_s0 (
    .Q(main_cpu_dbus_adr[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_26_s0 (
    .Q(main_cpu_dbus_adr[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_25_s0 (
    .Q(main_cpu_dbus_adr[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_24_s0 (
    .Q(main_cpu_dbus_adr[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_23_s0 (
    .Q(main_cpu_dbus_adr[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_22_s0 (
    .Q(main_cpu_dbus_adr[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_21_s0 (
    .Q(main_cpu_dbus_adr[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_20_s0 (
    .Q(main_cpu_dbus_adr[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_19_s0 (
    .Q(main_cpu_dbus_adr[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_18_s0 (
    .Q(main_cpu_dbus_adr[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_17_s0 (
    .Q(main_cpu_dbus_adr[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_16_s0 (
    .Q(main_cpu_dbus_adr[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_15_s0 (
    .Q(main_cpu_dbus_adr[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_14_s0 (
    .Q(main_cpu_dbus_adr[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_13_s0 (
    .Q(main_cpu_dbus_adr[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_12_s0 (
    .Q(main_cpu_dbus_adr[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_11_s0 (
    .Q(main_cpu_dbus_adr[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_10_s0 (
    .Q(main_cpu_dbus_adr[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_9_s0 (
    .Q(main_cpu_dbus_adr[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_8_s0 (
    .Q(main_cpu_dbus_adr[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_7_s0 (
    .Q(main_cpu_dbus_adr[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_6_s0 (
    .Q(main_cpu_dbus_adr[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_5_s0 (
    .Q(main_cpu_dbus_adr[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_31_s0 (
    .Q(main_cpu_dbus_dat_w[31]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_30_s0 (
    .Q(main_cpu_dbus_dat_w[30]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_29_s0 (
    .Q(main_cpu_dbus_dat_w[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_28_s0 (
    .Q(main_cpu_dbus_dat_w[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_27_s0 (
    .Q(main_cpu_dbus_dat_w[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_26_s0 (
    .Q(main_cpu_dbus_dat_w[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_25_s0 (
    .Q(main_cpu_dbus_dat_w[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_24_s0 (
    .Q(main_cpu_dbus_dat_w[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_23_s0 (
    .Q(main_cpu_dbus_dat_w[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_22_s0 (
    .Q(main_cpu_dbus_dat_w[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_21_s0 (
    .Q(main_cpu_dbus_dat_w[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0 (
    .Q(main_cpu_dbus_dat_w[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_19_s0 (
    .Q(main_cpu_dbus_dat_w[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_18_s0 (
    .Q(main_cpu_dbus_dat_w[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_17_s0 (
    .Q(main_cpu_dbus_dat_w[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_16_s0 (
    .Q(main_cpu_dbus_dat_w[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_15_s0 (
    .Q(main_cpu_dbus_dat_w[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_14_s0 (
    .Q(main_cpu_dbus_dat_w[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_13_s0 (
    .Q(main_cpu_dbus_dat_w[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_12_s0 (
    .Q(main_cpu_dbus_dat_w[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_11_s0 (
    .Q(main_cpu_dbus_dat_w[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_10_s0 (
    .Q(main_cpu_dbus_dat_w[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_9_s0 (
    .Q(main_cpu_dbus_dat_w[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_8_s0 (
    .Q(main_cpu_dbus_dat_w[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_7_s0 (
    .Q(main_cpu_dbus_dat_w[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_6_s0 (
    .Q(main_cpu_dbus_dat_w[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_5_s0 (
    .Q(main_cpu_dbus_dat_w[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_4_s0 (
    .Q(main_cpu_dbus_dat_w[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_3_s0 (
    .Q(main_cpu_dbus_dat_w[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_2_s0 (
    .Q(main_cpu_dbus_dat_w[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_1_s0 (
    .Q(main_cpu_dbus_dat_w[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_0_s0 (
    .Q(main_cpu_dbus_dat_w[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .D(memory_to_writeBack_INSTRUCTION[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .D(memory_to_writeBack_INSTRUCTION[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .D(memory_to_writeBack_INSTRUCTION[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .D(memory_to_writeBack_INSTRUCTION[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_address_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .D(memory_to_writeBack_INSTRUCTION[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_31_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .D(_zz_decode_RS2_2[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_30_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .D(_zz_decode_RS2_2[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_29_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .D(_zz_decode_RS2_2[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_28_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .D(_zz_decode_RS2_2[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_27_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .D(_zz_decode_RS2_2[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_26_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .D(_zz_decode_RS2_2[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_25_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .D(_zz_decode_RS2_2[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_24_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .D(_zz_decode_RS2_2[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_23_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .D(_zz_decode_RS2_2[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_22_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .D(_zz_decode_RS2_2[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_21_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .D(_zz_decode_RS2_2[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_20_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .D(_zz_decode_RS2_2[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_19_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .D(_zz_decode_RS2_2[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_18_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .D(_zz_decode_RS2_2[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_17_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .D(_zz_decode_RS2_2[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_16_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .D(_zz_decode_RS2_2[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_15_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .D(_zz_decode_RS2_2[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_14_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .D(_zz_decode_RS2_2[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_13_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .D(_zz_decode_RS2_2[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_12_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .D(_zz_decode_RS2_2[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_11_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .D(_zz_decode_RS2_2[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_10_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .D(_zz_decode_RS2_2[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_9_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .D(_zz_decode_RS2_2[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_8_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .D(_zz_decode_RS2_2[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_7_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .D(_zz_decode_RS2_2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_6_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .D(_zz_decode_RS2_2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_5_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .D(_zz_decode_RS2_2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .D(_zz_decode_RS2_2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .D(_zz_decode_RS2_2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .D(_zz_decode_RS2_2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .D(_zz_decode_RS2_2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE HazardSimplePlugin_writeBackBuffer_payload_data_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .D(_zz_decode_RS2_2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mip_MEIP_s0 (
    .Q(CsrPlugin_mip_MEIP),
    .D(externalInterrupt),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE CsrPlugin_mip_MSIP_s0 (
    .Q(CsrPlugin_mip_MSIP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(n22169_4),
    .CE(VCC) 
);
  DFFSE CsrPlugin_interrupt_code_3_s0 (
    .Q(CsrPlugin_interrupt_code[3]),
    .D(GND),
    .CLK(main_clkout0),
    .SET(n20388_4),
    .CE(CsrPlugin_interrupt_code_3_6) 
);
  DFFRE memory_DivPlugin_div_done_s0 (
    .Q(memory_DivPlugin_div_done),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(when_MulDivIterativePlugin_l126) 
);
  DFFRE memory_DivPlugin_accumulator_31_s0 (
    .Q(memory_DivPlugin_accumulator[31]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_30_s0 (
    .Q(memory_DivPlugin_accumulator[30]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_29_s0 (
    .Q(memory_DivPlugin_accumulator[29]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_28_s0 (
    .Q(memory_DivPlugin_accumulator[28]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_27_s0 (
    .Q(memory_DivPlugin_accumulator[27]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_26_s0 (
    .Q(memory_DivPlugin_accumulator[26]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_25_s0 (
    .Q(memory_DivPlugin_accumulator[25]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_24_s0 (
    .Q(memory_DivPlugin_accumulator[24]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_23_s0 (
    .Q(memory_DivPlugin_accumulator[23]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_22_s0 (
    .Q(memory_DivPlugin_accumulator[22]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_21_s0 (
    .Q(memory_DivPlugin_accumulator[21]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_20_s0 (
    .Q(memory_DivPlugin_accumulator[20]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_19_s0 (
    .Q(memory_DivPlugin_accumulator[19]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_18_s0 (
    .Q(memory_DivPlugin_accumulator[18]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_17_s0 (
    .Q(memory_DivPlugin_accumulator[17]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_16_s0 (
    .Q(memory_DivPlugin_accumulator[16]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_15_s0 (
    .Q(memory_DivPlugin_accumulator[15]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_14_s0 (
    .Q(memory_DivPlugin_accumulator[14]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_13_s0 (
    .Q(memory_DivPlugin_accumulator[13]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_12_s0 (
    .Q(memory_DivPlugin_accumulator[12]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_11_s0 (
    .Q(memory_DivPlugin_accumulator[11]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_10_s0 (
    .Q(memory_DivPlugin_accumulator[10]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_9_s0 (
    .Q(memory_DivPlugin_accumulator[9]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_8_s0 (
    .Q(memory_DivPlugin_accumulator[8]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_7_s0 (
    .Q(memory_DivPlugin_accumulator[7]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_6_s0 (
    .Q(memory_DivPlugin_accumulator[6]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_5_s0 (
    .Q(memory_DivPlugin_accumulator[5]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_4_s0 (
    .Q(memory_DivPlugin_accumulator[4]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_3_s0 (
    .Q(memory_DivPlugin_accumulator[3]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_2_s0 (
    .Q(memory_DivPlugin_accumulator[2]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_1_s0 (
    .Q(memory_DivPlugin_accumulator[1]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_accumulator_0_s0 (
    .Q(memory_DivPlugin_accumulator[0]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .CLK(main_clkout0),
    .RESET(n20645_6),
    .CE(n26643_4) 
);
  DFFRE memory_DivPlugin_div_result_31_s0 (
    .Q(memory_DivPlugin_div_result[31]),
    .D(_zz_memory_DivPlugin_div_result_3[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_30_s0 (
    .Q(memory_DivPlugin_div_result[30]),
    .D(_zz_memory_DivPlugin_div_result_3[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_29_s0 (
    .Q(memory_DivPlugin_div_result[29]),
    .D(_zz_memory_DivPlugin_div_result_3[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_28_s0 (
    .Q(memory_DivPlugin_div_result[28]),
    .D(_zz_memory_DivPlugin_div_result_3[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_27_s0 (
    .Q(memory_DivPlugin_div_result[27]),
    .D(_zz_memory_DivPlugin_div_result_3[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_26_s0 (
    .Q(memory_DivPlugin_div_result[26]),
    .D(_zz_memory_DivPlugin_div_result_3[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_25_s0 (
    .Q(memory_DivPlugin_div_result[25]),
    .D(_zz_memory_DivPlugin_div_result_3[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_24_s0 (
    .Q(memory_DivPlugin_div_result[24]),
    .D(_zz_memory_DivPlugin_div_result_3[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_23_s0 (
    .Q(memory_DivPlugin_div_result[23]),
    .D(_zz_memory_DivPlugin_div_result_3[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_22_s0 (
    .Q(memory_DivPlugin_div_result[22]),
    .D(_zz_memory_DivPlugin_div_result_3[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_21_s0 (
    .Q(memory_DivPlugin_div_result[21]),
    .D(_zz_memory_DivPlugin_div_result_3[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_20_s0 (
    .Q(memory_DivPlugin_div_result[20]),
    .D(_zz_memory_DivPlugin_div_result_3[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_19_s0 (
    .Q(memory_DivPlugin_div_result[19]),
    .D(_zz_memory_DivPlugin_div_result_3[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_18_s0 (
    .Q(memory_DivPlugin_div_result[18]),
    .D(_zz_memory_DivPlugin_div_result_3[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_17_s0 (
    .Q(memory_DivPlugin_div_result[17]),
    .D(_zz_memory_DivPlugin_div_result_3[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_16_s0 (
    .Q(memory_DivPlugin_div_result[16]),
    .D(_zz_memory_DivPlugin_div_result_3[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_15_s0 (
    .Q(memory_DivPlugin_div_result[15]),
    .D(_zz_memory_DivPlugin_div_result_3[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_14_s0 (
    .Q(memory_DivPlugin_div_result[14]),
    .D(_zz_memory_DivPlugin_div_result_3[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_13_s0 (
    .Q(memory_DivPlugin_div_result[13]),
    .D(_zz_memory_DivPlugin_div_result_3[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_12_s0 (
    .Q(memory_DivPlugin_div_result[12]),
    .D(_zz_memory_DivPlugin_div_result_3[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_11_s0 (
    .Q(memory_DivPlugin_div_result[11]),
    .D(_zz_memory_DivPlugin_div_result_3[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_10_s0 (
    .Q(memory_DivPlugin_div_result[10]),
    .D(_zz_memory_DivPlugin_div_result_3[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_9_s0 (
    .Q(memory_DivPlugin_div_result[9]),
    .D(_zz_memory_DivPlugin_div_result_3[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_8_s0 (
    .Q(memory_DivPlugin_div_result[8]),
    .D(_zz_memory_DivPlugin_div_result_3[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_7_s0 (
    .Q(memory_DivPlugin_div_result[7]),
    .D(_zz_memory_DivPlugin_div_result_3[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_6_s0 (
    .Q(memory_DivPlugin_div_result[6]),
    .D(_zz_memory_DivPlugin_div_result_3[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_5_s0 (
    .Q(memory_DivPlugin_div_result[5]),
    .D(_zz_memory_DivPlugin_div_result_3[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_4_s0 (
    .Q(memory_DivPlugin_div_result[4]),
    .D(_zz_memory_DivPlugin_div_result_3[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_3_s0 (
    .Q(memory_DivPlugin_div_result[3]),
    .D(_zz_memory_DivPlugin_div_result_3[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_2_s0 (
    .Q(memory_DivPlugin_div_result[2]),
    .D(_zz_memory_DivPlugin_div_result_3[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_1_s0 (
    .Q(memory_DivPlugin_div_result[1]),
    .D(_zz_memory_DivPlugin_div_result_3[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_div_result_0_s0 (
    .Q(memory_DivPlugin_div_result[0]),
    .D(_zz_memory_DivPlugin_div_result_3_0_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26707_5) 
);
  DFFRE memory_DivPlugin_rs2_31_s0 (
    .Q(memory_DivPlugin_rs2[31]),
    .D(n21035_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_30_s0 (
    .Q(memory_DivPlugin_rs2[30]),
    .D(n21036_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_29_s0 (
    .Q(memory_DivPlugin_rs2[29]),
    .D(n21037_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_28_s0 (
    .Q(memory_DivPlugin_rs2[28]),
    .D(n21038_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_27_s0 (
    .Q(memory_DivPlugin_rs2[27]),
    .D(n21039_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_26_s0 (
    .Q(memory_DivPlugin_rs2[26]),
    .D(n21040_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_25_s0 (
    .Q(memory_DivPlugin_rs2[25]),
    .D(n21041_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_24_s0 (
    .Q(memory_DivPlugin_rs2[24]),
    .D(n21042_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_23_s0 (
    .Q(memory_DivPlugin_rs2[23]),
    .D(n21043_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_22_s0 (
    .Q(memory_DivPlugin_rs2[22]),
    .D(n21044_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_21_s0 (
    .Q(memory_DivPlugin_rs2[21]),
    .D(n21045_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_20_s0 (
    .Q(memory_DivPlugin_rs2[20]),
    .D(n21046_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_19_s0 (
    .Q(memory_DivPlugin_rs2[19]),
    .D(n21047_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_18_s0 (
    .Q(memory_DivPlugin_rs2[18]),
    .D(n21048_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_17_s0 (
    .Q(memory_DivPlugin_rs2[17]),
    .D(n21049_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_16_s0 (
    .Q(memory_DivPlugin_rs2[16]),
    .D(n21050_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_15_s0 (
    .Q(memory_DivPlugin_rs2[15]),
    .D(n21051_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_14_s0 (
    .Q(memory_DivPlugin_rs2[14]),
    .D(n21052_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_13_s0 (
    .Q(memory_DivPlugin_rs2[13]),
    .D(n21053_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_12_s0 (
    .Q(memory_DivPlugin_rs2[12]),
    .D(n21054_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_11_s0 (
    .Q(memory_DivPlugin_rs2[11]),
    .D(n21055_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_10_s0 (
    .Q(memory_DivPlugin_rs2[10]),
    .D(n21056_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_9_s0 (
    .Q(memory_DivPlugin_rs2[9]),
    .D(n21057_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_8_s0 (
    .Q(memory_DivPlugin_rs2[8]),
    .D(n21058_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_7_s0 (
    .Q(memory_DivPlugin_rs2[7]),
    .D(n21059_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_6_s0 (
    .Q(memory_DivPlugin_rs2[6]),
    .D(n21060_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_5_s0 (
    .Q(memory_DivPlugin_rs2[5]),
    .D(n21061_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_4_s0 (
    .Q(memory_DivPlugin_rs2[4]),
    .D(n21062_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_3_s0 (
    .Q(memory_DivPlugin_rs2[3]),
    .D(n21063_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_2_s0 (
    .Q(memory_DivPlugin_rs2[2]),
    .D(n21064_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_1_s0 (
    .Q(memory_DivPlugin_rs2[1]),
    .D(n21065_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_rs2_0_s0 (
    .Q(memory_DivPlugin_rs2[0]),
    .D(execute_RS2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_DivPlugin_div_needRevert_s0 (
    .Q(memory_DivPlugin_div_needRevert),
    .D(n21075_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE externalInterruptArray_regNext_2_s0 (
    .Q(externalInterruptArray_regNext[2]),
    .D(main_watchdog_enable_storage),
    .CLK(main_clkout0),
    .RESET(externalInterruptArray_regNext_2_7),
    .CE(VCC) 
);
  DFFRE externalInterruptArray_regNext_1_s0 (
    .Q(externalInterruptArray_regNext[1]),
    .D(main_timer_enable_storage),
    .CLK(main_clkout0),
    .RESET(externalInterruptArray_regNext_1_7),
    .CE(VCC) 
);
  DFFSE externalInterruptArray_regNext_0_s0 (
    .Q(externalInterruptArray_regNext[0]),
    .D(n7557_3),
    .CLK(main_clkout0),
    .SET(n7556_3),
    .CE(VCC) 
);
  DFFRE decode_to_execute_PC_31_s0 (
    .Q(decode_to_execute_PC[31]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_30_s0 (
    .Q(decode_to_execute_PC[30]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_29_s0 (
    .Q(decode_to_execute_PC[29]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_28_s0 (
    .Q(decode_to_execute_PC[28]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_27_s0 (
    .Q(decode_to_execute_PC[27]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_26_s0 (
    .Q(decode_to_execute_PC[26]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_25_s0 (
    .Q(decode_to_execute_PC[25]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_24_s0 (
    .Q(decode_to_execute_PC[24]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_23_s0 (
    .Q(decode_to_execute_PC[23]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_22_s0 (
    .Q(decode_to_execute_PC[22]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_21_s0 (
    .Q(decode_to_execute_PC[21]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_20_s0 (
    .Q(decode_to_execute_PC[20]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_19_s0 (
    .Q(decode_to_execute_PC[19]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_18_s0 (
    .Q(decode_to_execute_PC[18]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_17_s0 (
    .Q(decode_to_execute_PC[17]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_16_s0 (
    .Q(decode_to_execute_PC[16]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_15_s0 (
    .Q(decode_to_execute_PC[15]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_14_s0 (
    .Q(decode_to_execute_PC[14]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_13_s0 (
    .Q(decode_to_execute_PC[13]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_12_s0 (
    .Q(decode_to_execute_PC[12]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_11_s0 (
    .Q(decode_to_execute_PC[11]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_10_s0 (
    .Q(decode_to_execute_PC[10]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_9_s0 (
    .Q(decode_to_execute_PC[9]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_8_s0 (
    .Q(decode_to_execute_PC[8]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_7_s0 (
    .Q(decode_to_execute_PC[7]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_6_s0 (
    .Q(decode_to_execute_PC[6]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_5_s0 (
    .Q(decode_to_execute_PC[5]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_4_s0 (
    .Q(decode_to_execute_PC[4]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_3_s0 (
    .Q(decode_to_execute_PC[3]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PC_2_s0 (
    .Q(decode_to_execute_PC[2]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_PC_31_s0 (
    .Q(execute_to_memory_PC[31]),
    .D(decode_to_execute_PC[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_30_s0 (
    .Q(execute_to_memory_PC[30]),
    .D(decode_to_execute_PC[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_29_s0 (
    .Q(execute_to_memory_PC[29]),
    .D(decode_to_execute_PC[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_28_s0 (
    .Q(execute_to_memory_PC[28]),
    .D(decode_to_execute_PC[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_27_s0 (
    .Q(execute_to_memory_PC[27]),
    .D(decode_to_execute_PC[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_26_s0 (
    .Q(execute_to_memory_PC[26]),
    .D(decode_to_execute_PC[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_25_s0 (
    .Q(execute_to_memory_PC[25]),
    .D(decode_to_execute_PC[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_24_s0 (
    .Q(execute_to_memory_PC[24]),
    .D(decode_to_execute_PC[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_23_s0 (
    .Q(execute_to_memory_PC[23]),
    .D(decode_to_execute_PC[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_22_s0 (
    .Q(execute_to_memory_PC[22]),
    .D(decode_to_execute_PC[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_21_s0 (
    .Q(execute_to_memory_PC[21]),
    .D(decode_to_execute_PC[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_20_s0 (
    .Q(execute_to_memory_PC[20]),
    .D(decode_to_execute_PC[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_19_s0 (
    .Q(execute_to_memory_PC[19]),
    .D(decode_to_execute_PC[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_18_s0 (
    .Q(execute_to_memory_PC[18]),
    .D(decode_to_execute_PC[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_17_s0 (
    .Q(execute_to_memory_PC[17]),
    .D(decode_to_execute_PC[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_16_s0 (
    .Q(execute_to_memory_PC[16]),
    .D(decode_to_execute_PC[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_15_s0 (
    .Q(execute_to_memory_PC[15]),
    .D(decode_to_execute_PC[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_14_s0 (
    .Q(execute_to_memory_PC[14]),
    .D(decode_to_execute_PC[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_13_s0 (
    .Q(execute_to_memory_PC[13]),
    .D(decode_to_execute_PC[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_12_s0 (
    .Q(execute_to_memory_PC[12]),
    .D(decode_to_execute_PC[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_11_s0 (
    .Q(execute_to_memory_PC[11]),
    .D(decode_to_execute_PC[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_10_s0 (
    .Q(execute_to_memory_PC[10]),
    .D(decode_to_execute_PC[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_9_s0 (
    .Q(execute_to_memory_PC[9]),
    .D(decode_to_execute_PC[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_8_s0 (
    .Q(execute_to_memory_PC[8]),
    .D(decode_to_execute_PC[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_7_s0 (
    .Q(execute_to_memory_PC[7]),
    .D(decode_to_execute_PC[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_6_s0 (
    .Q(execute_to_memory_PC[6]),
    .D(decode_to_execute_PC[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_5_s0 (
    .Q(execute_to_memory_PC[5]),
    .D(decode_to_execute_PC[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_4_s0 (
    .Q(execute_to_memory_PC[4]),
    .D(decode_to_execute_PC[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_3_s0 (
    .Q(execute_to_memory_PC[3]),
    .D(decode_to_execute_PC[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_PC_2_s0 (
    .Q(execute_to_memory_PC[2]),
    .D(decode_to_execute_PC[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_PC_31_s0 (
    .Q(memory_to_writeBack_PC[31]),
    .D(execute_to_memory_PC[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_30_s0 (
    .Q(memory_to_writeBack_PC[30]),
    .D(execute_to_memory_PC[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_29_s0 (
    .Q(memory_to_writeBack_PC[29]),
    .D(execute_to_memory_PC[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_28_s0 (
    .Q(memory_to_writeBack_PC[28]),
    .D(execute_to_memory_PC[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_27_s0 (
    .Q(memory_to_writeBack_PC[27]),
    .D(execute_to_memory_PC[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_26_s0 (
    .Q(memory_to_writeBack_PC[26]),
    .D(execute_to_memory_PC[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_25_s0 (
    .Q(memory_to_writeBack_PC[25]),
    .D(execute_to_memory_PC[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_24_s0 (
    .Q(memory_to_writeBack_PC[24]),
    .D(execute_to_memory_PC[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_23_s0 (
    .Q(memory_to_writeBack_PC[23]),
    .D(execute_to_memory_PC[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_22_s0 (
    .Q(memory_to_writeBack_PC[22]),
    .D(execute_to_memory_PC[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_21_s0 (
    .Q(memory_to_writeBack_PC[21]),
    .D(execute_to_memory_PC[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_20_s0 (
    .Q(memory_to_writeBack_PC[20]),
    .D(execute_to_memory_PC[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_19_s0 (
    .Q(memory_to_writeBack_PC[19]),
    .D(execute_to_memory_PC[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_18_s0 (
    .Q(memory_to_writeBack_PC[18]),
    .D(execute_to_memory_PC[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_17_s0 (
    .Q(memory_to_writeBack_PC[17]),
    .D(execute_to_memory_PC[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_16_s0 (
    .Q(memory_to_writeBack_PC[16]),
    .D(execute_to_memory_PC[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_15_s0 (
    .Q(memory_to_writeBack_PC[15]),
    .D(execute_to_memory_PC[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_14_s0 (
    .Q(memory_to_writeBack_PC[14]),
    .D(execute_to_memory_PC[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_13_s0 (
    .Q(memory_to_writeBack_PC[13]),
    .D(execute_to_memory_PC[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_12_s0 (
    .Q(memory_to_writeBack_PC[12]),
    .D(execute_to_memory_PC[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_11_s0 (
    .Q(memory_to_writeBack_PC[11]),
    .D(execute_to_memory_PC[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_10_s0 (
    .Q(memory_to_writeBack_PC[10]),
    .D(execute_to_memory_PC[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_9_s0 (
    .Q(memory_to_writeBack_PC[9]),
    .D(execute_to_memory_PC[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_8_s0 (
    .Q(memory_to_writeBack_PC[8]),
    .D(execute_to_memory_PC[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_7_s0 (
    .Q(memory_to_writeBack_PC[7]),
    .D(execute_to_memory_PC[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_6_s0 (
    .Q(memory_to_writeBack_PC[6]),
    .D(execute_to_memory_PC[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_5_s0 (
    .Q(memory_to_writeBack_PC[5]),
    .D(execute_to_memory_PC[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_4_s0 (
    .Q(memory_to_writeBack_PC[4]),
    .D(execute_to_memory_PC[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_3_s0 (
    .Q(memory_to_writeBack_PC[3]),
    .D(execute_to_memory_PC[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE memory_to_writeBack_PC_2_s0 (
    .Q(memory_to_writeBack_PC[2]),
    .D(execute_to_memory_PC[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(when_Pipeline_l124_2) 
);
  DFFRE decode_to_execute_INSTRUCTION_31_s0 (
    .Q(decode_to_execute_INSTRUCTION[31]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_30_s0 (
    .Q(decode_to_execute_INSTRUCTION[30]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_29_s0 (
    .Q(decode_to_execute_INSTRUCTION[29]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_28_s0 (
    .Q(decode_to_execute_INSTRUCTION[28]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_27_s0 (
    .Q(decode_to_execute_INSTRUCTION[27]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_26_s0 (
    .Q(decode_to_execute_INSTRUCTION[26]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_25_s0 (
    .Q(decode_to_execute_INSTRUCTION[25]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_24_s0 (
    .Q(decode_to_execute_INSTRUCTION[24]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_23_s0 (
    .Q(decode_to_execute_INSTRUCTION[23]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_22_s0 (
    .Q(decode_to_execute_INSTRUCTION[22]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_21_s0 (
    .Q(decode_to_execute_INSTRUCTION[21]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_20_s0 (
    .Q(decode_to_execute_INSTRUCTION[20]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_19_s0 (
    .Q(decode_to_execute_INSTRUCTION[19]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_18_s0 (
    .Q(decode_to_execute_INSTRUCTION[18]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_17_s0 (
    .Q(decode_to_execute_INSTRUCTION[17]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_16_s0 (
    .Q(decode_to_execute_INSTRUCTION[16]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_15_s0 (
    .Q(decode_to_execute_INSTRUCTION[15]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_14_s0 (
    .Q(decode_to_execute_INSTRUCTION[14]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_13_s0 (
    .Q(decode_to_execute_INSTRUCTION[13]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_12_s0 (
    .Q(decode_to_execute_INSTRUCTION[12]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_11_s0 (
    .Q(decode_to_execute_INSTRUCTION[11]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_10_s0 (
    .Q(decode_to_execute_INSTRUCTION[10]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_9_s0 (
    .Q(decode_to_execute_INSTRUCTION[9]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_8_s0 (
    .Q(decode_to_execute_INSTRUCTION[8]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_7_s0 (
    .Q(decode_to_execute_INSTRUCTION[7]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_6_s0 (
    .Q(decode_to_execute_INSTRUCTION[6]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_5_s0 (
    .Q(decode_to_execute_INSTRUCTION[5]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_4_s0 (
    .Q(decode_to_execute_INSTRUCTION[4]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_3_s0 (
    .Q(decode_to_execute_INSTRUCTION[3]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_2_s0 (
    .Q(decode_to_execute_INSTRUCTION[2]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_1_s0 (
    .Q(decode_to_execute_INSTRUCTION[1]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_INSTRUCTION_0_s0 (
    .Q(decode_to_execute_INSTRUCTION[0]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_29_s0 (
    .Q(execute_to_memory_INSTRUCTION[29]),
    .D(decode_to_execute_INSTRUCTION[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_28_s0 (
    .Q(execute_to_memory_INSTRUCTION[28]),
    .D(decode_to_execute_INSTRUCTION[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_14_s0 (
    .Q(execute_to_memory_INSTRUCTION[14]),
    .D(decode_to_execute_INSTRUCTION[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_13_s0 (
    .Q(execute_to_memory_INSTRUCTION[13]),
    .D(decode_to_execute_INSTRUCTION[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_12_s0 (
    .Q(execute_to_memory_INSTRUCTION[12]),
    .D(decode_to_execute_INSTRUCTION[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_11_s0 (
    .Q(execute_to_memory_INSTRUCTION[11]),
    .D(decode_to_execute_INSTRUCTION[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_10_s0 (
    .Q(execute_to_memory_INSTRUCTION[10]),
    .D(decode_to_execute_INSTRUCTION[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_9_s0 (
    .Q(execute_to_memory_INSTRUCTION[9]),
    .D(decode_to_execute_INSTRUCTION[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_8_s0 (
    .Q(execute_to_memory_INSTRUCTION[8]),
    .D(decode_to_execute_INSTRUCTION[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_INSTRUCTION_7_s0 (
    .Q(execute_to_memory_INSTRUCTION[7]),
    .D(decode_to_execute_INSTRUCTION[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_29_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[29]),
    .D(execute_to_memory_INSTRUCTION[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_28_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[28]),
    .D(execute_to_memory_INSTRUCTION[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_14_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[14]),
    .D(execute_to_memory_INSTRUCTION[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_11_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[11]),
    .D(execute_to_memory_INSTRUCTION[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_10_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[10]),
    .D(execute_to_memory_INSTRUCTION[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_9_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[9]),
    .D(execute_to_memory_INSTRUCTION[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_8_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[8]),
    .D(execute_to_memory_INSTRUCTION[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_INSTRUCTION_7_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[7]),
    .D(execute_to_memory_INSTRUCTION[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_SRC1_CTRL_1_s0 (
    .Q(decode_to_execute_SRC1_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_125[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC1_CTRL_0_s0 (
    .Q(decode_to_execute_SRC1_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_129),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC_USE_SUB_LESS_s0 (
    .Q(decode_to_execute_SRC_USE_SUB_LESS),
    .D(_zz__zz_decode_IS_RS2_SIGNED_117[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_MEMORY_ENABLE_s0 (
    .Q(decode_to_execute_MEMORY_ENABLE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_114),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_ENABLE_s0 (
    .Q(execute_to_memory_MEMORY_ENABLE),
    .D(decode_to_execute_MEMORY_ENABLE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_MEMORY_ENABLE_s0 (
    .Q(memory_to_writeBack_MEMORY_ENABLE),
    .D(execute_to_memory_MEMORY_ENABLE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_ALU_CTRL_1_s0 (
    .Q(decode_to_execute_ALU_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_96[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ALU_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_101),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_CTRL_1_s0 (
    .Q(decode_to_execute_SRC2_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_86[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_CTRL_0_s0 (
    .Q(decode_to_execute_SRC2_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_90),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_REGFILE_WRITE_VALID_s0 (
    .Q(decode_to_execute_REGFILE_WRITE_VALID),
    .D(_zz__zz_decode_IS_RS2_SIGNED_72[0]),
    .CLK(main_clkout0),
    .RESET(decode_REGFILE_WRITE_VALID_7),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_VALID_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_VALID),
    .D(decode_to_execute_REGFILE_WRITE_VALID),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_VALID_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_VALID),
    .D(execute_to_memory_REGFILE_WRITE_VALID),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_BYPASSABLE_EXECUTE_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_59),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_46[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .D(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_WR_s0 (
    .Q(execute_to_memory_MEMORY_WR),
    .D(decode_to_execute_INSTRUCTION[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE decode_to_execute_MEMORY_MANAGMENT_s0 (
    .Q(decode_to_execute_MEMORY_MANAGMENT),
    .D(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC_LESS_UNSIGNED_s0 (
    .Q(decode_to_execute_SRC_LESS_UNSIGNED),
    .D(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ALU_BITWISE_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .D(n21518_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SHIFT_CTRL_1_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_15),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SHIFT_CTRL_0_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_SHIFT_CTRL_1_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[1]),
    .D(decode_to_execute_SHIFT_CTRL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_CTRL_0_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[0]),
    .D(decode_to_execute_SHIFT_CTRL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE decode_to_execute_BRANCH_CTRL_1_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_BRANCH_CTRL_0_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_IS_CSR_s0 (
    .Q(decode_to_execute_IS_CSR),
    .D(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ENV_CTRL_1_s0 (
    .Q(decode_to_execute_ENV_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_ENV_CTRL_0_s0 (
    .Q(decode_to_execute_ENV_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_ENV_CTRL_1_s0 (
    .Q(execute_to_memory_ENV_CTRL[1]),
    .D(decode_to_execute_ENV_CTRL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_ENV_CTRL_0_s0 (
    .Q(execute_to_memory_ENV_CTRL[0]),
    .D(decode_to_execute_ENV_CTRL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_ENV_CTRL_1_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[1]),
    .D(execute_to_memory_ENV_CTRL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_ENV_CTRL_0_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[0]),
    .D(execute_to_memory_ENV_CTRL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_IS_MUL_s0 (
    .Q(decode_to_execute_IS_MUL),
    .D(_zz__zz_decode_IS_RS2_SIGNED_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_IS_MUL_s0 (
    .Q(execute_to_memory_IS_MUL),
    .D(decode_to_execute_IS_MUL),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_IS_MUL_s0 (
    .Q(memory_to_writeBack_IS_MUL),
    .D(execute_to_memory_IS_MUL),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE decode_to_execute_IS_DIV_s0 (
    .Q(decode_to_execute_IS_DIV),
    .D(_zz_decode_IS_RS2_SIGNED[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_IS_DIV_s0 (
    .Q(execute_to_memory_IS_DIV),
    .D(decode_to_execute_IS_DIV),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE decode_to_execute_IS_RS1_SIGNED_s0 (
    .Q(decode_to_execute_IS_RS1_SIGNED),
    .D(n21537_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_31_s0 (
    .Q(execute_RS1[31]),
    .D(decode_RS1[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_30_s0 (
    .Q(execute_RS1[30]),
    .D(decode_RS1[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_29_s0 (
    .Q(execute_RS1[29]),
    .D(decode_RS1[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_28_s0 (
    .Q(execute_RS1[28]),
    .D(decode_RS1[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_27_s0 (
    .Q(execute_RS1[27]),
    .D(decode_RS1[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_26_s0 (
    .Q(execute_RS1[26]),
    .D(decode_RS1[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_25_s0 (
    .Q(execute_RS1[25]),
    .D(decode_RS1[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_24_s0 (
    .Q(execute_RS1[24]),
    .D(decode_RS1[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_23_s0 (
    .Q(execute_RS1[23]),
    .D(decode_RS1[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_22_s0 (
    .Q(execute_RS1[22]),
    .D(decode_RS1[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_21_s0 (
    .Q(execute_RS1[21]),
    .D(decode_RS1[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_20_s0 (
    .Q(execute_RS1[20]),
    .D(decode_RS1[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_19_s0 (
    .Q(execute_RS1[19]),
    .D(decode_RS1[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_18_s0 (
    .Q(execute_RS1[18]),
    .D(decode_RS1[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_17_s0 (
    .Q(execute_RS1[17]),
    .D(decode_RS1[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_16_s0 (
    .Q(execute_RS1[16]),
    .D(decode_RS1[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_15_s0 (
    .Q(execute_RS1[15]),
    .D(decode_RS1[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_14_s0 (
    .Q(execute_RS1[14]),
    .D(decode_RS1[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_13_s0 (
    .Q(execute_RS1[13]),
    .D(decode_RS1[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_12_s0 (
    .Q(execute_RS1[12]),
    .D(decode_RS1[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_11_s0 (
    .Q(execute_RS1[11]),
    .D(decode_RS1[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_10_s0 (
    .Q(execute_RS1[10]),
    .D(decode_RS1[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_9_s0 (
    .Q(execute_RS1[9]),
    .D(decode_RS1[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_8_s0 (
    .Q(execute_RS1[8]),
    .D(decode_RS1[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_7_s0 (
    .Q(execute_RS1[7]),
    .D(decode_RS1[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_6_s0 (
    .Q(execute_RS1[6]),
    .D(decode_RS1[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_5_s0 (
    .Q(execute_RS1[5]),
    .D(decode_RS1[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_4_s0 (
    .Q(execute_RS1[4]),
    .D(decode_RS1[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_3_s0 (
    .Q(execute_RS1[3]),
    .D(decode_RS1[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_2_s0 (
    .Q(execute_RS1[2]),
    .D(decode_RS1[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_1_s0 (
    .Q(execute_RS1[1]),
    .D(decode_RS1[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS1_0_s0 (
    .Q(execute_RS1[0]),
    .D(decode_RS1[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_31_s0 (
    .Q(execute_RS2[31]),
    .D(decode_RS2[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_30_s0 (
    .Q(execute_RS2[30]),
    .D(decode_RS2[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_29_s0 (
    .Q(execute_RS2[29]),
    .D(decode_RS2[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_28_s0 (
    .Q(execute_RS2[28]),
    .D(decode_RS2[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_27_s0 (
    .Q(execute_RS2[27]),
    .D(decode_RS2[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_26_s0 (
    .Q(execute_RS2[26]),
    .D(decode_RS2[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_25_s0 (
    .Q(execute_RS2[25]),
    .D(decode_RS2[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_24_s0 (
    .Q(execute_RS2[24]),
    .D(decode_RS2[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_23_s0 (
    .Q(execute_RS2[23]),
    .D(decode_RS2[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_22_s0 (
    .Q(execute_RS2[22]),
    .D(decode_RS2[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_21_s0 (
    .Q(execute_RS2[21]),
    .D(decode_RS2[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_20_s0 (
    .Q(execute_RS2[20]),
    .D(decode_RS2[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_19_s0 (
    .Q(execute_RS2[19]),
    .D(decode_RS2[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_18_s0 (
    .Q(execute_RS2[18]),
    .D(decode_RS2[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_17_s0 (
    .Q(execute_RS2[17]),
    .D(decode_RS2[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_16_s0 (
    .Q(execute_RS2[16]),
    .D(decode_RS2[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_15_s0 (
    .Q(execute_RS2[15]),
    .D(decode_RS2[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_14_s0 (
    .Q(execute_RS2[14]),
    .D(decode_RS2[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_13_s0 (
    .Q(execute_RS2[13]),
    .D(decode_RS2[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_12_s0 (
    .Q(execute_RS2[12]),
    .D(decode_RS2[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_11_s0 (
    .Q(execute_RS2[11]),
    .D(decode_RS2[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_10_s0 (
    .Q(execute_RS2[10]),
    .D(decode_RS2[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_9_s0 (
    .Q(execute_RS2[9]),
    .D(decode_RS2[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_8_s0 (
    .Q(execute_RS2[8]),
    .D(decode_RS2[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_7_s0 (
    .Q(execute_RS2[7]),
    .D(decode_RS2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_6_s0 (
    .Q(execute_RS2[6]),
    .D(decode_RS2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_5_s0 (
    .Q(execute_RS2[5]),
    .D(decode_RS2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_4_s0 (
    .Q(execute_RS2[4]),
    .D(decode_RS2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_3_s0 (
    .Q(execute_RS2[3]),
    .D(decode_RS2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_2_s0 (
    .Q(execute_RS2[2]),
    .D(decode_RS2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_1_s0 (
    .Q(execute_RS2[1]),
    .D(decode_RS2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_RS2_0_s0 (
    .Q(execute_RS2[0]),
    .D(decode_RS2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_SRC2_FORCE_ZERO_s0 (
    .Q(decode_to_execute_SRC2_FORCE_ZERO),
    .D(decode_SRC2_FORCE_ZERO),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_PREDICTION_HAD_BRANCHED2_s0 (
    .Q(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .D(n13154_3),
    .CLK(main_clkout0),
    .RESET(IBusCachedPlugin_decodePrediction_cmd_hadBranch_10),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_CSR_WRITE_OPCODE_s0 (
    .Q(decode_to_execute_CSR_WRITE_OPCODE),
    .D(n21605_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE decode_to_execute_CSR_READ_OPCODE_s0 (
    .Q(decode_to_execute_CSR_READ_OPCODE),
    .D(decode_CSR_READ_OPCODE),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .D(execute_RS2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .D(execute_RS2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .D(execute_RS2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .D(execute_RS2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .D(execute_RS2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .D(execute_RS2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .D(execute_RS2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[31]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[30]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[29]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[28]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[27]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[26]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[25]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[24]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[23]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[22]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[21]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[20]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[19]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[18]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[17]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[16]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[15]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[14]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[13]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[12]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[11]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[10]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[9]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[8]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[7]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[6]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[5]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[4]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[3]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[2]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[1]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MEMORY_STORE_DATA_RF_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[0]),
    .D(memory_DivPlugin_rs2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_31_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_30_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_29_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_28_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_27_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_26_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_25_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_24_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_23_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_22_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_21_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_20_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_19_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_18_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_17_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_16_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_15_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_14_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_13_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_12_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_11_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_10_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_9_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_8_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_7_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_6_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_5_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_4_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_3_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_2_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_1_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_REGFILE_WRITE_DATA_0_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_31_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2_1[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_30_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2_1[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_29_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2_1[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_28_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2_1[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_27_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2_1[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_26_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2_1[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_25_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2_1[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_24_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2_1[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_23_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2_1[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_22_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2_1[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_21_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2_1[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_20_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2_1[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_19_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2_1[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_18_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2_1[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_17_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2_1[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_16_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2_1[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_15_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2_1[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_14_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2_1[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_13_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2_1[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_12_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2_1[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_11_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2_1[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_10_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2_1[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_9_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2_1[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_8_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2_1[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_7_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2_1[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_6_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2_1[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_5_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2_1[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_4_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2_1[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_3_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2_1[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_2_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2_1[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_1_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2_1[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_REGFILE_WRITE_DATA_0_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2_1[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_31_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[31]),
    .D(_zz_execute_SHIFT_RIGHT_1[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_30_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[30]),
    .D(_zz_execute_SHIFT_RIGHT_1[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_29_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[29]),
    .D(_zz_execute_SHIFT_RIGHT_1[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_28_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[28]),
    .D(_zz_execute_SHIFT_RIGHT_1[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_27_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[27]),
    .D(_zz_execute_SHIFT_RIGHT_1[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_26_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[26]),
    .D(_zz_execute_SHIFT_RIGHT_1[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_25_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[25]),
    .D(_zz_execute_SHIFT_RIGHT_1[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_24_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[24]),
    .D(_zz_execute_SHIFT_RIGHT_1[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_23_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[23]),
    .D(_zz_execute_SHIFT_RIGHT_1[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_22_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[22]),
    .D(_zz_execute_SHIFT_RIGHT_1[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_21_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[21]),
    .D(_zz_execute_SHIFT_RIGHT_1[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_20_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[20]),
    .D(_zz_execute_SHIFT_RIGHT_1[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_19_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[19]),
    .D(_zz_execute_SHIFT_RIGHT_1[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_18_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[18]),
    .D(_zz_execute_SHIFT_RIGHT_1[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_17_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[17]),
    .D(_zz_execute_SHIFT_RIGHT_1[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_16_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[16]),
    .D(_zz_execute_SHIFT_RIGHT_1[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_15_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[15]),
    .D(_zz_execute_SHIFT_RIGHT_1[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_14_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[14]),
    .D(_zz_execute_SHIFT_RIGHT_1[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_13_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[13]),
    .D(_zz_execute_SHIFT_RIGHT_1[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_12_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[12]),
    .D(_zz_execute_SHIFT_RIGHT_1[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_11_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[11]),
    .D(_zz_execute_SHIFT_RIGHT_1[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_10_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[10]),
    .D(_zz_execute_SHIFT_RIGHT_1[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_9_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[9]),
    .D(_zz_execute_SHIFT_RIGHT_1[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_8_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[8]),
    .D(_zz_execute_SHIFT_RIGHT_1[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_7_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[7]),
    .D(_zz_execute_SHIFT_RIGHT_1[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_6_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[6]),
    .D(_zz_execute_SHIFT_RIGHT_1[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_5_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[5]),
    .D(_zz_execute_SHIFT_RIGHT_1[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_4_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[4]),
    .D(_zz_execute_SHIFT_RIGHT_1[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_3_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[3]),
    .D(_zz_execute_SHIFT_RIGHT_1[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_2_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[2]),
    .D(_zz_execute_SHIFT_RIGHT_1[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_1_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[1]),
    .D(_zz_execute_SHIFT_RIGHT_1[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_SHIFT_RIGHT_0_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[0]),
    .D(execute_FullBarrelShifterPlugin_reversed_0_578),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_DO_s0 (
    .Q(execute_to_memory_BRANCH_DO),
    .D(execute_BRANCH_DO),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_31_s0 (
    .Q(execute_to_memory_BRANCH_CALC[31]),
    .D(execute_BranchPlugin_branchAdder[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_30_s0 (
    .Q(execute_to_memory_BRANCH_CALC[30]),
    .D(execute_BranchPlugin_branchAdder[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_29_s0 (
    .Q(execute_to_memory_BRANCH_CALC[29]),
    .D(execute_BranchPlugin_branchAdder[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_28_s0 (
    .Q(execute_to_memory_BRANCH_CALC[28]),
    .D(execute_BranchPlugin_branchAdder[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_27_s0 (
    .Q(execute_to_memory_BRANCH_CALC[27]),
    .D(execute_BranchPlugin_branchAdder[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_26_s0 (
    .Q(execute_to_memory_BRANCH_CALC[26]),
    .D(execute_BranchPlugin_branchAdder[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_25_s0 (
    .Q(execute_to_memory_BRANCH_CALC[25]),
    .D(execute_BranchPlugin_branchAdder[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_24_s0 (
    .Q(execute_to_memory_BRANCH_CALC[24]),
    .D(execute_BranchPlugin_branchAdder[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_23_s0 (
    .Q(execute_to_memory_BRANCH_CALC[23]),
    .D(execute_BranchPlugin_branchAdder[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_22_s0 (
    .Q(execute_to_memory_BRANCH_CALC[22]),
    .D(execute_BranchPlugin_branchAdder[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_21_s0 (
    .Q(execute_to_memory_BRANCH_CALC[21]),
    .D(execute_BranchPlugin_branchAdder[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_20_s0 (
    .Q(execute_to_memory_BRANCH_CALC[20]),
    .D(execute_BranchPlugin_branchAdder[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_19_s0 (
    .Q(execute_to_memory_BRANCH_CALC[19]),
    .D(execute_BranchPlugin_branchAdder[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_18_s0 (
    .Q(execute_to_memory_BRANCH_CALC[18]),
    .D(execute_BranchPlugin_branchAdder[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_17_s0 (
    .Q(execute_to_memory_BRANCH_CALC[17]),
    .D(execute_BranchPlugin_branchAdder[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_16_s0 (
    .Q(execute_to_memory_BRANCH_CALC[16]),
    .D(execute_BranchPlugin_branchAdder[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_15_s0 (
    .Q(execute_to_memory_BRANCH_CALC[15]),
    .D(execute_BranchPlugin_branchAdder[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_14_s0 (
    .Q(execute_to_memory_BRANCH_CALC[14]),
    .D(execute_BranchPlugin_branchAdder[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_13_s0 (
    .Q(execute_to_memory_BRANCH_CALC[13]),
    .D(execute_BranchPlugin_branchAdder[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_12_s0 (
    .Q(execute_to_memory_BRANCH_CALC[12]),
    .D(execute_BranchPlugin_branchAdder[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_11_s0 (
    .Q(execute_to_memory_BRANCH_CALC[11]),
    .D(execute_BranchPlugin_branchAdder[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_10_s0 (
    .Q(execute_to_memory_BRANCH_CALC[10]),
    .D(execute_BranchPlugin_branchAdder[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_9_s0 (
    .Q(execute_to_memory_BRANCH_CALC[9]),
    .D(execute_BranchPlugin_branchAdder[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_8_s0 (
    .Q(execute_to_memory_BRANCH_CALC[8]),
    .D(execute_BranchPlugin_branchAdder[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_7_s0 (
    .Q(execute_to_memory_BRANCH_CALC[7]),
    .D(execute_BranchPlugin_branchAdder[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_6_s0 (
    .Q(execute_to_memory_BRANCH_CALC[6]),
    .D(execute_BranchPlugin_branchAdder[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_5_s0 (
    .Q(execute_to_memory_BRANCH_CALC[5]),
    .D(execute_BranchPlugin_branchAdder[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_4_s0 (
    .Q(execute_to_memory_BRANCH_CALC[4]),
    .D(execute_BranchPlugin_branchAdder[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_3_s0 (
    .Q(execute_to_memory_BRANCH_CALC[3]),
    .D(execute_BranchPlugin_branchAdder[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_2_s0 (
    .Q(execute_to_memory_BRANCH_CALC[2]),
    .D(execute_BranchPlugin_branchAdder[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE execute_to_memory_BRANCH_CALC_1_s0 (
    .Q(execute_to_memory_BRANCH_CALC[1]),
    .D(execute_BranchPlugin_branchAdder[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n20645_6) 
);
  DFFRE memory_to_writeBack_MUL_LOW_51_s0 (
    .Q(memory_to_writeBack_MUL_LOW[51]),
    .D(memory_MUL_LOW[51]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_50_s0 (
    .Q(memory_to_writeBack_MUL_LOW[50]),
    .D(memory_MUL_LOW[50]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_49_s0 (
    .Q(memory_to_writeBack_MUL_LOW[49]),
    .D(memory_MUL_LOW[49]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_48_s0 (
    .Q(memory_to_writeBack_MUL_LOW[48]),
    .D(memory_MUL_LOW[48]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_47_s0 (
    .Q(memory_to_writeBack_MUL_LOW[47]),
    .D(memory_MUL_LOW[47]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_46_s0 (
    .Q(memory_to_writeBack_MUL_LOW[46]),
    .D(memory_MUL_LOW[46]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_45_s0 (
    .Q(memory_to_writeBack_MUL_LOW[45]),
    .D(memory_MUL_LOW[45]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_44_s0 (
    .Q(memory_to_writeBack_MUL_LOW[44]),
    .D(memory_MUL_LOW[44]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_43_s0 (
    .Q(memory_to_writeBack_MUL_LOW[43]),
    .D(memory_MUL_LOW[43]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_42_s0 (
    .Q(memory_to_writeBack_MUL_LOW[42]),
    .D(memory_MUL_LOW[42]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_41_s0 (
    .Q(memory_to_writeBack_MUL_LOW[41]),
    .D(memory_MUL_LOW[41]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_40_s0 (
    .Q(memory_to_writeBack_MUL_LOW[40]),
    .D(memory_MUL_LOW[40]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_39_s0 (
    .Q(memory_to_writeBack_MUL_LOW[39]),
    .D(memory_MUL_LOW[39]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_38_s0 (
    .Q(memory_to_writeBack_MUL_LOW[38]),
    .D(memory_MUL_LOW[38]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_37_s0 (
    .Q(memory_to_writeBack_MUL_LOW[37]),
    .D(memory_MUL_LOW[37]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_36_s0 (
    .Q(memory_to_writeBack_MUL_LOW[36]),
    .D(memory_MUL_LOW[36]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_35_s0 (
    .Q(memory_to_writeBack_MUL_LOW[35]),
    .D(memory_MUL_LOW[35]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_34_s0 (
    .Q(memory_to_writeBack_MUL_LOW[34]),
    .D(memory_MUL_LOW[34]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_33_s0 (
    .Q(memory_to_writeBack_MUL_LOW[33]),
    .D(memory_MUL_LOW[33]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_32_s0 (
    .Q(memory_to_writeBack_MUL_LOW[32]),
    .D(memory_MUL_LOW[32]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_31_s0 (
    .Q(memory_to_writeBack_MUL_LOW[31]),
    .D(memory_MUL_LOW[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_30_s0 (
    .Q(memory_to_writeBack_MUL_LOW[30]),
    .D(memory_MUL_LOW[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_29_s0 (
    .Q(memory_to_writeBack_MUL_LOW[29]),
    .D(memory_MUL_LOW[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_28_s0 (
    .Q(memory_to_writeBack_MUL_LOW[28]),
    .D(memory_MUL_LOW[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_27_s0 (
    .Q(memory_to_writeBack_MUL_LOW[27]),
    .D(memory_MUL_LOW[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_26_s0 (
    .Q(memory_to_writeBack_MUL_LOW[26]),
    .D(memory_MUL_LOW[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_25_s0 (
    .Q(memory_to_writeBack_MUL_LOW[25]),
    .D(memory_MUL_LOW[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_24_s0 (
    .Q(memory_to_writeBack_MUL_LOW[24]),
    .D(memory_MUL_LOW[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_23_s0 (
    .Q(memory_to_writeBack_MUL_LOW[23]),
    .D(memory_MUL_LOW[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_22_s0 (
    .Q(memory_to_writeBack_MUL_LOW[22]),
    .D(memory_MUL_LOW[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_21_s0 (
    .Q(memory_to_writeBack_MUL_LOW[21]),
    .D(memory_MUL_LOW[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_20_s0 (
    .Q(memory_to_writeBack_MUL_LOW[20]),
    .D(memory_MUL_LOW[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_19_s0 (
    .Q(memory_to_writeBack_MUL_LOW[19]),
    .D(memory_MUL_LOW[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_18_s0 (
    .Q(memory_to_writeBack_MUL_LOW[18]),
    .D(memory_MUL_LOW[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_17_s0 (
    .Q(memory_to_writeBack_MUL_LOW[17]),
    .D(memory_MUL_LOW[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_16_s0 (
    .Q(memory_to_writeBack_MUL_LOW[16]),
    .D(memory_MUL_LOW[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_15_s0 (
    .Q(memory_to_writeBack_MUL_LOW[15]),
    .D(execute_to_memory_MUL_LL[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_14_s0 (
    .Q(memory_to_writeBack_MUL_LOW[14]),
    .D(execute_to_memory_MUL_LL[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_13_s0 (
    .Q(memory_to_writeBack_MUL_LOW[13]),
    .D(execute_to_memory_MUL_LL[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_12_s0 (
    .Q(memory_to_writeBack_MUL_LOW[12]),
    .D(execute_to_memory_MUL_LL[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_11_s0 (
    .Q(memory_to_writeBack_MUL_LOW[11]),
    .D(execute_to_memory_MUL_LL[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_10_s0 (
    .Q(memory_to_writeBack_MUL_LOW[10]),
    .D(execute_to_memory_MUL_LL[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_9_s0 (
    .Q(memory_to_writeBack_MUL_LOW[9]),
    .D(execute_to_memory_MUL_LL[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_8_s0 (
    .Q(memory_to_writeBack_MUL_LOW[8]),
    .D(execute_to_memory_MUL_LL[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_7_s0 (
    .Q(memory_to_writeBack_MUL_LOW[7]),
    .D(execute_to_memory_MUL_LL[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_6_s0 (
    .Q(memory_to_writeBack_MUL_LOW[6]),
    .D(execute_to_memory_MUL_LL[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_5_s0 (
    .Q(memory_to_writeBack_MUL_LOW[5]),
    .D(execute_to_memory_MUL_LL[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_4_s0 (
    .Q(memory_to_writeBack_MUL_LOW[4]),
    .D(execute_to_memory_MUL_LL[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_3_s0 (
    .Q(memory_to_writeBack_MUL_LOW[3]),
    .D(execute_to_memory_MUL_LL[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_2_s0 (
    .Q(memory_to_writeBack_MUL_LOW[2]),
    .D(execute_to_memory_MUL_LL[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_1_s0 (
    .Q(memory_to_writeBack_MUL_LOW[1]),
    .D(execute_to_memory_MUL_LL[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE memory_to_writeBack_MUL_LOW_0_s0 (
    .Q(memory_to_writeBack_MUL_LOW[0]),
    .D(execute_to_memory_MUL_LL[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_to_writeBack_INSTRUCTION_29_10) 
);
  DFFRE execute_CsrPlugin_csr_3264_s0 (
    .Q(execute_CsrPlugin_csr_3264),
    .D(n22024_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3857_s0 (
    .Q(execute_CsrPlugin_csr_3857),
    .D(n22032_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3858_s0 (
    .Q(execute_CsrPlugin_csr_3858),
    .D(n22040_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3859_s0 (
    .Q(execute_CsrPlugin_csr_3859),
    .D(n22049_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3860_s0 (
    .Q(execute_CsrPlugin_csr_3860),
    .D(n22057_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_769_s0 (
    .Q(execute_CsrPlugin_csr_769),
    .D(n22062_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_768_s0 (
    .Q(execute_CsrPlugin_csr_768),
    .D(n22066_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_836_s0 (
    .Q(execute_CsrPlugin_csr_836),
    .D(n22072_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_772_s0 (
    .Q(execute_CsrPlugin_csr_772),
    .D(n22077_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_773_s0 (
    .Q(execute_CsrPlugin_csr_773),
    .D(n22083_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_833_s0 (
    .Q(execute_CsrPlugin_csr_833),
    .D(n22089_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_832_s0 (
    .Q(execute_CsrPlugin_csr_832),
    .D(n22094_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_834_s0 (
    .Q(execute_CsrPlugin_csr_834),
    .D(n22100_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_835_s0 (
    .Q(execute_CsrPlugin_csr_835),
    .D(n22107_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_2816_s0 (
    .Q(execute_CsrPlugin_csr_2816),
    .D(n22112_11),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_2944_s0 (
    .Q(execute_CsrPlugin_csr_2944),
    .D(n22118_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_2818_s0 (
    .Q(execute_CsrPlugin_csr_2818),
    .D(n22124_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_2946_s0 (
    .Q(execute_CsrPlugin_csr_2946),
    .D(n22131_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3072_s0 (
    .Q(execute_CsrPlugin_csr_3072),
    .D(n22135_11),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3200_s0 (
    .Q(execute_CsrPlugin_csr_3200),
    .D(n22140_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3074_s0 (
    .Q(execute_CsrPlugin_csr_3074),
    .D(n22145_8),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3202_s0 (
    .Q(execute_CsrPlugin_csr_3202),
    .D(n22151_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_3008_s0 (
    .Q(execute_CsrPlugin_csr_3008),
    .D(n22158_10),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE execute_CsrPlugin_csr_4032_s0 (
    .Q(execute_CsrPlugin_csr_4032),
    .D(n22166_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(decode_to_execute_PC_31_6) 
);
  DFFRE CsrPlugin_mtvec_base_29_s0 (
    .Q(CsrPlugin_mtvec_base[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_28_s0 (
    .Q(CsrPlugin_mtvec_base[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_27_s0 (
    .Q(CsrPlugin_mtvec_base[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_26_s0 (
    .Q(CsrPlugin_mtvec_base[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_25_s0 (
    .Q(CsrPlugin_mtvec_base[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_24_s0 (
    .Q(CsrPlugin_mtvec_base[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_23_s0 (
    .Q(CsrPlugin_mtvec_base[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_22_s0 (
    .Q(CsrPlugin_mtvec_base[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_21_s0 (
    .Q(CsrPlugin_mtvec_base[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_20_s0 (
    .Q(CsrPlugin_mtvec_base[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_19_s0 (
    .Q(CsrPlugin_mtvec_base[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_18_s0 (
    .Q(CsrPlugin_mtvec_base[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_17_s0 (
    .Q(CsrPlugin_mtvec_base[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_16_s0 (
    .Q(CsrPlugin_mtvec_base[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_15_s0 (
    .Q(CsrPlugin_mtvec_base[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_14_s0 (
    .Q(CsrPlugin_mtvec_base[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_13_s0 (
    .Q(CsrPlugin_mtvec_base[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_12_s0 (
    .Q(CsrPlugin_mtvec_base[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_11_s0 (
    .Q(CsrPlugin_mtvec_base[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_10_s0 (
    .Q(CsrPlugin_mtvec_base[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_9_s0 (
    .Q(CsrPlugin_mtvec_base[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_8_s0 (
    .Q(CsrPlugin_mtvec_base[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_7_s0 (
    .Q(CsrPlugin_mtvec_base[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_6_s0 (
    .Q(CsrPlugin_mtvec_base[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_5_s0 (
    .Q(CsrPlugin_mtvec_base[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_4_s0 (
    .Q(CsrPlugin_mtvec_base[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_3_s0 (
    .Q(CsrPlugin_mtvec_base[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_2_s0 (
    .Q(CsrPlugin_mtvec_base[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_1_s0 (
    .Q(CsrPlugin_mtvec_base[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mtvec_base_0_s0 (
    .Q(CsrPlugin_mtvec_base[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26740_3) 
);
  DFFRE CsrPlugin_mscratch_31_s0 (
    .Q(CsrPlugin_mscratch[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_30_s0 (
    .Q(CsrPlugin_mscratch[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_29_s0 (
    .Q(CsrPlugin_mscratch[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_28_s0 (
    .Q(CsrPlugin_mscratch[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_27_s0 (
    .Q(CsrPlugin_mscratch[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_26_s0 (
    .Q(CsrPlugin_mscratch[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_25_s0 (
    .Q(CsrPlugin_mscratch[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_24_s0 (
    .Q(CsrPlugin_mscratch[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_23_s0 (
    .Q(CsrPlugin_mscratch[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_22_s0 (
    .Q(CsrPlugin_mscratch[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_21_s0 (
    .Q(CsrPlugin_mscratch[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_20_s0 (
    .Q(CsrPlugin_mscratch[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_19_s0 (
    .Q(CsrPlugin_mscratch[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_18_s0 (
    .Q(CsrPlugin_mscratch[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_17_s0 (
    .Q(CsrPlugin_mscratch[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_16_s0 (
    .Q(CsrPlugin_mscratch[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_15_s0 (
    .Q(CsrPlugin_mscratch[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_14_s0 (
    .Q(CsrPlugin_mscratch[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_13_s0 (
    .Q(CsrPlugin_mscratch[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_12_s0 (
    .Q(CsrPlugin_mscratch[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_11_s0 (
    .Q(CsrPlugin_mscratch[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_10_s0 (
    .Q(CsrPlugin_mscratch[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_9_s0 (
    .Q(CsrPlugin_mscratch[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_8_s0 (
    .Q(CsrPlugin_mscratch[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_7_s0 (
    .Q(CsrPlugin_mscratch[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_6_s0 (
    .Q(CsrPlugin_mscratch[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_5_s0 (
    .Q(CsrPlugin_mscratch[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_4_s0 (
    .Q(CsrPlugin_mscratch[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_3_s0 (
    .Q(CsrPlugin_mscratch[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_2_s0 (
    .Q(CsrPlugin_mscratch[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_1_s0 (
    .Q(CsrPlugin_mscratch[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE CsrPlugin_mscratch_0_s0 (
    .Q(CsrPlugin_mscratch[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n26802_3) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_31_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[31]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_31_15),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_30_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[30]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_30_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_29_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[29]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_29_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_28_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[28]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_28_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_27_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[27]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_27_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_26_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[26]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_26_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_25_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[25]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_25_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_24_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[24]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_24_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_23_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[23]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_23_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_22_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[22]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_22_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_21_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[21]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_21_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_20_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[20]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_20_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_19_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[19]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_19_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_18_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[18]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_18_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_17_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[17]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_17_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_16_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[16]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_16_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_15_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[15]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_15_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_14_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[14]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_14_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_13_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[13]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_13_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_12_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[12]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_12_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_11_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[11]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_11_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_10_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[10]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_10_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_9_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[9]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_9_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_8_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[8]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_8_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_7_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[7]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_7_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_6_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[6]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_6_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_5_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[5]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_5_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_4_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[4]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_4_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_3_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[3]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_3_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_2_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[2]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_2_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_1_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[1]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_1_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE iBusWishbone_DAT_MISO_regNext_0_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[0]),
    .D(main_socbushandler_interface0_adapted_interface_dat_r_0_13),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_31_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[31]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_31_18),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_30_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[30]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_30_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_29_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[29]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_29_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_28_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[28]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_28_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_27_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[27]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_27_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_26_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[26]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_26_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_25_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[25]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_25_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_24_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[24]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_24_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_23_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[23]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_23_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_22_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[22]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_22_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_21_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[21]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_21_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_20_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[20]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_20_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_19_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[19]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_19_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_18_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[18]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_18_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_17_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[17]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_17_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_16_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[16]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_16_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_15_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[15]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_15_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_14_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[14]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_14_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_13_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[13]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_13_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_12_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[12]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_12_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_11_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[11]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_11_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_10_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[10]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_10_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_9_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[9]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_9_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_8_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[8]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_8_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_7_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[7]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_7_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_6_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[6]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_6_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_5_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[5]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_5_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_4_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[4]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_4_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_3_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[3]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_3_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_2_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[2]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_2_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_1_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[1]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_1_16),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE dBusWishbone_DAT_MISO_regNext_0_s0 (
    .Q(dBusWishbone_DAT_MISO_regNext[0]),
    .D(main_socbushandler_interface1_adapted_interface_dat_r_0_19),
    .CLK(main_clkout0),
    .RESET(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .CE(VCC) 
);
  DFFRE IBusCachedPlugin_fetchPc_inc_s1 (
    .Q(IBusCachedPlugin_fetchPc_inc),
    .D(n18628_6),
    .CLK(main_clkout0),
    .RESET(n26405_5),
    .CE(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam IBusCachedPlugin_fetchPc_inc_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .D(n18628_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_10) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .D(n18630_5),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_10) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MIE_s1 (
    .Q(CsrPlugin_mstatus_MIE),
    .D(n19028_5),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_mstatus_MIE_10) 
);
defparam CsrPlugin_mstatus_MIE_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MPIE_s1 (
    .Q(CsrPlugin_mstatus_MPIE),
    .D(n19029_4),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_mstatus_MIE_10) 
);
defparam CsrPlugin_mstatus_MPIE_s1.INIT=1'b0;
  DFFSE CsrPlugin_mstatus_MPP_1_s1 (
    .Q(CsrPlugin_mstatus_MPP[1]),
    .D(n19016_6),
    .CLK(main_clkout0),
    .SET(n26411_3),
    .CE(CsrPlugin_mstatus_MPP_1_10) 
);
defparam CsrPlugin_mstatus_MPP_1_s1.INIT=1'b1;
  DFFRE CsrPlugin_minstret_63_s1 (
    .Q(CsrPlugin_minstret[63]),
    .D(n18911_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_63_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_62_s1 (
    .Q(CsrPlugin_minstret[62]),
    .D(n18912_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_62_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_61_s1 (
    .Q(CsrPlugin_minstret[61]),
    .D(n18913_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_61_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_60_s1 (
    .Q(CsrPlugin_minstret[60]),
    .D(n18914_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_60_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_59_s1 (
    .Q(CsrPlugin_minstret[59]),
    .D(n18915_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_59_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_58_s1 (
    .Q(CsrPlugin_minstret[58]),
    .D(n18916_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_58_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_57_s1 (
    .Q(CsrPlugin_minstret[57]),
    .D(n18917_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_57_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_56_s1 (
    .Q(CsrPlugin_minstret[56]),
    .D(n18918_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_56_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_55_s1 (
    .Q(CsrPlugin_minstret[55]),
    .D(n18919_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_55_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_54_s1 (
    .Q(CsrPlugin_minstret[54]),
    .D(n18920_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_54_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_53_s1 (
    .Q(CsrPlugin_minstret[53]),
    .D(n18921_9),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_53_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_52_s1 (
    .Q(CsrPlugin_minstret[52]),
    .D(n18922_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_52_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_51_s1 (
    .Q(CsrPlugin_minstret[51]),
    .D(n18923_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_51_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_50_s1 (
    .Q(CsrPlugin_minstret[50]),
    .D(n18924_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_50_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_49_s1 (
    .Q(CsrPlugin_minstret[49]),
    .D(n18925_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_49_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_48_s1 (
    .Q(CsrPlugin_minstret[48]),
    .D(n18926_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_48_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_47_s1 (
    .Q(CsrPlugin_minstret[47]),
    .D(n18927_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_47_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_46_s1 (
    .Q(CsrPlugin_minstret[46]),
    .D(n18928_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_46_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_45_s1 (
    .Q(CsrPlugin_minstret[45]),
    .D(n18929_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_45_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_44_s1 (
    .Q(CsrPlugin_minstret[44]),
    .D(n18930_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_44_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_43_s1 (
    .Q(CsrPlugin_minstret[43]),
    .D(n18931_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_43_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_42_s1 (
    .Q(CsrPlugin_minstret[42]),
    .D(n18932_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_42_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_41_s1 (
    .Q(CsrPlugin_minstret[41]),
    .D(n18933_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_41_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_40_s1 (
    .Q(CsrPlugin_minstret[40]),
    .D(n18934_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_40_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_39_s1 (
    .Q(CsrPlugin_minstret[39]),
    .D(n18935_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_39_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_38_s1 (
    .Q(CsrPlugin_minstret[38]),
    .D(n18936_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_38_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_37_s1 (
    .Q(CsrPlugin_minstret[37]),
    .D(n18937_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_37_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_36_s1 (
    .Q(CsrPlugin_minstret[36]),
    .D(n18938_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_36_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_35_s1 (
    .Q(CsrPlugin_minstret[35]),
    .D(n18939_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_35_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_34_s1 (
    .Q(CsrPlugin_minstret[34]),
    .D(n18940_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_34_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_33_s1 (
    .Q(CsrPlugin_minstret[33]),
    .D(n18941_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_33_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_32_s1 (
    .Q(CsrPlugin_minstret[32]),
    .D(n18942_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_63_10) 
);
defparam CsrPlugin_minstret_32_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_31_s1 (
    .Q(CsrPlugin_minstret[31]),
    .D(n18943_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_30_s1 (
    .Q(CsrPlugin_minstret[30]),
    .D(n18944_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_29_s1 (
    .Q(CsrPlugin_minstret[29]),
    .D(n18945_7),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_28_s1 (
    .Q(CsrPlugin_minstret[28]),
    .D(n18946_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_27_s1 (
    .Q(CsrPlugin_minstret[27]),
    .D(n18947_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_26_s1 (
    .Q(CsrPlugin_minstret[26]),
    .D(n18948_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_25_s1 (
    .Q(CsrPlugin_minstret[25]),
    .D(n18949_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_24_s1 (
    .Q(CsrPlugin_minstret[24]),
    .D(n18950_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_23_s1 (
    .Q(CsrPlugin_minstret[23]),
    .D(n18951_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_22_s1 (
    .Q(CsrPlugin_minstret[22]),
    .D(n18952_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_21_s1 (
    .Q(CsrPlugin_minstret[21]),
    .D(n18953_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_20_s1 (
    .Q(CsrPlugin_minstret[20]),
    .D(n18954_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_19_s1 (
    .Q(CsrPlugin_minstret[19]),
    .D(n18955_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_18_s1 (
    .Q(CsrPlugin_minstret[18]),
    .D(n18956_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_17_s1 (
    .Q(CsrPlugin_minstret[17]),
    .D(n18957_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_16_s1 (
    .Q(CsrPlugin_minstret[16]),
    .D(n18958_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_15_s1 (
    .Q(CsrPlugin_minstret[15]),
    .D(n18959_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_14_s1 (
    .Q(CsrPlugin_minstret[14]),
    .D(n18960_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_13_s1 (
    .Q(CsrPlugin_minstret[13]),
    .D(n18961_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_12_s1 (
    .Q(CsrPlugin_minstret[12]),
    .D(n18962_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_11_s1 (
    .Q(CsrPlugin_minstret[11]),
    .D(n18963_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_10_s1 (
    .Q(CsrPlugin_minstret[10]),
    .D(n18964_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_9_s1 (
    .Q(CsrPlugin_minstret[9]),
    .D(n18965_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_8_s1 (
    .Q(CsrPlugin_minstret[8]),
    .D(n18966_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_7_s1 (
    .Q(CsrPlugin_minstret[7]),
    .D(n18967_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_6_s1 (
    .Q(CsrPlugin_minstret[6]),
    .D(n18968_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_5_s1 (
    .Q(CsrPlugin_minstret[5]),
    .D(n18969_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_4_s1 (
    .Q(CsrPlugin_minstret[4]),
    .D(n18970_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_3_s1 (
    .Q(CsrPlugin_minstret[3]),
    .D(n18971_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_2_s1 (
    .Q(CsrPlugin_minstret[2]),
    .D(n18972_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_1_s1 (
    .Q(CsrPlugin_minstret[1]),
    .D(n18973_3),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(CsrPlugin_minstret_31_12) 
);
defparam CsrPlugin_minstret_1_s1.INIT=1'b0;
  DFFRE execute_arbitration_isValid_s1 (
    .Q(execute_arbitration_isValid),
    .D(n19032_8),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(execute_arbitration_isValid_8) 
);
defparam execute_arbitration_isValid_s1.INIT=1'b0;
  DFFRE memory_arbitration_isValid_s1 (
    .Q(memory_arbitration_isValid),
    .D(n19034_5),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(memory_arbitration_isValid_8) 
);
defparam memory_arbitration_isValid_s1.INIT=1'b0;
  DFFRE writeBack_arbitration_isValid_s1 (
    .Q(writeBack_arbitration_isValid),
    .D(n19036_5),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(writeBack_arbitration_isValid_8) 
);
defparam writeBack_arbitration_isValid_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .D(n20304_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1.INIT=1'b0;
  DFFSE CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .D(GND),
    .CLK(main_clkout0),
    .SET(DBusCachedPlugin_exceptionBus_valid),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1.INIT=1'b1;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .D(n20306_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .D(n20308_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .D(n20309_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .D(n20310_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .D(n20311_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .D(n20312_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .D(n20313_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .D(n20314_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .D(n20315_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .D(n20316_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .D(n20317_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .D(n20318_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .D(n20319_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .D(n20320_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .D(n20321_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .D(n20322_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .D(n20323_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .D(n20324_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .D(n20325_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .D(n20326_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .D(n20327_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .D(n20328_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .D(n20329_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .D(n20330_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .D(n20331_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .D(n20332_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .D(n20333_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .D(n20334_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .D(n20335_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .D(n20336_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .D(n20337_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .D(n20338_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .D(n20339_4),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_10) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_interrupt_s1 (
    .Q(CsrPlugin_mcause_interrupt),
    .D(n20575_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mcause_interrupt_10) 
);
defparam CsrPlugin_mcause_interrupt_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_3_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[3]),
    .D(n20576_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mcause_interrupt_10) 
);
defparam CsrPlugin_mcause_exceptionCode_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_2_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[2]),
    .D(n20577_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mcause_interrupt_10) 
);
defparam CsrPlugin_mcause_exceptionCode_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_1_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[1]),
    .D(n20578_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mcause_interrupt_10) 
);
defparam CsrPlugin_mcause_exceptionCode_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mcause_exceptionCode_0_s1 (
    .Q(CsrPlugin_mcause_exceptionCode[0]),
    .D(n20579_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mcause_interrupt_10) 
);
defparam CsrPlugin_mcause_exceptionCode_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_31_s1 (
    .Q(CsrPlugin_mepc[31]),
    .D(n20580_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_30_s1 (
    .Q(CsrPlugin_mepc[30]),
    .D(n20581_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_29_s1 (
    .Q(CsrPlugin_mepc[29]),
    .D(n20582_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_28_s1 (
    .Q(CsrPlugin_mepc[28]),
    .D(n20583_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_27_s1 (
    .Q(CsrPlugin_mepc[27]),
    .D(n20584_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_26_s1 (
    .Q(CsrPlugin_mepc[26]),
    .D(n20585_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_25_s1 (
    .Q(CsrPlugin_mepc[25]),
    .D(n20586_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_24_s1 (
    .Q(CsrPlugin_mepc[24]),
    .D(n20587_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_23_s1 (
    .Q(CsrPlugin_mepc[23]),
    .D(n20588_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_22_s1 (
    .Q(CsrPlugin_mepc[22]),
    .D(n20589_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_21_s1 (
    .Q(CsrPlugin_mepc[21]),
    .D(n20590_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_20_s1 (
    .Q(CsrPlugin_mepc[20]),
    .D(n20591_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_19_s1 (
    .Q(CsrPlugin_mepc[19]),
    .D(n20592_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_18_s1 (
    .Q(CsrPlugin_mepc[18]),
    .D(n20593_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_17_s1 (
    .Q(CsrPlugin_mepc[17]),
    .D(n20594_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_16_s1 (
    .Q(CsrPlugin_mepc[16]),
    .D(n20595_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_15_s1 (
    .Q(CsrPlugin_mepc[15]),
    .D(n20596_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_14_s1 (
    .Q(CsrPlugin_mepc[14]),
    .D(n20597_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_13_s1 (
    .Q(CsrPlugin_mepc[13]),
    .D(n20598_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_12_s1 (
    .Q(CsrPlugin_mepc[12]),
    .D(n20599_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_11_s1 (
    .Q(CsrPlugin_mepc[11]),
    .D(n20600_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_10_s1 (
    .Q(CsrPlugin_mepc[10]),
    .D(n20601_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_9_s1 (
    .Q(CsrPlugin_mepc[9]),
    .D(n20602_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_8_s1 (
    .Q(CsrPlugin_mepc[8]),
    .D(n20603_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_7_s1 (
    .Q(CsrPlugin_mepc[7]),
    .D(n20604_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_6_s1 (
    .Q(CsrPlugin_mepc[6]),
    .D(n20605_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_5_s1 (
    .Q(CsrPlugin_mepc[5]),
    .D(n20606_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_4_s1 (
    .Q(CsrPlugin_mepc[4]),
    .D(n20607_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_3_s1 (
    .Q(CsrPlugin_mepc[3]),
    .D(n20608_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_2_s1 (
    .Q(CsrPlugin_mepc[2]),
    .D(n20609_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_1_s1 (
    .Q(CsrPlugin_mepc[1]),
    .D(n20610_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mepc_0_s1 (
    .Q(CsrPlugin_mepc[0]),
    .D(n20611_7),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_31_s1 (
    .Q(CsrPlugin_mtval[31]),
    .D(n20612_6),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_31_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_30_s1 (
    .Q(CsrPlugin_mtval[30]),
    .D(n20613_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_30_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_29_s1 (
    .Q(CsrPlugin_mtval[29]),
    .D(n20614_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_29_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_28_s1 (
    .Q(CsrPlugin_mtval[28]),
    .D(n20615_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_28_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_27_s1 (
    .Q(CsrPlugin_mtval[27]),
    .D(n20616_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_27_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_26_s1 (
    .Q(CsrPlugin_mtval[26]),
    .D(n20617_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_26_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_25_s1 (
    .Q(CsrPlugin_mtval[25]),
    .D(n20618_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_25_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_24_s1 (
    .Q(CsrPlugin_mtval[24]),
    .D(n20619_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_24_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_23_s1 (
    .Q(CsrPlugin_mtval[23]),
    .D(n20620_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_23_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_22_s1 (
    .Q(CsrPlugin_mtval[22]),
    .D(n20621_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_22_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_21_s1 (
    .Q(CsrPlugin_mtval[21]),
    .D(n20622_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_21_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_20_s1 (
    .Q(CsrPlugin_mtval[20]),
    .D(n20623_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_20_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_19_s1 (
    .Q(CsrPlugin_mtval[19]),
    .D(n20624_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_19_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_18_s1 (
    .Q(CsrPlugin_mtval[18]),
    .D(n20625_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_18_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_17_s1 (
    .Q(CsrPlugin_mtval[17]),
    .D(n20626_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_17_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_16_s1 (
    .Q(CsrPlugin_mtval[16]),
    .D(n20627_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_16_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_15_s1 (
    .Q(CsrPlugin_mtval[15]),
    .D(n20628_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_15_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_14_s1 (
    .Q(CsrPlugin_mtval[14]),
    .D(n20629_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_14_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_13_s1 (
    .Q(CsrPlugin_mtval[13]),
    .D(n20630_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_13_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_12_s1 (
    .Q(CsrPlugin_mtval[12]),
    .D(n20631_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_12_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_11_s1 (
    .Q(CsrPlugin_mtval[11]),
    .D(n20632_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_11_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_10_s1 (
    .Q(CsrPlugin_mtval[10]),
    .D(n20633_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_10_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_9_s1 (
    .Q(CsrPlugin_mtval[9]),
    .D(n20634_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_9_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_8_s1 (
    .Q(CsrPlugin_mtval[8]),
    .D(n20635_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_8_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_7_s1 (
    .Q(CsrPlugin_mtval[7]),
    .D(n20636_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_7_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_6_s1 (
    .Q(CsrPlugin_mtval[6]),
    .D(n20637_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_6_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_5_s1 (
    .Q(CsrPlugin_mtval[5]),
    .D(n20638_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_5_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_4_s1 (
    .Q(CsrPlugin_mtval[4]),
    .D(n20639_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_4_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_3_s1 (
    .Q(CsrPlugin_mtval[3]),
    .D(n20640_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_3_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_2_s1 (
    .Q(CsrPlugin_mtval[2]),
    .D(n20641_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_2_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_1_s1 (
    .Q(CsrPlugin_mtval[1]),
    .D(n20642_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_1_s1.INIT=1'b0;
  DFFRE CsrPlugin_mtval_0_s1 (
    .Q(CsrPlugin_mtval[0]),
    .D(n20643_5),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(CsrPlugin_mtval_31_10) 
);
defparam CsrPlugin_mtval_0_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_31_s1 (
    .Q(memory_DivPlugin_rs1[31]),
    .D(n20774_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_31_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_30_s1 (
    .Q(memory_DivPlugin_rs1[30]),
    .D(n20775_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_30_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_29_s1 (
    .Q(memory_DivPlugin_rs1[29]),
    .D(n20776_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_29_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_28_s1 (
    .Q(memory_DivPlugin_rs1[28]),
    .D(n20777_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_28_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_27_s1 (
    .Q(memory_DivPlugin_rs1[27]),
    .D(n20778_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_27_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_26_s1 (
    .Q(memory_DivPlugin_rs1[26]),
    .D(n20779_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_26_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_25_s1 (
    .Q(memory_DivPlugin_rs1[25]),
    .D(n20780_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_25_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_24_s1 (
    .Q(memory_DivPlugin_rs1[24]),
    .D(n20781_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_24_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_23_s1 (
    .Q(memory_DivPlugin_rs1[23]),
    .D(n20782_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_23_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_22_s1 (
    .Q(memory_DivPlugin_rs1[22]),
    .D(n20783_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_22_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_21_s1 (
    .Q(memory_DivPlugin_rs1[21]),
    .D(n20784_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_21_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_20_s1 (
    .Q(memory_DivPlugin_rs1[20]),
    .D(n20785_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_20_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_19_s1 (
    .Q(memory_DivPlugin_rs1[19]),
    .D(n20786_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_19_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_18_s1 (
    .Q(memory_DivPlugin_rs1[18]),
    .D(n20787_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_18_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_17_s1 (
    .Q(memory_DivPlugin_rs1[17]),
    .D(n20788_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_17_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_16_s1 (
    .Q(memory_DivPlugin_rs1[16]),
    .D(n20789_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_16_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_15_s1 (
    .Q(memory_DivPlugin_rs1[15]),
    .D(n20790_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_15_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_14_s1 (
    .Q(memory_DivPlugin_rs1[14]),
    .D(n20791_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_14_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_13_s1 (
    .Q(memory_DivPlugin_rs1[13]),
    .D(n20792_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_13_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_12_s1 (
    .Q(memory_DivPlugin_rs1[12]),
    .D(n20793_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_12_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_11_s1 (
    .Q(memory_DivPlugin_rs1[11]),
    .D(n20794_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_11_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_10_s1 (
    .Q(memory_DivPlugin_rs1[10]),
    .D(n20795_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_10_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_9_s1 (
    .Q(memory_DivPlugin_rs1[9]),
    .D(n20796_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_9_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_8_s1 (
    .Q(memory_DivPlugin_rs1[8]),
    .D(n20797_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_8_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_7_s1 (
    .Q(memory_DivPlugin_rs1[7]),
    .D(n20798_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_7_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_6_s1 (
    .Q(memory_DivPlugin_rs1[6]),
    .D(n20799_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_6_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_5_s1 (
    .Q(memory_DivPlugin_rs1[5]),
    .D(n20800_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_5_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_4_s1 (
    .Q(memory_DivPlugin_rs1[4]),
    .D(n20801_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_4_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_3_s1 (
    .Q(memory_DivPlugin_rs1[3]),
    .D(n20802_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_3_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_2_s1 (
    .Q(memory_DivPlugin_rs1[2]),
    .D(n20803_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_2_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_1_s1 (
    .Q(memory_DivPlugin_rs1[1]),
    .D(n20804_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_1_s1.INIT=1'b0;
  DFFRE memory_DivPlugin_rs1_0_s1 (
    .Q(memory_DivPlugin_rs1[0]),
    .D(n20805_3),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_0_s1.INIT=1'b0;
  DFFRE CsrPlugin_minstret_0_s3 (
    .Q(CsrPlugin_minstret[0]),
    .D(n18974_6),
    .CLK(main_clkout0),
    .RESET(n30131_5),
    .CE(VCC) 
);
defparam CsrPlugin_minstret_0_s3.INIT=1'b0;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s (
    .DO(_zz_RegFilePlugin_regFile_port0[31:0]),
    .CLKA(main_clkout0),
    .CEA(lastStageRegFileWrite_valid),
    .CLKB(main_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[19:15],GND,GND,GND,GND,GND}),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_1=3'b000;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0 (
    .DO(_zz_RegFilePlugin_regFile_port1[31:0]),
    .CLKA(main_clkout0),
    .CEA(lastStageRegFileWrite_valid),
    .CLKB(main_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[24:20],GND,GND,GND,GND,GND}),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_1=3'b000;
  MULTALU27X18 execute_MUL_HL_33_s0 (
    .DOUT({DOUT[47:34],execute_to_memory_MUL_HL[33:0]}),
    .CASO(CASO[47:0]),
    .SOA(SOA[26:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,execute_RS2[15:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({VCC,n20645_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_HL_33_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.OREG_CLK="CLK0";
defparam execute_MUL_HL_33_s0.OREG_CE="CE0";
defparam execute_MUL_HL_33_s0.OREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_HL_33_s0.CASI_SEL=1'b0;
defparam execute_MUL_HL_33_s0.AREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.AREG_CE="CE0";
defparam execute_MUL_HL_33_s0.AREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.BREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.BREG_CE="CE0";
defparam execute_MUL_HL_33_s0.BREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.DREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.DREG_CE="CE0";
defparam execute_MUL_HL_33_s0.DREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_HL_33_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_HL_33_s0.P_SEL=1'b0;
defparam execute_MUL_HL_33_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_HL_33_s0.P_ADDSUB=1'b0;
defparam execute_MUL_HL_33_s0.ACC_SEL=1'b0;
defparam execute_MUL_HL_33_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_HL_33_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_HL_33_s0.A_SEL=1'b0;
defparam execute_MUL_HL_33_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_PREG_CE="CE0";
defparam execute_MUL_HL_33_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.C_SEL=1'b0;
defparam execute_MUL_HL_33_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_HL_33_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_HL_33_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_HL_33_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_HL_33_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_HL_33_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_HL_33_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HL_33_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_LH_33_s0 (
    .DOUT({DOUT_0[47:34],execute_to_memory_MUL_LH[33:0]}),
    .CASO(CASO_0[47:0]),
    .SOA(SOA_0[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_RS1[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({VCC,n20645_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_LH_33_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.OREG_CLK="CLK0";
defparam execute_MUL_LH_33_s0.OREG_CE="CE0";
defparam execute_MUL_LH_33_s0.OREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_LH_33_s0.CASI_SEL=1'b0;
defparam execute_MUL_LH_33_s0.AREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.AREG_CE="CE0";
defparam execute_MUL_LH_33_s0.AREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.BREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.BREG_CE="CE0";
defparam execute_MUL_LH_33_s0.BREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.DREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.DREG_CE="CE0";
defparam execute_MUL_LH_33_s0.DREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_LH_33_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_LH_33_s0.P_SEL=1'b0;
defparam execute_MUL_LH_33_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_LH_33_s0.P_ADDSUB=1'b0;
defparam execute_MUL_LH_33_s0.ACC_SEL=1'b0;
defparam execute_MUL_LH_33_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_LH_33_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_LH_33_s0.A_SEL=1'b0;
defparam execute_MUL_LH_33_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_PREG_CE="CE0";
defparam execute_MUL_LH_33_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.C_SEL=1'b0;
defparam execute_MUL_LH_33_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_LH_33_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_LH_33_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_LH_33_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_LH_33_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_LH_33_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_LH_33_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LH_33_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_LL_31_s0 (
    .DOUT({DOUT_1[47:32],execute_to_memory_MUL_LL[31:0]}),
    .CASO(CASO_1[47:0]),
    .SOA(SOA_1[26:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_RS1[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({GND,GND,execute_RS2[15:0]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({VCC,n20645_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_LL_31_s0.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.FB_PREG_EN="FALSE";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.OREG_CLK="CLK0";
defparam execute_MUL_LL_31_s0.OREG_CE="CE0";
defparam execute_MUL_LL_31_s0.OREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PRE_LOAD=48'h000000000000;
defparam execute_MUL_LL_31_s0.CASI_SEL=1'b0;
defparam execute_MUL_LL_31_s0.AREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.AREG_CE="CE0";
defparam execute_MUL_LL_31_s0.AREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.BREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.BREG_CE="CE0";
defparam execute_MUL_LL_31_s0.BREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.DREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.DREG_CE="CE0";
defparam execute_MUL_LL_31_s0.DREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.SOA_PREG_EN="FALSE";
defparam execute_MUL_LL_31_s0.DYN_P_SEL="FALSE";
defparam execute_MUL_LL_31_s0.P_SEL=1'b0;
defparam execute_MUL_LL_31_s0.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_LL_31_s0.P_ADDSUB=1'b0;
defparam execute_MUL_LL_31_s0.ACC_SEL=1'b0;
defparam execute_MUL_LL_31_s0.ADD_SUB_0=1'b0;
defparam execute_MUL_LL_31_s0.ADD_SUB_1=1'b0;
defparam execute_MUL_LL_31_s0.A_SEL=1'b0;
defparam execute_MUL_LL_31_s0.CASISEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.CSEL_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.C_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.C_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_PREG_CE="CE0";
defparam execute_MUL_LL_31_s0.C_PREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.C_PREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.C_SEL=1'b0;
defparam execute_MUL_LL_31_s0.DYN_ACC_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_LL_31_s0.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_LL_31_s0.DYN_A_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_CASI_SEL="FALSE";
defparam execute_MUL_LL_31_s0.DYN_C_SEL="FALSE";
defparam execute_MUL_LL_31_s0.MULT12X12_EN="FALSE";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_LL_31_s0.PSEL_IREG_CE="CE0";
defparam execute_MUL_LL_31_s0.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_LL_31_s0.PSEL_IREG_RESET="RESET0";
  MULTALU27X18 execute_MUL_HH_33_s1 (
    .DOUT({DOUT_2[47:32],memory_to_writeBack_MUL_HH[31:0]}),
    .CASO(CASO_2[47:0]),
    .SOA(SOA_2[26:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .C({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .D({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCSEL(GND),
    .PSEL(GND),
    .ASEL(GND),
    .PADDSUB(GND),
    .CSEL(GND),
    .CASISEL(GND),
    .ADDSUB({GND,GND}),
    .CLK({GND,main_clkout0}),
    .CE({memory_to_writeBack_INSTRUCTION_29_10,n20645_6}),
    .RESET({GND,GND}) 
);
defparam execute_MUL_HH_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ACCSEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB0_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB1_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.FB_PREG_EN="FALSE";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ACCSEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB0_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.ADDSUB1_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.OREG_CLK="CLK0";
defparam execute_MUL_HH_33_s1.OREG_CE="CE1";
defparam execute_MUL_HH_33_s1.OREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PRE_LOAD=48'h000000000000;
defparam execute_MUL_HH_33_s1.CASI_SEL=1'b0;
defparam execute_MUL_HH_33_s1.AREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.AREG_CE="CE0";
defparam execute_MUL_HH_33_s1.AREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.BREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.BREG_CE="CE0";
defparam execute_MUL_HH_33_s1.BREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.DREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.DREG_CE="CE0";
defparam execute_MUL_HH_33_s1.DREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PREG_CLK="CLK0";
defparam execute_MUL_HH_33_s1.PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.SOA_PREG_EN="FALSE";
defparam execute_MUL_HH_33_s1.DYN_P_SEL="FALSE";
defparam execute_MUL_HH_33_s1.P_SEL=1'b0;
defparam execute_MUL_HH_33_s1.DYN_P_ADDSUB="FALSE";
defparam execute_MUL_HH_33_s1.P_ADDSUB=1'b0;
defparam execute_MUL_HH_33_s1.ACC_SEL=1'b0;
defparam execute_MUL_HH_33_s1.ADD_SUB_0=1'b0;
defparam execute_MUL_HH_33_s1.ADD_SUB_1=1'b0;
defparam execute_MUL_HH_33_s1.A_SEL=1'b0;
defparam execute_MUL_HH_33_s1.CASISEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CASISEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CASISEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CASISEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CSEL_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.CSEL_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.CSEL_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.CSEL_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.C_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.C_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_PREG_CE="CE0";
defparam execute_MUL_HH_33_s1.C_PREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.C_PREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.C_SEL=1'b0;
defparam execute_MUL_HH_33_s1.DYN_ACC_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_ADD_SUB_0="FALSE";
defparam execute_MUL_HH_33_s1.DYN_ADD_SUB_1="FALSE";
defparam execute_MUL_HH_33_s1.DYN_A_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_CASI_SEL="FALSE";
defparam execute_MUL_HH_33_s1.DYN_C_SEL="FALSE";
defparam execute_MUL_HH_33_s1.MULT12X12_EN="FALSE";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.PADDSUB_IREG_RESET="RESET0";
defparam execute_MUL_HH_33_s1.PSEL_IREG_CE="CE0";
defparam execute_MUL_HH_33_s1.PSEL_IREG_CLK="BYPASS";
defparam execute_MUL_HH_33_s1.PSEL_IREG_RESET="RESET0";
  ALU _zz_execute_SrcPlugin_addSub_0_s (
    .SUM(_zz_execute_SrcPlugin_addSub[0]),
    .COUT(_zz_execute_SrcPlugin_addSub_0_2),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SrcPlugin_addSub_3[0]),
    .I3(GND),
    .CIN(decode_to_execute_SRC_USE_SUB_LESS) 
);
defparam _zz_execute_SrcPlugin_addSub_0_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_1_s (
    .SUM(_zz_execute_SrcPlugin_addSub[1]),
    .COUT(_zz_execute_SrcPlugin_addSub_1_2),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[1]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_0_2) 
);
defparam _zz_execute_SrcPlugin_addSub_1_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_2_s (
    .SUM(_zz_execute_SrcPlugin_addSub[2]),
    .COUT(_zz_execute_SrcPlugin_addSub_2_2),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SrcPlugin_addSub_3[2]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_1_2) 
);
defparam _zz_execute_SrcPlugin_addSub_2_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_3_s (
    .SUM(_zz_execute_SrcPlugin_addSub[3]),
    .COUT(_zz_execute_SrcPlugin_addSub_3_2),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[3]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_2_2) 
);
defparam _zz_execute_SrcPlugin_addSub_3_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_4_s (
    .SUM(_zz_execute_SrcPlugin_addSub[4]),
    .COUT(_zz_execute_SrcPlugin_addSub_4_2),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[4]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_3_2) 
);
defparam _zz_execute_SrcPlugin_addSub_4_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_5_s (
    .SUM(_zz_execute_SrcPlugin_addSub[5]),
    .COUT(_zz_execute_SrcPlugin_addSub_5_2),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SrcPlugin_addSub_3[5]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_4_2) 
);
defparam _zz_execute_SrcPlugin_addSub_5_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_6_s (
    .SUM(_zz_execute_SrcPlugin_addSub[6]),
    .COUT(_zz_execute_SrcPlugin_addSub_6_2),
    .I0(_zz_execute_SRC1[6]),
    .I1(_zz_execute_SrcPlugin_addSub_3[6]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_5_2) 
);
defparam _zz_execute_SrcPlugin_addSub_6_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_7_s (
    .SUM(_zz_execute_SrcPlugin_addSub[7]),
    .COUT(_zz_execute_SrcPlugin_addSub_7_2),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SrcPlugin_addSub_3[7]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_6_2) 
);
defparam _zz_execute_SrcPlugin_addSub_7_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_8_s (
    .SUM(_zz_execute_SrcPlugin_addSub[8]),
    .COUT(_zz_execute_SrcPlugin_addSub_8_2),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SrcPlugin_addSub_3[8]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_7_2) 
);
defparam _zz_execute_SrcPlugin_addSub_8_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_9_s (
    .SUM(_zz_execute_SrcPlugin_addSub[9]),
    .COUT(_zz_execute_SrcPlugin_addSub_9_2),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SrcPlugin_addSub_3[9]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_8_2) 
);
defparam _zz_execute_SrcPlugin_addSub_9_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_10_s (
    .SUM(_zz_execute_SrcPlugin_addSub[10]),
    .COUT(_zz_execute_SrcPlugin_addSub_10_2),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SrcPlugin_addSub_3[10]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_9_2) 
);
defparam _zz_execute_SrcPlugin_addSub_10_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_11_s (
    .SUM(_zz_execute_SrcPlugin_addSub[11]),
    .COUT(_zz_execute_SrcPlugin_addSub_11_2),
    .I0(_zz_execute_SRC1[11]),
    .I1(_zz_execute_SrcPlugin_addSub_3[11]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_10_2) 
);
defparam _zz_execute_SrcPlugin_addSub_11_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_12_s (
    .SUM(_zz_execute_SrcPlugin_addSub[12]),
    .COUT(_zz_execute_SrcPlugin_addSub_12_2),
    .I0(_zz_execute_SRC1[12]),
    .I1(_zz_execute_SrcPlugin_addSub_3[12]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_11_2) 
);
defparam _zz_execute_SrcPlugin_addSub_12_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_13_s (
    .SUM(_zz_execute_SrcPlugin_addSub[13]),
    .COUT(_zz_execute_SrcPlugin_addSub_13_2),
    .I0(_zz_execute_SRC1[13]),
    .I1(_zz_execute_SrcPlugin_addSub_3[13]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_12_2) 
);
defparam _zz_execute_SrcPlugin_addSub_13_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_14_s (
    .SUM(_zz_execute_SrcPlugin_addSub[14]),
    .COUT(_zz_execute_SrcPlugin_addSub_14_2),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SrcPlugin_addSub_3[14]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_13_2) 
);
defparam _zz_execute_SrcPlugin_addSub_14_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_15_s (
    .SUM(_zz_execute_SrcPlugin_addSub[15]),
    .COUT(_zz_execute_SrcPlugin_addSub_15_2),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SrcPlugin_addSub_3[15]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_14_2) 
);
defparam _zz_execute_SrcPlugin_addSub_15_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_16_s (
    .SUM(_zz_execute_SrcPlugin_addSub[16]),
    .COUT(_zz_execute_SrcPlugin_addSub_16_2),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SrcPlugin_addSub_3[16]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_15_2) 
);
defparam _zz_execute_SrcPlugin_addSub_16_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_17_s (
    .SUM(_zz_execute_SrcPlugin_addSub[17]),
    .COUT(_zz_execute_SrcPlugin_addSub_17_2),
    .I0(_zz_execute_SRC1[17]),
    .I1(_zz_execute_SrcPlugin_addSub_3[17]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_16_2) 
);
defparam _zz_execute_SrcPlugin_addSub_17_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_18_s (
    .SUM(_zz_execute_SrcPlugin_addSub[18]),
    .COUT(_zz_execute_SrcPlugin_addSub_18_2),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SrcPlugin_addSub_3[18]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_17_2) 
);
defparam _zz_execute_SrcPlugin_addSub_18_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_19_s (
    .SUM(_zz_execute_SrcPlugin_addSub[19]),
    .COUT(_zz_execute_SrcPlugin_addSub_19_2),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SrcPlugin_addSub_3[19]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_18_2) 
);
defparam _zz_execute_SrcPlugin_addSub_19_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_20_s (
    .SUM(_zz_execute_SrcPlugin_addSub[20]),
    .COUT(_zz_execute_SrcPlugin_addSub_20_2),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SrcPlugin_addSub_3[20]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_19_2) 
);
defparam _zz_execute_SrcPlugin_addSub_20_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_21_s (
    .SUM(_zz_execute_SrcPlugin_addSub[21]),
    .COUT(_zz_execute_SrcPlugin_addSub_21_2),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SrcPlugin_addSub_3[21]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_20_2) 
);
defparam _zz_execute_SrcPlugin_addSub_21_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_22_s (
    .SUM(_zz_execute_SrcPlugin_addSub[22]),
    .COUT(_zz_execute_SrcPlugin_addSub_22_2),
    .I0(_zz_execute_SRC1[22]),
    .I1(_zz_execute_SrcPlugin_addSub_3[22]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_21_2) 
);
defparam _zz_execute_SrcPlugin_addSub_22_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_23_s (
    .SUM(_zz_execute_SrcPlugin_addSub[23]),
    .COUT(_zz_execute_SrcPlugin_addSub_23_2),
    .I0(_zz_execute_SRC1[23]),
    .I1(_zz_execute_SrcPlugin_addSub_3[23]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_22_2) 
);
defparam _zz_execute_SrcPlugin_addSub_23_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_24_s (
    .SUM(_zz_execute_SrcPlugin_addSub[24]),
    .COUT(_zz_execute_SrcPlugin_addSub_24_2),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SrcPlugin_addSub_3[24]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_23_2) 
);
defparam _zz_execute_SrcPlugin_addSub_24_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_25_s (
    .SUM(_zz_execute_SrcPlugin_addSub[25]),
    .COUT(_zz_execute_SrcPlugin_addSub_25_2),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SrcPlugin_addSub_3[25]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_24_2) 
);
defparam _zz_execute_SrcPlugin_addSub_25_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_26_s (
    .SUM(_zz_execute_SrcPlugin_addSub[26]),
    .COUT(_zz_execute_SrcPlugin_addSub_26_2),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SrcPlugin_addSub_3[26]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_25_2) 
);
defparam _zz_execute_SrcPlugin_addSub_26_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_27_s (
    .SUM(_zz_execute_SrcPlugin_addSub[27]),
    .COUT(_zz_execute_SrcPlugin_addSub_27_2),
    .I0(_zz_execute_SRC1[27]),
    .I1(_zz_execute_SrcPlugin_addSub_3[27]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_26_2) 
);
defparam _zz_execute_SrcPlugin_addSub_27_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_28_s (
    .SUM(_zz_execute_SrcPlugin_addSub[28]),
    .COUT(_zz_execute_SrcPlugin_addSub_28_2),
    .I0(_zz_execute_SRC1[28]),
    .I1(_zz_execute_SrcPlugin_addSub_3[28]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_27_2) 
);
defparam _zz_execute_SrcPlugin_addSub_28_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_29_s (
    .SUM(_zz_execute_SrcPlugin_addSub[29]),
    .COUT(_zz_execute_SrcPlugin_addSub_29_2),
    .I0(_zz_execute_SRC1[29]),
    .I1(_zz_execute_SrcPlugin_addSub_3[29]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_28_2) 
);
defparam _zz_execute_SrcPlugin_addSub_29_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_30_s (
    .SUM(_zz_execute_SrcPlugin_addSub[30]),
    .COUT(_zz_execute_SrcPlugin_addSub_30_2),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SrcPlugin_addSub_3[30]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_29_2) 
);
defparam _zz_execute_SrcPlugin_addSub_30_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_31_s (
    .SUM(_zz_execute_SrcPlugin_addSub[31]),
    .COUT(_zz_execute_SrcPlugin_addSub_31_0_COUT),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SrcPlugin_addSub_3[31]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_30_2) 
);
defparam _zz_execute_SrcPlugin_addSub_31_s.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_2_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_2_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(n13250_3),
    .I3(GND),
    .CIN(GND) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_2_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_3_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_3_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(n13249_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_2_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_3_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_4_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_4_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(n13248_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_3_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_4_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_5_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_5_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_4_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_5_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_6_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_6_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_5_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_6_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_7_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_7_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_6_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_7_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_8_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_8_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_7_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_8_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_9_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_9_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_8_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_9_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_10_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_10_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_9_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_10_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_11_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_11_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(n13247_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_10_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_11_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_12_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_12_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(n13246_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_11_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_12_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_13_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_13_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(n13245_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_12_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_13_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_14_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_14_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(n13244_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_13_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_14_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_15_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_15_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(n13243_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_14_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_15_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_16_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_16_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(n13242_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_15_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_16_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_17_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_17_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(n13241_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_16_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_17_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_18_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_18_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(n13240_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_17_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_18_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_19_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_19_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(n13239_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_18_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_19_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_20_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_20_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_19_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_20_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_21_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_21_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_20_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_21_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_22_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_22_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_21_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_22_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_23_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_23_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_22_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_23_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_24_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_24_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_23_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_24_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_25_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_25_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_24_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_25_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_26_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_26_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_25_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_26_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_27_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_27_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_26_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_27_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_28_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_28_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_27_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_28_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_29_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_29_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_28_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_29_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_30_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_30_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_29_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_30_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_31_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_30_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_31_s0.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_0_s (
    .SUM(execute_BranchPlugin_branchAdder[0]),
    .COUT(execute_BranchPlugin_branchAdder_0_2),
    .I0(execute_BranchPlugin_branch_src1[0]),
    .I1(execute_BranchPlugin_branch_src2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam execute_BranchPlugin_branchAdder_0_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_1_s (
    .SUM(execute_BranchPlugin_branchAdder[1]),
    .COUT(execute_BranchPlugin_branchAdder_1_2),
    .I0(execute_BranchPlugin_branch_src1[1]),
    .I1(execute_BranchPlugin_branch_src2[1]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_0_2) 
);
defparam execute_BranchPlugin_branchAdder_1_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_2_s (
    .SUM(execute_BranchPlugin_branchAdder[2]),
    .COUT(execute_BranchPlugin_branchAdder_2_2),
    .I0(execute_BranchPlugin_branch_src1[2]),
    .I1(execute_BranchPlugin_branch_src2[2]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_1_2) 
);
defparam execute_BranchPlugin_branchAdder_2_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_3_s (
    .SUM(execute_BranchPlugin_branchAdder[3]),
    .COUT(execute_BranchPlugin_branchAdder_3_2),
    .I0(execute_BranchPlugin_branch_src1[3]),
    .I1(execute_BranchPlugin_branch_src2[3]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_2_2) 
);
defparam execute_BranchPlugin_branchAdder_3_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_4_s (
    .SUM(execute_BranchPlugin_branchAdder[4]),
    .COUT(execute_BranchPlugin_branchAdder_4_2),
    .I0(execute_BranchPlugin_branch_src1[4]),
    .I1(execute_BranchPlugin_branch_src2[4]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_3_2) 
);
defparam execute_BranchPlugin_branchAdder_4_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_5_s (
    .SUM(execute_BranchPlugin_branchAdder[5]),
    .COUT(execute_BranchPlugin_branchAdder_5_2),
    .I0(execute_BranchPlugin_branch_src1[5]),
    .I1(execute_BranchPlugin_branch_src2[5]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_4_2) 
);
defparam execute_BranchPlugin_branchAdder_5_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_6_s (
    .SUM(execute_BranchPlugin_branchAdder[6]),
    .COUT(execute_BranchPlugin_branchAdder_6_2),
    .I0(execute_BranchPlugin_branch_src1[6]),
    .I1(execute_BranchPlugin_branch_src2[6]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_5_2) 
);
defparam execute_BranchPlugin_branchAdder_6_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_7_s (
    .SUM(execute_BranchPlugin_branchAdder[7]),
    .COUT(execute_BranchPlugin_branchAdder_7_2),
    .I0(execute_BranchPlugin_branch_src1[7]),
    .I1(execute_BranchPlugin_branch_src2[7]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_6_2) 
);
defparam execute_BranchPlugin_branchAdder_7_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_8_s (
    .SUM(execute_BranchPlugin_branchAdder[8]),
    .COUT(execute_BranchPlugin_branchAdder_8_2),
    .I0(execute_BranchPlugin_branch_src1[8]),
    .I1(execute_BranchPlugin_branch_src2[8]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_7_2) 
);
defparam execute_BranchPlugin_branchAdder_8_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_9_s (
    .SUM(execute_BranchPlugin_branchAdder[9]),
    .COUT(execute_BranchPlugin_branchAdder_9_2),
    .I0(execute_BranchPlugin_branch_src1[9]),
    .I1(execute_BranchPlugin_branch_src2[9]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_8_2) 
);
defparam execute_BranchPlugin_branchAdder_9_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_10_s (
    .SUM(execute_BranchPlugin_branchAdder[10]),
    .COUT(execute_BranchPlugin_branchAdder_10_2),
    .I0(execute_BranchPlugin_branch_src1[10]),
    .I1(execute_BranchPlugin_branch_src2[10]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_9_2) 
);
defparam execute_BranchPlugin_branchAdder_10_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_11_s (
    .SUM(execute_BranchPlugin_branchAdder[11]),
    .COUT(execute_BranchPlugin_branchAdder_11_2),
    .I0(execute_BranchPlugin_branch_src1[11]),
    .I1(execute_BranchPlugin_branch_src2[11]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_10_2) 
);
defparam execute_BranchPlugin_branchAdder_11_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_12_s (
    .SUM(execute_BranchPlugin_branchAdder[12]),
    .COUT(execute_BranchPlugin_branchAdder_12_2),
    .I0(execute_BranchPlugin_branch_src1[12]),
    .I1(execute_BranchPlugin_branch_src2[12]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_11_2) 
);
defparam execute_BranchPlugin_branchAdder_12_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_13_s (
    .SUM(execute_BranchPlugin_branchAdder[13]),
    .COUT(execute_BranchPlugin_branchAdder_13_2),
    .I0(execute_BranchPlugin_branch_src1[13]),
    .I1(execute_BranchPlugin_branch_src2[13]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_12_2) 
);
defparam execute_BranchPlugin_branchAdder_13_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_14_s (
    .SUM(execute_BranchPlugin_branchAdder[14]),
    .COUT(execute_BranchPlugin_branchAdder_14_2),
    .I0(execute_BranchPlugin_branch_src1[14]),
    .I1(execute_BranchPlugin_branch_src2[14]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_13_2) 
);
defparam execute_BranchPlugin_branchAdder_14_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_15_s (
    .SUM(execute_BranchPlugin_branchAdder[15]),
    .COUT(execute_BranchPlugin_branchAdder_15_2),
    .I0(execute_BranchPlugin_branch_src1[15]),
    .I1(execute_BranchPlugin_branch_src2[15]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_14_2) 
);
defparam execute_BranchPlugin_branchAdder_15_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_16_s (
    .SUM(execute_BranchPlugin_branchAdder[16]),
    .COUT(execute_BranchPlugin_branchAdder_16_2),
    .I0(execute_BranchPlugin_branch_src1[16]),
    .I1(execute_BranchPlugin_branch_src2[16]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_15_2) 
);
defparam execute_BranchPlugin_branchAdder_16_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_17_s (
    .SUM(execute_BranchPlugin_branchAdder[17]),
    .COUT(execute_BranchPlugin_branchAdder_17_2),
    .I0(execute_BranchPlugin_branch_src1[17]),
    .I1(execute_BranchPlugin_branch_src2[17]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_16_2) 
);
defparam execute_BranchPlugin_branchAdder_17_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_18_s (
    .SUM(execute_BranchPlugin_branchAdder[18]),
    .COUT(execute_BranchPlugin_branchAdder_18_2),
    .I0(execute_BranchPlugin_branch_src1[18]),
    .I1(execute_BranchPlugin_branch_src2[18]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_17_2) 
);
defparam execute_BranchPlugin_branchAdder_18_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_19_s (
    .SUM(execute_BranchPlugin_branchAdder[19]),
    .COUT(execute_BranchPlugin_branchAdder_19_2),
    .I0(execute_BranchPlugin_branch_src1[19]),
    .I1(execute_BranchPlugin_branch_src2[19]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_18_2) 
);
defparam execute_BranchPlugin_branchAdder_19_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_20_s (
    .SUM(execute_BranchPlugin_branchAdder[20]),
    .COUT(execute_BranchPlugin_branchAdder_20_2),
    .I0(execute_BranchPlugin_branch_src1[20]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_19_2) 
);
defparam execute_BranchPlugin_branchAdder_20_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_21_s (
    .SUM(execute_BranchPlugin_branchAdder[21]),
    .COUT(execute_BranchPlugin_branchAdder_21_2),
    .I0(execute_BranchPlugin_branch_src1[21]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_20_2) 
);
defparam execute_BranchPlugin_branchAdder_21_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_22_s (
    .SUM(execute_BranchPlugin_branchAdder[22]),
    .COUT(execute_BranchPlugin_branchAdder_22_2),
    .I0(execute_BranchPlugin_branch_src1[22]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_21_2) 
);
defparam execute_BranchPlugin_branchAdder_22_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_23_s (
    .SUM(execute_BranchPlugin_branchAdder[23]),
    .COUT(execute_BranchPlugin_branchAdder_23_2),
    .I0(execute_BranchPlugin_branch_src1[23]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_22_2) 
);
defparam execute_BranchPlugin_branchAdder_23_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_24_s (
    .SUM(execute_BranchPlugin_branchAdder[24]),
    .COUT(execute_BranchPlugin_branchAdder_24_2),
    .I0(execute_BranchPlugin_branch_src1[24]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_23_2) 
);
defparam execute_BranchPlugin_branchAdder_24_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_25_s (
    .SUM(execute_BranchPlugin_branchAdder[25]),
    .COUT(execute_BranchPlugin_branchAdder_25_2),
    .I0(execute_BranchPlugin_branch_src1[25]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_24_2) 
);
defparam execute_BranchPlugin_branchAdder_25_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_26_s (
    .SUM(execute_BranchPlugin_branchAdder[26]),
    .COUT(execute_BranchPlugin_branchAdder_26_2),
    .I0(execute_BranchPlugin_branch_src1[26]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_25_2) 
);
defparam execute_BranchPlugin_branchAdder_26_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_27_s (
    .SUM(execute_BranchPlugin_branchAdder[27]),
    .COUT(execute_BranchPlugin_branchAdder_27_2),
    .I0(execute_BranchPlugin_branch_src1[27]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_26_2) 
);
defparam execute_BranchPlugin_branchAdder_27_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_28_s (
    .SUM(execute_BranchPlugin_branchAdder[28]),
    .COUT(execute_BranchPlugin_branchAdder_28_2),
    .I0(execute_BranchPlugin_branch_src1[28]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_27_2) 
);
defparam execute_BranchPlugin_branchAdder_28_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_29_s (
    .SUM(execute_BranchPlugin_branchAdder[29]),
    .COUT(execute_BranchPlugin_branchAdder_29_2),
    .I0(execute_BranchPlugin_branch_src1[29]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_28_2) 
);
defparam execute_BranchPlugin_branchAdder_29_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_30_s (
    .SUM(execute_BranchPlugin_branchAdder[30]),
    .COUT(execute_BranchPlugin_branchAdder_30_2),
    .I0(execute_BranchPlugin_branch_src1[30]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_29_2) 
);
defparam execute_BranchPlugin_branchAdder_30_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_31_s (
    .SUM(execute_BranchPlugin_branchAdder[31]),
    .COUT(execute_BranchPlugin_branchAdder_31_0_COUT),
    .I0(execute_BranchPlugin_branch_src1[31]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_30_2) 
);
defparam execute_BranchPlugin_branchAdder_31_s.ALU_MODE=0;
  ALU n16295_s (
    .SUM(n16295_1),
    .COUT(n16295_2),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(n26643_4),
    .I3(GND),
    .CIN(GND) 
);
defparam n16295_s.ALU_MODE=0;
  ALU n16294_s (
    .SUM(n16294_1),
    .COUT(n16294_2),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n16295_2) 
);
defparam n16294_s.ALU_MODE=0;
  ALU n16293_s (
    .SUM(n16293_1),
    .COUT(n16293_2),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n16294_2) 
);
defparam n16293_s.ALU_MODE=0;
  ALU n16292_s (
    .SUM(n16292_1),
    .COUT(n16292_2),
    .I0(memory_DivPlugin_div_counter_value[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16293_2) 
);
defparam n16292_s.ALU_MODE=0;
  ALU n16291_s (
    .SUM(n16291_1),
    .COUT(n16291_2),
    .I0(memory_DivPlugin_div_counter_value[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n16292_2) 
);
defparam n16291_s.ALU_MODE=0;
  ALU n16290_s (
    .SUM(n16290_1),
    .COUT(n16290_0_COUT),
    .I0(memory_DivPlugin_div_counter_value[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n16291_2) 
);
defparam n16290_s.ALU_MODE=0;
  ALU memory_MUL_LOW_16_s (
    .SUM(memory_MUL_LOW_16_1),
    .COUT(memory_MUL_LOW_16_2),
    .I0(execute_to_memory_MUL_LL[16]),
    .I1(execute_to_memory_MUL_LH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam memory_MUL_LOW_16_s.ALU_MODE=0;
  ALU memory_MUL_LOW_17_s (
    .SUM(memory_MUL_LOW_17_1),
    .COUT(memory_MUL_LOW_17_2),
    .I0(execute_to_memory_MUL_LL[17]),
    .I1(execute_to_memory_MUL_LH[1]),
    .I3(GND),
    .CIN(memory_MUL_LOW_16_2) 
);
defparam memory_MUL_LOW_17_s.ALU_MODE=0;
  ALU memory_MUL_LOW_18_s (
    .SUM(memory_MUL_LOW_18_1),
    .COUT(memory_MUL_LOW_18_2),
    .I0(execute_to_memory_MUL_LL[18]),
    .I1(execute_to_memory_MUL_LH[2]),
    .I3(GND),
    .CIN(memory_MUL_LOW_17_2) 
);
defparam memory_MUL_LOW_18_s.ALU_MODE=0;
  ALU memory_MUL_LOW_19_s (
    .SUM(memory_MUL_LOW_19_1),
    .COUT(memory_MUL_LOW_19_2),
    .I0(execute_to_memory_MUL_LL[19]),
    .I1(execute_to_memory_MUL_LH[3]),
    .I3(GND),
    .CIN(memory_MUL_LOW_18_2) 
);
defparam memory_MUL_LOW_19_s.ALU_MODE=0;
  ALU memory_MUL_LOW_20_s (
    .SUM(memory_MUL_LOW_20_1),
    .COUT(memory_MUL_LOW_20_2),
    .I0(execute_to_memory_MUL_LL[20]),
    .I1(execute_to_memory_MUL_LH[4]),
    .I3(GND),
    .CIN(memory_MUL_LOW_19_2) 
);
defparam memory_MUL_LOW_20_s.ALU_MODE=0;
  ALU memory_MUL_LOW_21_s (
    .SUM(memory_MUL_LOW_21_1),
    .COUT(memory_MUL_LOW_21_2),
    .I0(execute_to_memory_MUL_LL[21]),
    .I1(execute_to_memory_MUL_LH[5]),
    .I3(GND),
    .CIN(memory_MUL_LOW_20_2) 
);
defparam memory_MUL_LOW_21_s.ALU_MODE=0;
  ALU memory_MUL_LOW_22_s (
    .SUM(memory_MUL_LOW_22_1),
    .COUT(memory_MUL_LOW_22_2),
    .I0(execute_to_memory_MUL_LL[22]),
    .I1(execute_to_memory_MUL_LH[6]),
    .I3(GND),
    .CIN(memory_MUL_LOW_21_2) 
);
defparam memory_MUL_LOW_22_s.ALU_MODE=0;
  ALU memory_MUL_LOW_23_s (
    .SUM(memory_MUL_LOW_23_1),
    .COUT(memory_MUL_LOW_23_2),
    .I0(execute_to_memory_MUL_LL[23]),
    .I1(execute_to_memory_MUL_LH[7]),
    .I3(GND),
    .CIN(memory_MUL_LOW_22_2) 
);
defparam memory_MUL_LOW_23_s.ALU_MODE=0;
  ALU memory_MUL_LOW_24_s (
    .SUM(memory_MUL_LOW_24_1),
    .COUT(memory_MUL_LOW_24_2),
    .I0(execute_to_memory_MUL_LL[24]),
    .I1(execute_to_memory_MUL_LH[8]),
    .I3(GND),
    .CIN(memory_MUL_LOW_23_2) 
);
defparam memory_MUL_LOW_24_s.ALU_MODE=0;
  ALU memory_MUL_LOW_25_s (
    .SUM(memory_MUL_LOW_25_1),
    .COUT(memory_MUL_LOW_25_2),
    .I0(execute_to_memory_MUL_LL[25]),
    .I1(execute_to_memory_MUL_LH[9]),
    .I3(GND),
    .CIN(memory_MUL_LOW_24_2) 
);
defparam memory_MUL_LOW_25_s.ALU_MODE=0;
  ALU memory_MUL_LOW_26_s (
    .SUM(memory_MUL_LOW_26_1),
    .COUT(memory_MUL_LOW_26_2),
    .I0(execute_to_memory_MUL_LL[26]),
    .I1(execute_to_memory_MUL_LH[10]),
    .I3(GND),
    .CIN(memory_MUL_LOW_25_2) 
);
defparam memory_MUL_LOW_26_s.ALU_MODE=0;
  ALU memory_MUL_LOW_27_s (
    .SUM(memory_MUL_LOW_27_1),
    .COUT(memory_MUL_LOW_27_2),
    .I0(execute_to_memory_MUL_LL[27]),
    .I1(execute_to_memory_MUL_LH[11]),
    .I3(GND),
    .CIN(memory_MUL_LOW_26_2) 
);
defparam memory_MUL_LOW_27_s.ALU_MODE=0;
  ALU memory_MUL_LOW_28_s (
    .SUM(memory_MUL_LOW_28_1),
    .COUT(memory_MUL_LOW_28_2),
    .I0(execute_to_memory_MUL_LL[28]),
    .I1(execute_to_memory_MUL_LH[12]),
    .I3(GND),
    .CIN(memory_MUL_LOW_27_2) 
);
defparam memory_MUL_LOW_28_s.ALU_MODE=0;
  ALU memory_MUL_LOW_29_s (
    .SUM(memory_MUL_LOW_29_1),
    .COUT(memory_MUL_LOW_29_2),
    .I0(execute_to_memory_MUL_LL[29]),
    .I1(execute_to_memory_MUL_LH[13]),
    .I3(GND),
    .CIN(memory_MUL_LOW_28_2) 
);
defparam memory_MUL_LOW_29_s.ALU_MODE=0;
  ALU memory_MUL_LOW_30_s (
    .SUM(memory_MUL_LOW_30_1),
    .COUT(memory_MUL_LOW_30_2),
    .I0(execute_to_memory_MUL_LL[30]),
    .I1(execute_to_memory_MUL_LH[14]),
    .I3(GND),
    .CIN(memory_MUL_LOW_29_2) 
);
defparam memory_MUL_LOW_30_s.ALU_MODE=0;
  ALU memory_MUL_LOW_31_s (
    .SUM(memory_MUL_LOW_31_1),
    .COUT(memory_MUL_LOW_31_2),
    .I0(execute_to_memory_MUL_LL[31]),
    .I1(execute_to_memory_MUL_LH[15]),
    .I3(GND),
    .CIN(memory_MUL_LOW_30_2) 
);
defparam memory_MUL_LOW_31_s.ALU_MODE=0;
  ALU memory_MUL_LOW_32_s (
    .SUM(memory_MUL_LOW_32_1),
    .COUT(memory_MUL_LOW_32_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[16]),
    .I3(GND),
    .CIN(memory_MUL_LOW_31_2) 
);
defparam memory_MUL_LOW_32_s.ALU_MODE=0;
  ALU memory_MUL_LOW_33_s (
    .SUM(memory_MUL_LOW_33_1),
    .COUT(memory_MUL_LOW_33_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[17]),
    .I3(GND),
    .CIN(memory_MUL_LOW_32_2) 
);
defparam memory_MUL_LOW_33_s.ALU_MODE=0;
  ALU memory_MUL_LOW_34_s (
    .SUM(memory_MUL_LOW_34_1),
    .COUT(memory_MUL_LOW_34_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[18]),
    .I3(GND),
    .CIN(memory_MUL_LOW_33_2) 
);
defparam memory_MUL_LOW_34_s.ALU_MODE=0;
  ALU memory_MUL_LOW_35_s (
    .SUM(memory_MUL_LOW_35_1),
    .COUT(memory_MUL_LOW_35_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[19]),
    .I3(GND),
    .CIN(memory_MUL_LOW_34_2) 
);
defparam memory_MUL_LOW_35_s.ALU_MODE=0;
  ALU memory_MUL_LOW_36_s (
    .SUM(memory_MUL_LOW_36_1),
    .COUT(memory_MUL_LOW_36_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[20]),
    .I3(GND),
    .CIN(memory_MUL_LOW_35_2) 
);
defparam memory_MUL_LOW_36_s.ALU_MODE=0;
  ALU memory_MUL_LOW_37_s (
    .SUM(memory_MUL_LOW_37_1),
    .COUT(memory_MUL_LOW_37_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[21]),
    .I3(GND),
    .CIN(memory_MUL_LOW_36_2) 
);
defparam memory_MUL_LOW_37_s.ALU_MODE=0;
  ALU memory_MUL_LOW_38_s (
    .SUM(memory_MUL_LOW_38_1),
    .COUT(memory_MUL_LOW_38_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[22]),
    .I3(GND),
    .CIN(memory_MUL_LOW_37_2) 
);
defparam memory_MUL_LOW_38_s.ALU_MODE=0;
  ALU memory_MUL_LOW_39_s (
    .SUM(memory_MUL_LOW_39_1),
    .COUT(memory_MUL_LOW_39_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[23]),
    .I3(GND),
    .CIN(memory_MUL_LOW_38_2) 
);
defparam memory_MUL_LOW_39_s.ALU_MODE=0;
  ALU memory_MUL_LOW_40_s (
    .SUM(memory_MUL_LOW_40_1),
    .COUT(memory_MUL_LOW_40_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[24]),
    .I3(GND),
    .CIN(memory_MUL_LOW_39_2) 
);
defparam memory_MUL_LOW_40_s.ALU_MODE=0;
  ALU memory_MUL_LOW_41_s (
    .SUM(memory_MUL_LOW_41_1),
    .COUT(memory_MUL_LOW_41_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[25]),
    .I3(GND),
    .CIN(memory_MUL_LOW_40_2) 
);
defparam memory_MUL_LOW_41_s.ALU_MODE=0;
  ALU memory_MUL_LOW_42_s (
    .SUM(memory_MUL_LOW_42_1),
    .COUT(memory_MUL_LOW_42_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[26]),
    .I3(GND),
    .CIN(memory_MUL_LOW_41_2) 
);
defparam memory_MUL_LOW_42_s.ALU_MODE=0;
  ALU memory_MUL_LOW_43_s (
    .SUM(memory_MUL_LOW_43_1),
    .COUT(memory_MUL_LOW_43_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[27]),
    .I3(GND),
    .CIN(memory_MUL_LOW_42_2) 
);
defparam memory_MUL_LOW_43_s.ALU_MODE=0;
  ALU memory_MUL_LOW_44_s (
    .SUM(memory_MUL_LOW_44_1),
    .COUT(memory_MUL_LOW_44_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[28]),
    .I3(GND),
    .CIN(memory_MUL_LOW_43_2) 
);
defparam memory_MUL_LOW_44_s.ALU_MODE=0;
  ALU memory_MUL_LOW_45_s (
    .SUM(memory_MUL_LOW_45_1),
    .COUT(memory_MUL_LOW_45_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[29]),
    .I3(GND),
    .CIN(memory_MUL_LOW_44_2) 
);
defparam memory_MUL_LOW_45_s.ALU_MODE=0;
  ALU memory_MUL_LOW_46_s (
    .SUM(memory_MUL_LOW_46_1),
    .COUT(memory_MUL_LOW_46_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[30]),
    .I3(GND),
    .CIN(memory_MUL_LOW_45_2) 
);
defparam memory_MUL_LOW_46_s.ALU_MODE=0;
  ALU memory_MUL_LOW_47_s (
    .SUM(memory_MUL_LOW_47_1),
    .COUT(memory_MUL_LOW_47_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[31]),
    .I3(GND),
    .CIN(memory_MUL_LOW_46_2) 
);
defparam memory_MUL_LOW_47_s.ALU_MODE=0;
  ALU memory_MUL_LOW_48_s (
    .SUM(memory_MUL_LOW_48_1),
    .COUT(memory_MUL_LOW_48_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[32]),
    .I3(GND),
    .CIN(memory_MUL_LOW_47_2) 
);
defparam memory_MUL_LOW_48_s.ALU_MODE=0;
  ALU memory_MUL_LOW_49_s (
    .SUM(memory_MUL_LOW_49_1),
    .COUT(memory_MUL_LOW_49_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_48_2) 
);
defparam memory_MUL_LOW_49_s.ALU_MODE=0;
  ALU memory_MUL_LOW_50_s (
    .SUM(memory_MUL_LOW_50_1),
    .COUT(memory_MUL_LOW_50_2),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_49_2) 
);
defparam memory_MUL_LOW_50_s.ALU_MODE=0;
  ALU memory_MUL_LOW_51_s (
    .SUM(memory_MUL_LOW_51_1),
    .COUT(memory_MUL_LOW_51_0_COUT),
    .I0(GND),
    .I1(execute_to_memory_MUL_LH[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_50_2) 
);
defparam memory_MUL_LOW_51_s.ALU_MODE=0;
  ALU memory_MUL_LOW_16_s0 (
    .SUM(memory_MUL_LOW[16]),
    .COUT(memory_MUL_LOW_16_4),
    .I0(memory_MUL_LOW_16_1),
    .I1(execute_to_memory_MUL_HL[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam memory_MUL_LOW_16_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_17_s0 (
    .SUM(memory_MUL_LOW[17]),
    .COUT(memory_MUL_LOW_17_4),
    .I0(memory_MUL_LOW_17_1),
    .I1(execute_to_memory_MUL_HL[1]),
    .I3(GND),
    .CIN(memory_MUL_LOW_16_4) 
);
defparam memory_MUL_LOW_17_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_18_s0 (
    .SUM(memory_MUL_LOW[18]),
    .COUT(memory_MUL_LOW_18_4),
    .I0(memory_MUL_LOW_18_1),
    .I1(execute_to_memory_MUL_HL[2]),
    .I3(GND),
    .CIN(memory_MUL_LOW_17_4) 
);
defparam memory_MUL_LOW_18_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_19_s0 (
    .SUM(memory_MUL_LOW[19]),
    .COUT(memory_MUL_LOW_19_4),
    .I0(memory_MUL_LOW_19_1),
    .I1(execute_to_memory_MUL_HL[3]),
    .I3(GND),
    .CIN(memory_MUL_LOW_18_4) 
);
defparam memory_MUL_LOW_19_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_20_s0 (
    .SUM(memory_MUL_LOW[20]),
    .COUT(memory_MUL_LOW_20_4),
    .I0(memory_MUL_LOW_20_1),
    .I1(execute_to_memory_MUL_HL[4]),
    .I3(GND),
    .CIN(memory_MUL_LOW_19_4) 
);
defparam memory_MUL_LOW_20_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_21_s0 (
    .SUM(memory_MUL_LOW[21]),
    .COUT(memory_MUL_LOW_21_4),
    .I0(memory_MUL_LOW_21_1),
    .I1(execute_to_memory_MUL_HL[5]),
    .I3(GND),
    .CIN(memory_MUL_LOW_20_4) 
);
defparam memory_MUL_LOW_21_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_22_s0 (
    .SUM(memory_MUL_LOW[22]),
    .COUT(memory_MUL_LOW_22_4),
    .I0(memory_MUL_LOW_22_1),
    .I1(execute_to_memory_MUL_HL[6]),
    .I3(GND),
    .CIN(memory_MUL_LOW_21_4) 
);
defparam memory_MUL_LOW_22_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_23_s0 (
    .SUM(memory_MUL_LOW[23]),
    .COUT(memory_MUL_LOW_23_4),
    .I0(memory_MUL_LOW_23_1),
    .I1(execute_to_memory_MUL_HL[7]),
    .I3(GND),
    .CIN(memory_MUL_LOW_22_4) 
);
defparam memory_MUL_LOW_23_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_24_s0 (
    .SUM(memory_MUL_LOW[24]),
    .COUT(memory_MUL_LOW_24_4),
    .I0(memory_MUL_LOW_24_1),
    .I1(execute_to_memory_MUL_HL[8]),
    .I3(GND),
    .CIN(memory_MUL_LOW_23_4) 
);
defparam memory_MUL_LOW_24_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_25_s0 (
    .SUM(memory_MUL_LOW[25]),
    .COUT(memory_MUL_LOW_25_4),
    .I0(memory_MUL_LOW_25_1),
    .I1(execute_to_memory_MUL_HL[9]),
    .I3(GND),
    .CIN(memory_MUL_LOW_24_4) 
);
defparam memory_MUL_LOW_25_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_26_s0 (
    .SUM(memory_MUL_LOW[26]),
    .COUT(memory_MUL_LOW_26_4),
    .I0(memory_MUL_LOW_26_1),
    .I1(execute_to_memory_MUL_HL[10]),
    .I3(GND),
    .CIN(memory_MUL_LOW_25_4) 
);
defparam memory_MUL_LOW_26_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_27_s0 (
    .SUM(memory_MUL_LOW[27]),
    .COUT(memory_MUL_LOW_27_4),
    .I0(memory_MUL_LOW_27_1),
    .I1(execute_to_memory_MUL_HL[11]),
    .I3(GND),
    .CIN(memory_MUL_LOW_26_4) 
);
defparam memory_MUL_LOW_27_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_28_s0 (
    .SUM(memory_MUL_LOW[28]),
    .COUT(memory_MUL_LOW_28_4),
    .I0(memory_MUL_LOW_28_1),
    .I1(execute_to_memory_MUL_HL[12]),
    .I3(GND),
    .CIN(memory_MUL_LOW_27_4) 
);
defparam memory_MUL_LOW_28_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_29_s0 (
    .SUM(memory_MUL_LOW[29]),
    .COUT(memory_MUL_LOW_29_4),
    .I0(memory_MUL_LOW_29_1),
    .I1(execute_to_memory_MUL_HL[13]),
    .I3(GND),
    .CIN(memory_MUL_LOW_28_4) 
);
defparam memory_MUL_LOW_29_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_30_s0 (
    .SUM(memory_MUL_LOW[30]),
    .COUT(memory_MUL_LOW_30_4),
    .I0(memory_MUL_LOW_30_1),
    .I1(execute_to_memory_MUL_HL[14]),
    .I3(GND),
    .CIN(memory_MUL_LOW_29_4) 
);
defparam memory_MUL_LOW_30_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_31_s0 (
    .SUM(memory_MUL_LOW[31]),
    .COUT(memory_MUL_LOW_31_4),
    .I0(memory_MUL_LOW_31_1),
    .I1(execute_to_memory_MUL_HL[15]),
    .I3(GND),
    .CIN(memory_MUL_LOW_30_4) 
);
defparam memory_MUL_LOW_31_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_32_s0 (
    .SUM(memory_MUL_LOW[32]),
    .COUT(memory_MUL_LOW_32_4),
    .I0(memory_MUL_LOW_32_1),
    .I1(execute_to_memory_MUL_HL[16]),
    .I3(GND),
    .CIN(memory_MUL_LOW_31_4) 
);
defparam memory_MUL_LOW_32_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_33_s0 (
    .SUM(memory_MUL_LOW[33]),
    .COUT(memory_MUL_LOW_33_4),
    .I0(memory_MUL_LOW_33_1),
    .I1(execute_to_memory_MUL_HL[17]),
    .I3(GND),
    .CIN(memory_MUL_LOW_32_4) 
);
defparam memory_MUL_LOW_33_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_34_s0 (
    .SUM(memory_MUL_LOW[34]),
    .COUT(memory_MUL_LOW_34_4),
    .I0(memory_MUL_LOW_34_1),
    .I1(execute_to_memory_MUL_HL[18]),
    .I3(GND),
    .CIN(memory_MUL_LOW_33_4) 
);
defparam memory_MUL_LOW_34_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_35_s0 (
    .SUM(memory_MUL_LOW[35]),
    .COUT(memory_MUL_LOW_35_4),
    .I0(memory_MUL_LOW_35_1),
    .I1(execute_to_memory_MUL_HL[19]),
    .I3(GND),
    .CIN(memory_MUL_LOW_34_4) 
);
defparam memory_MUL_LOW_35_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_36_s0 (
    .SUM(memory_MUL_LOW[36]),
    .COUT(memory_MUL_LOW_36_4),
    .I0(memory_MUL_LOW_36_1),
    .I1(execute_to_memory_MUL_HL[20]),
    .I3(GND),
    .CIN(memory_MUL_LOW_35_4) 
);
defparam memory_MUL_LOW_36_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_37_s0 (
    .SUM(memory_MUL_LOW[37]),
    .COUT(memory_MUL_LOW_37_4),
    .I0(memory_MUL_LOW_37_1),
    .I1(execute_to_memory_MUL_HL[21]),
    .I3(GND),
    .CIN(memory_MUL_LOW_36_4) 
);
defparam memory_MUL_LOW_37_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_38_s0 (
    .SUM(memory_MUL_LOW[38]),
    .COUT(memory_MUL_LOW_38_4),
    .I0(memory_MUL_LOW_38_1),
    .I1(execute_to_memory_MUL_HL[22]),
    .I3(GND),
    .CIN(memory_MUL_LOW_37_4) 
);
defparam memory_MUL_LOW_38_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_39_s0 (
    .SUM(memory_MUL_LOW[39]),
    .COUT(memory_MUL_LOW_39_4),
    .I0(memory_MUL_LOW_39_1),
    .I1(execute_to_memory_MUL_HL[23]),
    .I3(GND),
    .CIN(memory_MUL_LOW_38_4) 
);
defparam memory_MUL_LOW_39_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_40_s0 (
    .SUM(memory_MUL_LOW[40]),
    .COUT(memory_MUL_LOW_40_4),
    .I0(memory_MUL_LOW_40_1),
    .I1(execute_to_memory_MUL_HL[24]),
    .I3(GND),
    .CIN(memory_MUL_LOW_39_4) 
);
defparam memory_MUL_LOW_40_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_41_s0 (
    .SUM(memory_MUL_LOW[41]),
    .COUT(memory_MUL_LOW_41_4),
    .I0(memory_MUL_LOW_41_1),
    .I1(execute_to_memory_MUL_HL[25]),
    .I3(GND),
    .CIN(memory_MUL_LOW_40_4) 
);
defparam memory_MUL_LOW_41_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_42_s0 (
    .SUM(memory_MUL_LOW[42]),
    .COUT(memory_MUL_LOW_42_4),
    .I0(memory_MUL_LOW_42_1),
    .I1(execute_to_memory_MUL_HL[26]),
    .I3(GND),
    .CIN(memory_MUL_LOW_41_4) 
);
defparam memory_MUL_LOW_42_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_43_s0 (
    .SUM(memory_MUL_LOW[43]),
    .COUT(memory_MUL_LOW_43_4),
    .I0(memory_MUL_LOW_43_1),
    .I1(execute_to_memory_MUL_HL[27]),
    .I3(GND),
    .CIN(memory_MUL_LOW_42_4) 
);
defparam memory_MUL_LOW_43_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_44_s0 (
    .SUM(memory_MUL_LOW[44]),
    .COUT(memory_MUL_LOW_44_4),
    .I0(memory_MUL_LOW_44_1),
    .I1(execute_to_memory_MUL_HL[28]),
    .I3(GND),
    .CIN(memory_MUL_LOW_43_4) 
);
defparam memory_MUL_LOW_44_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_45_s0 (
    .SUM(memory_MUL_LOW[45]),
    .COUT(memory_MUL_LOW_45_4),
    .I0(memory_MUL_LOW_45_1),
    .I1(execute_to_memory_MUL_HL[29]),
    .I3(GND),
    .CIN(memory_MUL_LOW_44_4) 
);
defparam memory_MUL_LOW_45_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_46_s0 (
    .SUM(memory_MUL_LOW[46]),
    .COUT(memory_MUL_LOW_46_4),
    .I0(memory_MUL_LOW_46_1),
    .I1(execute_to_memory_MUL_HL[30]),
    .I3(GND),
    .CIN(memory_MUL_LOW_45_4) 
);
defparam memory_MUL_LOW_46_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_47_s0 (
    .SUM(memory_MUL_LOW[47]),
    .COUT(memory_MUL_LOW_47_4),
    .I0(memory_MUL_LOW_47_1),
    .I1(execute_to_memory_MUL_HL[31]),
    .I3(GND),
    .CIN(memory_MUL_LOW_46_4) 
);
defparam memory_MUL_LOW_47_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_48_s0 (
    .SUM(memory_MUL_LOW[48]),
    .COUT(memory_MUL_LOW_48_4),
    .I0(memory_MUL_LOW_48_1),
    .I1(execute_to_memory_MUL_HL[32]),
    .I3(GND),
    .CIN(memory_MUL_LOW_47_4) 
);
defparam memory_MUL_LOW_48_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_49_s0 (
    .SUM(memory_MUL_LOW[49]),
    .COUT(memory_MUL_LOW_49_4),
    .I0(memory_MUL_LOW_49_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_48_4) 
);
defparam memory_MUL_LOW_49_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_50_s0 (
    .SUM(memory_MUL_LOW[50]),
    .COUT(memory_MUL_LOW_50_4),
    .I0(memory_MUL_LOW_50_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_49_4) 
);
defparam memory_MUL_LOW_50_s0.ALU_MODE=0;
  ALU memory_MUL_LOW_51_s0 (
    .SUM(memory_MUL_LOW[51]),
    .COUT(memory_MUL_LOW_51_1_COUT),
    .I0(memory_MUL_LOW_51_1),
    .I1(execute_to_memory_MUL_HL[33]),
    .I3(GND),
    .CIN(memory_MUL_LOW_50_4) 
);
defparam memory_MUL_LOW_51_s0.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_32_s (
    .SUM(writeBack_MulPlugin_result[32]),
    .COUT(writeBack_MulPlugin_result_32_3),
    .I0(memory_to_writeBack_MUL_LOW[32]),
    .I1(memory_to_writeBack_MUL_HH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam writeBack_MulPlugin_result_32_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_33_s (
    .SUM(writeBack_MulPlugin_result[33]),
    .COUT(writeBack_MulPlugin_result_33_3),
    .I0(memory_to_writeBack_MUL_LOW[33]),
    .I1(memory_to_writeBack_MUL_HH[1]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_32_3) 
);
defparam writeBack_MulPlugin_result_33_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_34_s (
    .SUM(writeBack_MulPlugin_result[34]),
    .COUT(writeBack_MulPlugin_result_34_3),
    .I0(memory_to_writeBack_MUL_LOW[34]),
    .I1(memory_to_writeBack_MUL_HH[2]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_33_3) 
);
defparam writeBack_MulPlugin_result_34_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_35_s (
    .SUM(writeBack_MulPlugin_result[35]),
    .COUT(writeBack_MulPlugin_result_35_3),
    .I0(memory_to_writeBack_MUL_LOW[35]),
    .I1(memory_to_writeBack_MUL_HH[3]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_34_3) 
);
defparam writeBack_MulPlugin_result_35_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_36_s (
    .SUM(writeBack_MulPlugin_result[36]),
    .COUT(writeBack_MulPlugin_result_36_3),
    .I0(memory_to_writeBack_MUL_LOW[36]),
    .I1(memory_to_writeBack_MUL_HH[4]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_35_3) 
);
defparam writeBack_MulPlugin_result_36_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_37_s (
    .SUM(writeBack_MulPlugin_result[37]),
    .COUT(writeBack_MulPlugin_result_37_3),
    .I0(memory_to_writeBack_MUL_LOW[37]),
    .I1(memory_to_writeBack_MUL_HH[5]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_36_3) 
);
defparam writeBack_MulPlugin_result_37_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_38_s (
    .SUM(writeBack_MulPlugin_result[38]),
    .COUT(writeBack_MulPlugin_result_38_3),
    .I0(memory_to_writeBack_MUL_LOW[38]),
    .I1(memory_to_writeBack_MUL_HH[6]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_37_3) 
);
defparam writeBack_MulPlugin_result_38_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_39_s (
    .SUM(writeBack_MulPlugin_result[39]),
    .COUT(writeBack_MulPlugin_result_39_3),
    .I0(memory_to_writeBack_MUL_LOW[39]),
    .I1(memory_to_writeBack_MUL_HH[7]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_38_3) 
);
defparam writeBack_MulPlugin_result_39_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_40_s (
    .SUM(writeBack_MulPlugin_result[40]),
    .COUT(writeBack_MulPlugin_result_40_3),
    .I0(memory_to_writeBack_MUL_LOW[40]),
    .I1(memory_to_writeBack_MUL_HH[8]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_39_3) 
);
defparam writeBack_MulPlugin_result_40_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_41_s (
    .SUM(writeBack_MulPlugin_result[41]),
    .COUT(writeBack_MulPlugin_result_41_3),
    .I0(memory_to_writeBack_MUL_LOW[41]),
    .I1(memory_to_writeBack_MUL_HH[9]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_40_3) 
);
defparam writeBack_MulPlugin_result_41_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_42_s (
    .SUM(writeBack_MulPlugin_result[42]),
    .COUT(writeBack_MulPlugin_result_42_3),
    .I0(memory_to_writeBack_MUL_LOW[42]),
    .I1(memory_to_writeBack_MUL_HH[10]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_41_3) 
);
defparam writeBack_MulPlugin_result_42_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_43_s (
    .SUM(writeBack_MulPlugin_result[43]),
    .COUT(writeBack_MulPlugin_result_43_3),
    .I0(memory_to_writeBack_MUL_LOW[43]),
    .I1(memory_to_writeBack_MUL_HH[11]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_42_3) 
);
defparam writeBack_MulPlugin_result_43_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_44_s (
    .SUM(writeBack_MulPlugin_result[44]),
    .COUT(writeBack_MulPlugin_result_44_3),
    .I0(memory_to_writeBack_MUL_LOW[44]),
    .I1(memory_to_writeBack_MUL_HH[12]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_43_3) 
);
defparam writeBack_MulPlugin_result_44_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_45_s (
    .SUM(writeBack_MulPlugin_result[45]),
    .COUT(writeBack_MulPlugin_result_45_3),
    .I0(memory_to_writeBack_MUL_LOW[45]),
    .I1(memory_to_writeBack_MUL_HH[13]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_44_3) 
);
defparam writeBack_MulPlugin_result_45_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_46_s (
    .SUM(writeBack_MulPlugin_result[46]),
    .COUT(writeBack_MulPlugin_result_46_3),
    .I0(memory_to_writeBack_MUL_LOW[46]),
    .I1(memory_to_writeBack_MUL_HH[14]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_45_3) 
);
defparam writeBack_MulPlugin_result_46_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_47_s (
    .SUM(writeBack_MulPlugin_result[47]),
    .COUT(writeBack_MulPlugin_result_47_3),
    .I0(memory_to_writeBack_MUL_LOW[47]),
    .I1(memory_to_writeBack_MUL_HH[15]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_46_3) 
);
defparam writeBack_MulPlugin_result_47_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_48_s (
    .SUM(writeBack_MulPlugin_result[48]),
    .COUT(writeBack_MulPlugin_result_48_3),
    .I0(memory_to_writeBack_MUL_LOW[48]),
    .I1(memory_to_writeBack_MUL_HH[16]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_47_3) 
);
defparam writeBack_MulPlugin_result_48_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_49_s (
    .SUM(writeBack_MulPlugin_result[49]),
    .COUT(writeBack_MulPlugin_result_49_3),
    .I0(memory_to_writeBack_MUL_LOW[49]),
    .I1(memory_to_writeBack_MUL_HH[17]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_48_3) 
);
defparam writeBack_MulPlugin_result_49_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_50_s (
    .SUM(writeBack_MulPlugin_result[50]),
    .COUT(writeBack_MulPlugin_result_50_3),
    .I0(memory_to_writeBack_MUL_LOW[50]),
    .I1(memory_to_writeBack_MUL_HH[18]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_49_3) 
);
defparam writeBack_MulPlugin_result_50_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_51_s (
    .SUM(writeBack_MulPlugin_result[51]),
    .COUT(writeBack_MulPlugin_result_51_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[19]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_50_3) 
);
defparam writeBack_MulPlugin_result_51_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_52_s (
    .SUM(writeBack_MulPlugin_result[52]),
    .COUT(writeBack_MulPlugin_result_52_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[20]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_51_3) 
);
defparam writeBack_MulPlugin_result_52_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_53_s (
    .SUM(writeBack_MulPlugin_result[53]),
    .COUT(writeBack_MulPlugin_result_53_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[21]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_52_3) 
);
defparam writeBack_MulPlugin_result_53_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_54_s (
    .SUM(writeBack_MulPlugin_result[54]),
    .COUT(writeBack_MulPlugin_result_54_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[22]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_53_3) 
);
defparam writeBack_MulPlugin_result_54_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_55_s (
    .SUM(writeBack_MulPlugin_result[55]),
    .COUT(writeBack_MulPlugin_result_55_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[23]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_54_3) 
);
defparam writeBack_MulPlugin_result_55_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_56_s (
    .SUM(writeBack_MulPlugin_result[56]),
    .COUT(writeBack_MulPlugin_result_56_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[24]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_55_3) 
);
defparam writeBack_MulPlugin_result_56_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_57_s (
    .SUM(writeBack_MulPlugin_result[57]),
    .COUT(writeBack_MulPlugin_result_57_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[25]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_56_3) 
);
defparam writeBack_MulPlugin_result_57_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_58_s (
    .SUM(writeBack_MulPlugin_result[58]),
    .COUT(writeBack_MulPlugin_result_58_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[26]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_57_3) 
);
defparam writeBack_MulPlugin_result_58_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_59_s (
    .SUM(writeBack_MulPlugin_result[59]),
    .COUT(writeBack_MulPlugin_result_59_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[27]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_58_3) 
);
defparam writeBack_MulPlugin_result_59_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_60_s (
    .SUM(writeBack_MulPlugin_result[60]),
    .COUT(writeBack_MulPlugin_result_60_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[28]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_59_3) 
);
defparam writeBack_MulPlugin_result_60_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_61_s (
    .SUM(writeBack_MulPlugin_result[61]),
    .COUT(writeBack_MulPlugin_result_61_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[29]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_60_3) 
);
defparam writeBack_MulPlugin_result_61_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_62_s (
    .SUM(writeBack_MulPlugin_result[62]),
    .COUT(writeBack_MulPlugin_result_62_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[30]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_61_3) 
);
defparam writeBack_MulPlugin_result_62_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_63_s (
    .SUM(writeBack_MulPlugin_result[63]),
    .COUT(writeBack_MulPlugin_result_63_0_COUT),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[31]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_62_3) 
);
defparam writeBack_MulPlugin_result_63_s.ALU_MODE=0;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_rs2[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3),
    .I0(memory_DivPlugin_accumulator[0]),
    .I1(memory_DivPlugin_rs2[1]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3),
    .I0(memory_DivPlugin_accumulator[1]),
    .I1(memory_DivPlugin_rs2[2]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3),
    .I0(memory_DivPlugin_accumulator[2]),
    .I1(memory_DivPlugin_rs2[3]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs2[4]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs2[5]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs2[6]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs2[7]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs2[8]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs2[9]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs2[10]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs2[11]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs2[12]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs2[13]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs2[14]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs2[15]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs2[16]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs2[17]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs2[18]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs2[19]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs2[20]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs2[21]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs2[22]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs2[23]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs2[24]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs2[25]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs2[26]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs2[27]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs2[28]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs2[29]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs2[30]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs2[31]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT),
    .I0(memory_DivPlugin_accumulator[31]),
    .I1(GND),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s.ALU_MODE=1;
  ALU n15079_s0 (
    .SUM(n15079_1_SUM),
    .COUT(n15079_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15079_s0.ALU_MODE=3;
  ALU n15080_s0 (
    .SUM(n15080_1_SUM),
    .COUT(n15080_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n15079_3) 
);
defparam n15080_s0.ALU_MODE=3;
  ALU n15081_s0 (
    .SUM(n15081_1_SUM),
    .COUT(n15081_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n15080_3) 
);
defparam n15081_s0.ALU_MODE=3;
  ALU n15082_s0 (
    .SUM(n15082_1_SUM),
    .COUT(n15082_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n15081_3) 
);
defparam n15082_s0.ALU_MODE=3;
  ALU n15083_s0 (
    .SUM(n15083_1_SUM),
    .COUT(n15083_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n15082_3) 
);
defparam n15083_s0.ALU_MODE=3;
  ALU n15085_s0 (
    .SUM(n15085_1_SUM),
    .COUT(n15085_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15085_s0.ALU_MODE=3;
  ALU n15086_s0 (
    .SUM(n15086_1_SUM),
    .COUT(n15086_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n15085_3) 
);
defparam n15086_s0.ALU_MODE=3;
  ALU n15087_s0 (
    .SUM(n15087_1_SUM),
    .COUT(n15087_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n15086_3) 
);
defparam n15087_s0.ALU_MODE=3;
  ALU n15088_s0 (
    .SUM(n15088_1_SUM),
    .COUT(n15088_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n15087_3) 
);
defparam n15088_s0.ALU_MODE=3;
  ALU n15089_s0 (
    .SUM(n15089_1_SUM),
    .COUT(n15089_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n15088_3) 
);
defparam n15089_s0.ALU_MODE=3;
  ALU n15092_s0 (
    .SUM(n15092_1_SUM),
    .COUT(n15092_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15092_s0.ALU_MODE=3;
  ALU n15093_s0 (
    .SUM(n15093_1_SUM),
    .COUT(n15093_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n15092_3) 
);
defparam n15093_s0.ALU_MODE=3;
  ALU n15094_s0 (
    .SUM(n15094_1_SUM),
    .COUT(n15094_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n15093_3) 
);
defparam n15094_s0.ALU_MODE=3;
  ALU n15095_s0 (
    .SUM(n15095_1_SUM),
    .COUT(n15095_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n15094_3) 
);
defparam n15095_s0.ALU_MODE=3;
  ALU n15096_s0 (
    .SUM(n15096_1_SUM),
    .COUT(n15096_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n15095_3) 
);
defparam n15096_s0.ALU_MODE=3;
  ALU n15098_s0 (
    .SUM(n15098_1_SUM),
    .COUT(n15098_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15098_s0.ALU_MODE=3;
  ALU n15099_s0 (
    .SUM(n15099_1_SUM),
    .COUT(n15099_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n15098_3) 
);
defparam n15099_s0.ALU_MODE=3;
  ALU n15100_s0 (
    .SUM(n15100_1_SUM),
    .COUT(n15100_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n15099_3) 
);
defparam n15100_s0.ALU_MODE=3;
  ALU n15101_s0 (
    .SUM(n15101_1_SUM),
    .COUT(n15101_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n15100_3) 
);
defparam n15101_s0.ALU_MODE=3;
  ALU n15102_s0 (
    .SUM(n15102_1_SUM),
    .COUT(n15102_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n15101_3) 
);
defparam n15102_s0.ALU_MODE=3;
  ALU n15107_s0 (
    .SUM(n15107_1_SUM),
    .COUT(n15107_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15107_s0.ALU_MODE=3;
  ALU n15108_s0 (
    .SUM(n15108_1_SUM),
    .COUT(n15108_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n15107_3) 
);
defparam n15108_s0.ALU_MODE=3;
  ALU n15109_s0 (
    .SUM(n15109_1_SUM),
    .COUT(n15109_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n15108_3) 
);
defparam n15109_s0.ALU_MODE=3;
  ALU n15110_s0 (
    .SUM(n15110_1_SUM),
    .COUT(n15110_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n15109_3) 
);
defparam n15110_s0.ALU_MODE=3;
  ALU n15111_s0 (
    .SUM(n15111_1_SUM),
    .COUT(n15111_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n15110_3) 
);
defparam n15111_s0.ALU_MODE=3;
  ALU n15113_s0 (
    .SUM(n15113_1_SUM),
    .COUT(n15113_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15113_s0.ALU_MODE=3;
  ALU n15114_s0 (
    .SUM(n15114_1_SUM),
    .COUT(n15114_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n15113_3) 
);
defparam n15114_s0.ALU_MODE=3;
  ALU n15115_s0 (
    .SUM(n15115_1_SUM),
    .COUT(n15115_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n15114_3) 
);
defparam n15115_s0.ALU_MODE=3;
  ALU n15116_s0 (
    .SUM(n15116_1_SUM),
    .COUT(n15116_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n15115_3) 
);
defparam n15116_s0.ALU_MODE=3;
  ALU n15117_s0 (
    .SUM(n15117_1_SUM),
    .COUT(n15117_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n15116_3) 
);
defparam n15117_s0.ALU_MODE=3;
  ALU n15122_s0 (
    .SUM(n15122_1_SUM),
    .COUT(n15122_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15122_s0.ALU_MODE=3;
  ALU n15123_s0 (
    .SUM(n15123_1_SUM),
    .COUT(n15123_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n15122_3) 
);
defparam n15123_s0.ALU_MODE=3;
  ALU n15124_s0 (
    .SUM(n15124_1_SUM),
    .COUT(n15124_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n15123_3) 
);
defparam n15124_s0.ALU_MODE=3;
  ALU n15125_s0 (
    .SUM(n15125_1_SUM),
    .COUT(n15125_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n15124_3) 
);
defparam n15125_s0.ALU_MODE=3;
  ALU n15126_s0 (
    .SUM(n15126_1_SUM),
    .COUT(n15126_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n15125_3) 
);
defparam n15126_s0.ALU_MODE=3;
  ALU n15128_s0 (
    .SUM(n15128_1_SUM),
    .COUT(n15128_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15128_s0.ALU_MODE=3;
  ALU n15129_s0 (
    .SUM(n15129_1_SUM),
    .COUT(n15129_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n15128_3) 
);
defparam n15129_s0.ALU_MODE=3;
  ALU n15130_s0 (
    .SUM(n15130_1_SUM),
    .COUT(n15130_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n15129_3) 
);
defparam n15130_s0.ALU_MODE=3;
  ALU n15131_s0 (
    .SUM(n15131_1_SUM),
    .COUT(n15131_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n15130_3) 
);
defparam n15131_s0.ALU_MODE=3;
  ALU n15132_s0 (
    .SUM(n15132_1_SUM),
    .COUT(n15132_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n15131_3) 
);
defparam n15132_s0.ALU_MODE=3;
  ALU n14670_s0 (
    .SUM(n14670_1_SUM),
    .COUT(n14670_3),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC2_4[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14670_s0.ALU_MODE=3;
  ALU n14671_s0 (
    .SUM(n14671_1_SUM),
    .COUT(n14671_3),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SRC2_4[1]),
    .I3(GND),
    .CIN(n14670_3) 
);
defparam n14671_s0.ALU_MODE=3;
  ALU n14672_s0 (
    .SUM(n14672_1_SUM),
    .COUT(n14672_3),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SRC2_4[2]),
    .I3(GND),
    .CIN(n14671_3) 
);
defparam n14672_s0.ALU_MODE=3;
  ALU n14673_s0 (
    .SUM(n14673_1_SUM),
    .COUT(n14673_3),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SRC2_4[3]),
    .I3(GND),
    .CIN(n14672_3) 
);
defparam n14673_s0.ALU_MODE=3;
  ALU n14674_s0 (
    .SUM(n14674_1_SUM),
    .COUT(n14674_3),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SRC2_4[4]),
    .I3(GND),
    .CIN(n14673_3) 
);
defparam n14674_s0.ALU_MODE=3;
  ALU n14675_s0 (
    .SUM(n14675_1_SUM),
    .COUT(n14675_3),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SRC2_4_5_12),
    .I3(GND),
    .CIN(n14674_3) 
);
defparam n14675_s0.ALU_MODE=3;
  ALU n14676_s0 (
    .SUM(n14676_1_SUM),
    .COUT(n14676_3),
    .I0(_zz_execute_SRC1[6]),
    .I1(_zz_execute_SRC2_4_6_11),
    .I3(GND),
    .CIN(n14675_3) 
);
defparam n14676_s0.ALU_MODE=3;
  ALU n14677_s0 (
    .SUM(n14677_1_SUM),
    .COUT(n14677_3),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SRC2_4_7_11),
    .I3(GND),
    .CIN(n14676_3) 
);
defparam n14677_s0.ALU_MODE=3;
  ALU n14678_s0 (
    .SUM(n14678_1_SUM),
    .COUT(n14678_3),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SRC2_4_8_11),
    .I3(GND),
    .CIN(n14677_3) 
);
defparam n14678_s0.ALU_MODE=3;
  ALU n14679_s0 (
    .SUM(n14679_1_SUM),
    .COUT(n14679_3),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SRC2_4_9_11),
    .I3(GND),
    .CIN(n14678_3) 
);
defparam n14679_s0.ALU_MODE=3;
  ALU n14680_s0 (
    .SUM(n14680_1_SUM),
    .COUT(n14680_3),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SRC2_4_10_12),
    .I3(GND),
    .CIN(n14679_3) 
);
defparam n14680_s0.ALU_MODE=3;
  ALU n14681_s0 (
    .SUM(n14681_1_SUM),
    .COUT(n14681_3),
    .I0(_zz_execute_SRC1[11]),
    .I1(_zz_execute_SRC2_4_11_11),
    .I3(GND),
    .CIN(n14680_3) 
);
defparam n14681_s0.ALU_MODE=3;
  ALU n14682_s0 (
    .SUM(n14682_1_SUM),
    .COUT(n14682_3),
    .I0(_zz_execute_SRC1[12]),
    .I1(_zz_execute_SRC2_4_12_11),
    .I3(GND),
    .CIN(n14681_3) 
);
defparam n14682_s0.ALU_MODE=3;
  ALU n14683_s0 (
    .SUM(n14683_1_SUM),
    .COUT(n14683_3),
    .I0(_zz_execute_SRC1[13]),
    .I1(_zz_execute_SRC2_4_13_11),
    .I3(GND),
    .CIN(n14682_3) 
);
defparam n14683_s0.ALU_MODE=3;
  ALU n14684_s0 (
    .SUM(n14684_1_SUM),
    .COUT(n14684_3),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SRC2_4_14_11),
    .I3(GND),
    .CIN(n14683_3) 
);
defparam n14684_s0.ALU_MODE=3;
  ALU n14685_s0 (
    .SUM(n14685_1_SUM),
    .COUT(n14685_3),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SRC2_4_15_11),
    .I3(GND),
    .CIN(n14684_3) 
);
defparam n14685_s0.ALU_MODE=3;
  ALU n14686_s0 (
    .SUM(n14686_1_SUM),
    .COUT(n14686_3),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SRC2_4_16_11),
    .I3(GND),
    .CIN(n14685_3) 
);
defparam n14686_s0.ALU_MODE=3;
  ALU n14687_s0 (
    .SUM(n14687_1_SUM),
    .COUT(n14687_3),
    .I0(_zz_execute_SRC1[17]),
    .I1(_zz_execute_SRC2_4_17_11),
    .I3(GND),
    .CIN(n14686_3) 
);
defparam n14687_s0.ALU_MODE=3;
  ALU n14688_s0 (
    .SUM(n14688_1_SUM),
    .COUT(n14688_3),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SRC2_4_18_11),
    .I3(GND),
    .CIN(n14687_3) 
);
defparam n14688_s0.ALU_MODE=3;
  ALU n14689_s0 (
    .SUM(n14689_1_SUM),
    .COUT(n14689_3),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SRC2_4_19_11),
    .I3(GND),
    .CIN(n14688_3) 
);
defparam n14689_s0.ALU_MODE=3;
  ALU n14690_s0 (
    .SUM(n14690_1_SUM),
    .COUT(n14690_3),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SRC2_4_20_11),
    .I3(GND),
    .CIN(n14689_3) 
);
defparam n14690_s0.ALU_MODE=3;
  ALU n14691_s0 (
    .SUM(n14691_1_SUM),
    .COUT(n14691_3),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC2_4_21_11),
    .I3(GND),
    .CIN(n14690_3) 
);
defparam n14691_s0.ALU_MODE=3;
  ALU n14692_s0 (
    .SUM(n14692_1_SUM),
    .COUT(n14692_3),
    .I0(_zz_execute_SRC1[22]),
    .I1(_zz_execute_SRC2_4_22_11),
    .I3(GND),
    .CIN(n14691_3) 
);
defparam n14692_s0.ALU_MODE=3;
  ALU n14693_s0 (
    .SUM(n14693_1_SUM),
    .COUT(n14693_3),
    .I0(_zz_execute_SRC1[23]),
    .I1(_zz_execute_SRC2_4_23_11),
    .I3(GND),
    .CIN(n14692_3) 
);
defparam n14693_s0.ALU_MODE=3;
  ALU n14694_s0 (
    .SUM(n14694_1_SUM),
    .COUT(n14694_3),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SRC2_4_24_11),
    .I3(GND),
    .CIN(n14693_3) 
);
defparam n14694_s0.ALU_MODE=3;
  ALU n14695_s0 (
    .SUM(n14695_1_SUM),
    .COUT(n14695_3),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SRC2_4_25_11),
    .I3(GND),
    .CIN(n14694_3) 
);
defparam n14695_s0.ALU_MODE=3;
  ALU n14696_s0 (
    .SUM(n14696_1_SUM),
    .COUT(n14696_3),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SRC2_4_26_11),
    .I3(GND),
    .CIN(n14695_3) 
);
defparam n14696_s0.ALU_MODE=3;
  ALU n14697_s0 (
    .SUM(n14697_1_SUM),
    .COUT(n14697_3),
    .I0(_zz_execute_SRC1[27]),
    .I1(_zz_execute_SRC2_4_27_11),
    .I3(GND),
    .CIN(n14696_3) 
);
defparam n14697_s0.ALU_MODE=3;
  ALU n14698_s0 (
    .SUM(n14698_1_SUM),
    .COUT(n14698_3),
    .I0(_zz_execute_SRC1[28]),
    .I1(_zz_execute_SRC2_4_28_11),
    .I3(GND),
    .CIN(n14697_3) 
);
defparam n14698_s0.ALU_MODE=3;
  ALU n14699_s0 (
    .SUM(n14699_1_SUM),
    .COUT(n14699_3),
    .I0(_zz_execute_SRC1[29]),
    .I1(_zz_execute_SRC2_4_29_11),
    .I3(GND),
    .CIN(n14698_3) 
);
defparam n14699_s0.ALU_MODE=3;
  ALU n14700_s0 (
    .SUM(n14700_1_SUM),
    .COUT(n14700_3),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SRC2_4_30_11),
    .I3(GND),
    .CIN(n14699_3) 
);
defparam n14700_s0.ALU_MODE=3;
  ALU n14701_s0 (
    .SUM(n14701_1_SUM),
    .COUT(n14701_3),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SRC2_4_31_13),
    .I3(GND),
    .CIN(n14700_3) 
);
defparam n14701_s0.ALU_MODE=3;
  MUX2_LUT5 _zz_execute_SRC2_4_4_s5 (
    .O(_zz_execute_SRC2_4[4]),
    .I0(_zz_execute_SRC2_4_4_6),
    .I1(_zz_execute_SRC2_4_4_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_3_s5 (
    .O(_zz_execute_SRC2_4[3]),
    .I0(_zz_execute_SRC2_4_3_6),
    .I1(_zz_execute_SRC2_4_3_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_2_s5 (
    .O(_zz_execute_SRC2_4[2]),
    .I0(_zz_execute_SRC2_4_2_6),
    .I1(_zz_execute_SRC2_4_2_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 n20308_s4 (
    .O(n20308_6),
    .I0(n20308_8),
    .I1(n20236_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20309_s4 (
    .O(n20309_6),
    .I0(n20309_8),
    .I1(n20237_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20310_s4 (
    .O(n20310_6),
    .I0(n20310_8),
    .I1(n20238_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20311_s4 (
    .O(n20311_6),
    .I0(n20311_8),
    .I1(n20239_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20312_s4 (
    .O(n20312_6),
    .I0(n20312_8),
    .I1(n20240_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20313_s4 (
    .O(n20313_6),
    .I0(n20313_8),
    .I1(n20241_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20314_s4 (
    .O(n20314_6),
    .I0(n20314_8),
    .I1(n20242_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20315_s4 (
    .O(n20315_6),
    .I0(n20315_8),
    .I1(n20243_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20316_s4 (
    .O(n20316_6),
    .I0(n20316_8),
    .I1(n20244_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20317_s4 (
    .O(n20317_6),
    .I0(n20317_8),
    .I1(n20245_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20318_s4 (
    .O(n20318_6),
    .I0(n20318_8),
    .I1(n20246_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20319_s4 (
    .O(n20319_6),
    .I0(n20319_8),
    .I1(n20247_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20320_s4 (
    .O(n20320_6),
    .I0(n20320_8),
    .I1(n20248_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20321_s4 (
    .O(n20321_6),
    .I0(n20321_8),
    .I1(n20249_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20322_s4 (
    .O(n20322_6),
    .I0(n20322_8),
    .I1(n20250_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20323_s4 (
    .O(n20323_6),
    .I0(n20323_8),
    .I1(n20251_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20324_s4 (
    .O(n20324_6),
    .I0(n20324_8),
    .I1(n20252_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20325_s4 (
    .O(n20325_6),
    .I0(n20325_8),
    .I1(n20253_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20326_s4 (
    .O(n20326_6),
    .I0(n20326_8),
    .I1(n20254_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20327_s4 (
    .O(n20327_6),
    .I0(n20327_8),
    .I1(n20255_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20328_s4 (
    .O(n20328_6),
    .I0(n20328_8),
    .I1(n20256_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20329_s4 (
    .O(n20329_6),
    .I0(n20329_8),
    .I1(n20257_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20330_s4 (
    .O(n20330_6),
    .I0(n20330_8),
    .I1(n20258_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20331_s4 (
    .O(n20331_6),
    .I0(n20331_8),
    .I1(n20259_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20332_s4 (
    .O(n20332_6),
    .I0(n20332_8),
    .I1(n20260_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20333_s4 (
    .O(n20333_6),
    .I0(n20333_8),
    .I1(n20261_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20334_s4 (
    .O(n20334_6),
    .I0(n20334_8),
    .I1(n20262_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20335_s4 (
    .O(n20335_6),
    .I0(n20335_8),
    .I1(n20263_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20336_s4 (
    .O(n20336_6),
    .I0(n20336_8),
    .I1(n20264_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20337_s4 (
    .O(n20337_6),
    .I0(n20337_8),
    .I1(n20265_4),
    .S0(n20338_11) 
);
  MUX2_LUT5 n20338_s4 (
    .O(n20338_6),
    .I0(n20338_8),
    .I1(n20266_4),
    .S0(n20338_11) 
);
  INV externalInterruptArray_regNext_2_s3 (
    .O(externalInterruptArray_regNext_2_7),
    .I(main_watchdog_wdt_pending) 
);
  INV externalInterruptArray_regNext_1_s3 (
    .O(externalInterruptArray_regNext_1_7),
    .I(main_timer_zero_pending) 
);
  INV n21537_s2 (
    .O(n21537_5),
    .I(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
  INV n19381_s2 (
    .O(n19381_6),
    .I(main_cpu_ibus_adr[0]) 
);
  InstructionCache IBusCachedPlugin_cache (
    .main_clkout0(main_clkout0),
    .iBus_cmd_ready(iBus_cmd_ready),
    .n30131_5(n30131_5),
    .IBusCachedPlugin_iBusRsp_stages_2_input_ready(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    ._zz_iBus_rsp_valid(_zz_iBus_rsp_valid),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .n19436_7(n19436_7),
    ._zz__zz_decode_IS_RS2_SIGNED_31_0_6(_zz__zz_decode_IS_RS2_SIGNED_31_0_6),
    .n19032_6(n19032_6),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .when_IBusCachedPlugin_l256_11(when_IBusCachedPlugin_l256_11),
    .IBusCachedPlugin_fetchPc_pc(IBusCachedPlugin_fetchPc_pc[11:2]),
    .iBusWishbone_DAT_MISO_regNext(iBusWishbone_DAT_MISO_regNext[31:0]),
    .IBusCachedPlugin_fetchPc_pcReg(IBusCachedPlugin_fetchPc_pcReg[31:12]),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:5]),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    ._zz_when_InstructionCache_l342(_zz_when_InstructionCache_l342),
    .decodeStage_hit_valid(decodeStage_hit_valid),
    .lineLoader_write_tag_0_valid_5(lineLoader_write_tag_0_valid_5),
    .lineLoader_flushPending_9(lineLoader_flushPending_9),
    .lineLoader_valid(lineLoader_valid),
    .lineLoader_flushPending(lineLoader_flushPending),
    .lineLoader_address(lineLoader_address[31:5]),
    .IBusCachedPlugin_cache_io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data[31:0]),
    .lineLoader_flushCounter(lineLoader_flushCounter[7]),
    .IBusCachedPlugin_cache_io_cpu_fetch_data(IBusCachedPlugin_cache_io_cpu_fetch_data[24:15])
);
  DataCache dataCache_1 (
    .main_clkout0(main_clkout0),
    .n20645_6(n20645_6),
    .execute_to_memory_MEMORY_WR(execute_to_memory_MEMORY_WR),
    .memory_to_writeBack_INSTRUCTION_29_10(memory_to_writeBack_INSTRUCTION_29_10),
    .n30131_5(n30131_5),
    .execute_arbitration_isValid(execute_arbitration_isValid),
    .decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
    .toplevel_dataCache_1_io_mem_cmd_rValidN(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .n19436_7(n19436_7),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    ._zz_execute_SRC1_0_10(_zz_execute_SRC1_0_10),
    .decode_to_execute_SRC2_FORCE_ZERO(decode_to_execute_SRC2_FORCE_ZERO),
    .DBusCachedPlugin_exceptionBus_valid_8(DBusCachedPlugin_exceptionBus_valid_8),
    ._zz_dBus_rsp_valid(_zz_dBus_rsp_valid),
    .decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .writeBack_arbitration_isValid(writeBack_arbitration_isValid),
    .memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
    .execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
    .memory_arbitration_isValid(memory_arbitration_isValid),
    .execute_to_memory_INSTRUCTION(execute_to_memory_INSTRUCTION[13:12]),
    .execute_to_memory_REGFILE_WRITE_DATA(execute_to_memory_REGFILE_WRITE_DATA[31:0]),
    .execute_SrcPlugin_addSub(execute_SrcPlugin_addSub[11:2]),
    .execute_RS1(execute_RS1[11:5]),
    .decode_to_execute_INSTRUCTION_12(decode_to_execute_INSTRUCTION[12]),
    .decode_to_execute_INSTRUCTION_13(decode_to_execute_INSTRUCTION[13]),
    .decode_to_execute_INSTRUCTION_15(decode_to_execute_INSTRUCTION[15]),
    .decode_to_execute_INSTRUCTION_16(decode_to_execute_INSTRUCTION[16]),
    .decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[17]),
    .decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[18]),
    .decode_to_execute_INSTRUCTION_19(decode_to_execute_INSTRUCTION[19]),
    ._zz_execute_SrcPlugin_addSub(_zz_execute_SrcPlugin_addSub[1:0]),
    .dBusWishbone_DAT_MISO_regNext(dBusWishbone_DAT_MISO_regNext[31:0]),
    .dataCache_1_io_mem_cmd_payload_data(dataCache_1_io_mem_cmd_payload_data[31:0]),
    .stageB_request_wr(stageB_request_wr),
    .stageB_unaligned(stageB_unaligned),
    .dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
    .stageB_flusher_waitDone(stageB_flusher_waitDone),
    .n1546_5(n1546_5),
    .io_mem_cmd_payload_address_4_5(io_mem_cmd_payload_address_4_5),
    .n1248_5(n1248_5),
    .stage0_mask_3_3(stage0_mask_3_3),
    .io_mem_cmd_payload_size_2_6(io_mem_cmd_payload_size_2_6),
    .dataCache_1_io_mem_cmd_valid(dataCache_1_io_mem_cmd_valid),
    .io_mem_cmd_payload_size_2_8(io_mem_cmd_payload_size_2_8),
    .stageB_request_size(stageB_request_size[1:0]),
    .dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[31:5]),
    .stageB_mmuRsp_physicalAddress(stageB_mmuRsp_physicalAddress[4:2]),
    .stageB_waysHitsBeforeInvalidate(stageB_waysHitsBeforeInvalidate[0]),
    .dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
    .stageB_flusher_counter(stageB_flusher_counter[7]),
    .stageB_dataReadRsp_0(stageB_dataReadRsp_0[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* VexRiscv */
module sipeed_tang_mega_138k_pro (
  clk50,
  gpio0,
  joypad_in_data,
  joypad_out_clk,
  joypad_out_load,
  lcd_b,
  lcd_clk,
  lcd_de,
  lcd_g,
  lcd_hsync_n,
  lcd_r,
  lcd_vsync_n,
  led_n0,
  led_n1,
  led_n2,
  led_n3,
  led_n4,
  led_n5,
  rst,
  sdram_a,
  sdram_ba,
  sdram_cas_n,
  sdram_clock,
  sdram_cs_n,
  sdram_dm,
  sdram_dq,
  sdram_ras_n,
  sdram_we_n,
  serial_rx,
  serial_tx,
  spisdcard_clk,
  spisdcard_cs_n,
  spisdcard_miso,
  spisdcard_mosi
)
;
input clk50;
output [2:0] gpio0;
input joypad_in_data;
output joypad_out_clk;
output joypad_out_load;
output [5:0] lcd_b;
output lcd_clk;
output lcd_de;
output [5:0] lcd_g;
output lcd_hsync_n;
output [5:0] lcd_r;
output lcd_vsync_n;
output led_n0;
output led_n1;
output led_n2;
output led_n3;
output led_n4;
output led_n5;
input rst;
output [12:0] sdram_a;
output [1:0] sdram_ba;
output sdram_cas_n;
output sdram_clock;
output sdram_cs_n;
output [1:0] sdram_dm;
inout [15:0] sdram_dq;
output sdram_ras_n;
output sdram_we_n;
input serial_rx;
output serial_tx;
output spisdcard_clk;
output spisdcard_cs_n;
input spisdcard_miso;
output spisdcard_mosi;
wire builder_gw5asdrtristateimpl0__i;
wire builder_gw5asdrtristateimpl1__i;
wire builder_gw5asdrtristateimpl2__i;
wire builder_gw5asdrtristateimpl3__i;
wire builder_gw5asdrtristateimpl4__i;
wire builder_gw5asdrtristateimpl5__i;
wire builder_gw5asdrtristateimpl6__i;
wire builder_gw5asdrtristateimpl7__i;
wire builder_gw5asdrtristateimpl8__i;
wire builder_gw5asdrtristateimpl9__i;
wire builder_gw5asdrtristateimpl10__i;
wire builder_gw5asdrtristateimpl11__i;
wire builder_gw5asdrtristateimpl12__i;
wire builder_gw5asdrtristateimpl13__i;
wire builder_gw5asdrtristateimpl14__i;
wire builder_gw5asdrtristateimpl15__i;
wire clk50_d;
wire joypad_in_data_d;
wire rst_d;
wire serial_rx_d;
wire spisdcard_miso_d;
wire main_wb_sdram_dat_r_31_8;
wire main_wb_sdram_dat_r_30_8;
wire main_wb_sdram_dat_r_29_8;
wire main_wb_sdram_dat_r_28_8;
wire main_wb_sdram_dat_r_27_8;
wire main_wb_sdram_dat_r_26_8;
wire main_wb_sdram_dat_r_25_8;
wire main_wb_sdram_dat_r_24_8;
wire main_wb_sdram_dat_r_23_8;
wire main_wb_sdram_dat_r_22_8;
wire main_wb_sdram_dat_r_21_8;
wire main_wb_sdram_dat_r_20_8;
wire main_wb_sdram_dat_r_19_8;
wire main_wb_sdram_dat_r_18_8;
wire main_wb_sdram_dat_r_17_8;
wire main_wb_sdram_dat_r_16_8;
wire main_wb_sdram_dat_r_15_8;
wire main_wb_sdram_dat_r_14_8;
wire main_wb_sdram_dat_r_13_8;
wire main_wb_sdram_dat_r_12_8;
wire main_wb_sdram_dat_r_11_8;
wire main_wb_sdram_dat_r_10_8;
wire main_wb_sdram_dat_r_9_8;
wire main_wb_sdram_dat_r_8_8;
wire main_wb_sdram_dat_r_7_8;
wire main_wb_sdram_dat_r_6_8;
wire main_wb_sdram_dat_r_5_8;
wire main_wb_sdram_dat_r_4_8;
wire main_wb_sdram_dat_r_3_8;
wire main_wb_sdram_dat_r_2_8;
wire main_wb_sdram_dat_r_1_8;
wire main_wb_sdram_dat_r_0_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_8;
wire main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_8;
wire main_sdram_master_p0_address_12_2;
wire main_sdram_master_p0_address_11_2;
wire main_sdram_master_p0_address_10_2;
wire main_sdram_master_p0_address_9_2;
wire main_sdram_master_p0_address_8_2;
wire main_sdram_master_p0_address_7_2;
wire main_sdram_master_p0_address_6_2;
wire main_sdram_master_p0_address_5_2;
wire main_sdram_master_p0_address_4_2;
wire main_sdram_master_p0_address_3_2;
wire main_sdram_master_p0_address_2_2;
wire main_sdram_master_p0_address_1_2;
wire main_sdram_master_p0_address_0_2;
wire main_sdram_master_p0_bank_1_2;
wire main_sdram_master_p0_bank_0_2;
wire main_sdram_master_p1_address_12_2;
wire main_sdram_master_p1_address_11_2;
wire main_sdram_master_p1_address_10_2;
wire main_sdram_master_p1_address_9_2;
wire main_sdram_master_p1_address_8_2;
wire main_sdram_master_p1_address_7_2;
wire main_sdram_master_p1_address_6_2;
wire main_sdram_master_p1_address_5_2;
wire main_sdram_master_p1_address_4_2;
wire main_sdram_master_p1_address_3_2;
wire main_sdram_master_p1_address_2_2;
wire main_sdram_master_p1_address_1_2;
wire main_sdram_master_p1_address_0_2;
wire main_sdram_master_p1_bank_1_2;
wire main_sdram_master_p1_bank_0_2;
wire builder_sync_f_self_30;
wire builder_sync_f_self_31;
wire builder_sync_f_self_32;
wire builder_sync_f_self_33;
wire main_cpu_reset;
wire main_reset;
wire main_sdram_bankmachine1_row_col_n_addr_sel;
wire main_sdram_bankmachine0_row_col_n_addr_sel;
wire main_basesoc_socbushandler_pipe_valid_sink_ready;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready;
wire builder_axirequestcounter0_empty;
wire builder_axirequestcounter1_empty;
wire main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1;
wire main_basesoc_ram_bus_r_valid;
wire main_ram_port_dat_r_latched_axilitesram1_next_value_ce1;
wire main_ram_bus_r_valid;
wire n7360_3;
wire main_serial_tx_rs232phytx_next_value1;
wire n7556_3;
wire n7557_3;
wire main_uart_tx_fifo_syncfifo_re;
wire main_uart_tx_fifo_syncfifo_writable;
wire main_uart_rx_fifo_syncfifo_re;
wire main_timer_zero_trigger;
wire led_n5_d;
wire led_n4_d;
wire led_n3_d;
wire led_n2_d;
wire led_n1_d;
wire led_n0_d;
wire main_leds_done;
wire main_full_rate_phy_dfi_p0_cas_n;
wire main_full_rate_phy_dfi_p0_ras_n;
wire main_full_rate_phy_dfi_p0_we_n;
wire main_full_rate_phy_dfi_p0_rddata_en;
wire main_sdram_bankmachine0_syncfifo0_readable;
wire main_sdram_bankmachine0_pipe_valid_sink_ready;
wire main_sdram_bankmachine1_wrport_we;
wire main_sdram_bankmachine1_syncfifo1_readable;
wire main_sdram_bankmachine1_pipe_valid_sink_ready;
wire main_sdram_bankmachine2_wrport_we;
wire main_sdram_bankmachine2_syncfifo2_readable;
wire main_sdram_bankmachine2_pipe_valid_sink_ready;
wire main_sdram_bankmachine3_syncfifo3_readable;
wire main_sdram_bankmachine3_pipe_valid_sink_ready;
wire main_sdram_choose_req_ce;
wire n11702_3;
wire main_vfb_dma_fifo_syncfifo_re;
wire clk_rise;
wire n14702_3;
wire builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1;
wire n34744_3;
wire n19210_3;
wire n19444_3;
wire n19945_3;
wire n34799_3;
wire n20123_3;
wire n20175_3;
wire n20235_3;
wire n20287_3;
wire n20839_3;
wire n21007_3;
wire n21008_3;
wire n21009_3;
wire n21010_3;
wire n21011_3;
wire n21012_3;
wire n21013_3;
wire n21014_3;
wire n21015_3;
wire n21016_3;
wire n21017_3;
wire n21018_3;
wire n21019_3;
wire n21020_3;
wire n21021_3;
wire n21022_3;
wire n21023_3;
wire n21024_3;
wire n21025_3;
wire n21026_3;
wire n21027_3;
wire n21028_3;
wire n21029_3;
wire n21030_3;
wire n21031_3;
wire n21032_3;
wire n21033_3;
wire n21034_3;
wire n21035_3;
wire n21036_3;
wire n21037_3;
wire n21038_3;
wire n21145_3;
wire n21148_3;
wire n21149_3;
wire n21150_3;
wire n21153_3;
wire n21157_3;
wire n21160_3;
wire n21162_3;
wire n21163_3;
wire n21165_3;
wire n21166_3;
wire n21168_3;
wire n21169_3;
wire n21171_3;
wire n21172_3;
wire n21141_3;
wire n34893_3;
wire n34894_3;
wire n34895_3;
wire n34922_3;
wire n34923_3;
wire n34924_3;
wire n34951_3;
wire n34952_3;
wire n34953_3;
wire n34980_3;
wire n34981_3;
wire n34982_3;
wire n22176_3;
wire n34992_3;
wire n22185_3;
wire n34994_3;
wire n34995_4;
wire n22447_3;
wire n22212_3;
wire n35031_4;
wire n22223_3;
wire n22234_3;
wire n22245_3;
wire n22984_3;
wire n35256_3;
wire n35260_3;
wire n35261_3;
wire n35264_3;
wire n35266_3;
wire n35272_4;
wire n35301_3;
wire n28861_4;
wire main_sdram_bankmachine3_row_col_n_addr_sel;
wire main_sdram_bankmachine2_row_col_n_addr_sel;
wire n30657_3;
wire n30705_5;
wire main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0;
wire main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0;
wire main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0;
wire main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0;
wire main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0;
wire main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value_ce0;
wire main_socbushandler_cmd_done_axi2axilite1_next_value_ce0;
wire builder_basesoc_fullmemorywe_next_state_1_15;
wire n22479_4;
wire n22511_4;
wire n22543_4;
wire main_por_count_15_8;
wire n26184_4;
wire n24565_4;
wire n24566_4;
wire n24893_4;
wire n25021_4;
wire n25023_4;
wire n25024_4;
wire n25044_4;
wire n25045_4;
wire n25891_4;
wire main_rx_phase_31_9;
wire main_tx_phase_2_9;
wire main_tx_phase_5_9;
wire main_tx_phase_7_9;
wire main_tx_phase_9_9;
wire main_tx_phase_10_9;
wire main_tx_phase_11_9;
wire main_tx_phase_12_9;
wire main_tx_phase_13_9;
wire main_tx_phase_14_9;
wire main_tx_phase_15_9;
wire main_tx_phase_17_9;
wire main_tx_phase_18_9;
wire main_tx_phase_20_9;
wire main_tx_phase_23_9;
wire builder_rr_write_grant_6;
wire builder_rr_read_grant_6;
wire builder_wr_lock_counter_7_8;
wire builder_rd_lock_counter_7_8;
wire builder_axirequestcounter0_counter_7_8;
wire builder_axirequestcounter1_counter_7_8;
wire main_uart_tx_pending_8;
wire main_uart_tx_fifo_level0_4_8;
wire main_uart_rx_fifo_level0_4_8;
wire main_timer_zero_pending_8;
wire main_watchdog_wdt_pending_8;
wire main_vfb_dma_res_fifo_level_14_8;
wire main_vfb_dma_fifo_readable_8;
wire builder_basesoc_refresher_state_1_11;
wire builder_basesoc_refresher_next_state_1_18;
wire builder_basesoc_refresher_next_state_0_14;
wire n23117_9;
wire n23118_9;
wire n23252_10;
wire n23254_10;
wire n23256_10;
wire n23258_12;
wire n23260_12;
wire n23262_12;
wire n23264_12;
wire n23266_12;
wire n23268_14;
wire n23270_14;
wire n23272_14;
wire n23274_14;
wire n23276_15;
wire n23278_15;
wire n23280_17;
wire n23282_17;
wire n23400_9;
wire n23402_9;
wire n23404_9;
wire n23406_9;
wire n23408_9;
wire n23410_9;
wire n23412_9;
wire n23414_9;
wire n23416_11;
wire n23418_11;
wire n23420_11;
wire n23422_11;
wire n23424_11;
wire n23426_11;
wire n23429_13;
wire n23527_9;
wire n23529_9;
wire n23531_9;
wire n23533_9;
wire n23535_9;
wire n23537_9;
wire n23539_9;
wire n23541_9;
wire n23543_9;
wire n23545_9;
wire n23547_9;
wire n23549_9;
wire n23551_9;
wire n23553_9;
wire n23555_9;
wire n23557_9;
wire n23559_9;
wire n23561_9;
wire n23563_9;
wire n23565_9;
wire n23567_9;
wire n23569_9;
wire n23571_9;
wire n23573_9;
wire n23575_9;
wire n23577_9;
wire n23579_9;
wire n23581_9;
wire n23583_9;
wire n23585_9;
wire n23587_9;
wire n23588_14;
wire n23717_10;
wire n23718_16;
wire n23764_9;
wire n23766_9;
wire n23768_9;
wire n23770_9;
wire n23772_9;
wire n23774_9;
wire n23776_9;
wire n23778_9;
wire n23780_9;
wire n23782_9;
wire n23784_9;
wire n23786_9;
wire n23788_9;
wire n23790_9;
wire n23792_9;
wire n23794_9;
wire n23796_9;
wire n23798_9;
wire n23800_9;
wire n23802_9;
wire n23804_9;
wire n23806_9;
wire n23807_13;
wire n23930_14;
wire n23932_14;
wire n23934_14;
wire n23936_14;
wire n23938_14;
wire n23940_14;
wire n23942_14;
wire n23944_14;
wire n23946_14;
wire n23948_14;
wire n23950_14;
wire n23951_15;
wire n24090_9;
wire n24092_9;
wire n24094_9;
wire n24096_9;
wire n24098_9;
wire n24100_9;
wire n24102_9;
wire n24104_9;
wire n24106_9;
wire n24108_9;
wire n24110_9;
wire n24112_9;
wire n24114_9;
wire n24116_9;
wire n24118_9;
wire n24120_9;
wire n24122_9;
wire n24124_9;
wire n24126_9;
wire n24128_9;
wire n24130_9;
wire n24132_9;
wire n24134_9;
wire n24136_9;
wire n24137_12;
wire builder_basesoc_axilitesram0_next_state_2_15;
wire builder_basesoc_axilitesram1_next_state_2_15;
wire builder_basesoc_axilite2csr_next_state_2_15;
wire n23428_13;
wire n23058_10;
wire n23060_10;
wire n23062_10;
wire n23064_10;
wire n23066_10;
wire n23068_10;
wire n23070_10;
wire n23072_10;
wire n23074_10;
wire n23076_10;
wire n23078_10;
wire n23080_10;
wire n23082_10;
wire n23084_10;
wire n23086_10;
wire n23088_10;
wire n23090_10;
wire n23092_10;
wire n23094_10;
wire n23096_10;
wire n23098_10;
wire n23100_10;
wire n23102_10;
wire n23104_10;
wire n23106_10;
wire n23108_10;
wire n23110_10;
wire n23112_10;
wire n23114_10;
wire n23116_10;
wire n23190_10;
wire n24076_10;
wire n24078_10;
wire n24080_10;
wire n24082_10;
wire n24084_10;
wire n24086_10;
wire n24088_10;
wire n23746_12;
wire n23748_12;
wire n23750_12;
wire n23752_12;
wire n23754_12;
wire n23756_12;
wire n23758_12;
wire n23760_12;
wire n23762_12;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_16 ;
wire main_vfb_dma_res_fifo_wrport_we_1_2;
wire n14514_7;
wire n14513_5;
wire n14524_7;
wire n14523_5;
wire n22624_7;
wire n22623_7;
wire n22621_7;
wire n22620_7;
wire n22616_7;
wire n22614_7;
wire n22613_5;
wire n20709_8;
wire n20706_8;
wire n20704_8;
wire n20696_8;
wire n20693_8;
wire n20691_8;
wire n20690_8;
wire n20686_8;
wire n20683_8;
wire n20681_8;
wire n20786_8;
wire n20783_8;
wire n20781_8;
wire n20773_8;
wire n20770_8;
wire n20767_8;
wire n20764_8;
wire n20762_8;
wire n20760_8;
wire n20759_8;
wire builder_sync_rhs_self6_10;
wire builder_sync_rhs_self5_10;
wire builder_sync_rhs_self1_0_10;
wire builder_sync_rhs_self1_1_10;
wire builder_sync_rhs_self1_2_10;
wire builder_sync_rhs_self1_3_10;
wire builder_sync_rhs_self1_4_10;
wire builder_sync_rhs_self1_5_10;
wire builder_sync_rhs_self1_6_10;
wire builder_sync_rhs_self1_7_10;
wire builder_sync_rhs_self1_8_10;
wire builder_sync_rhs_self1_9_10;
wire builder_sync_rhs_self1_11_10;
wire builder_sync_rhs_self1_12_10;
wire main_tag_port_we_10;
wire n22302_5;
wire n22290_5;
wire mosi_latch;
wire miso_latch;
wire main_tag_di_dirty;
wire main_socbushandler_ax_burst_valid;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1;
wire main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1;
wire main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1;
wire builder_comb_rhs_self62;
wire builder_comb_rhs_self59;
wire builder_comb_rhs_self56;
wire builder_comb_rhs_self53;
wire builder_basesoc_axiliteinterface_w_payload_data_0_21;
wire builder_basesoc_axiliteinterface_w_payload_data_1_23;
wire builder_basesoc_axiliteinterface_w_payload_data_2_19;
wire builder_basesoc_axiliteinterface_w_payload_data_3_19;
wire builder_basesoc_axiliteinterface_w_payload_data_4_19;
wire builder_basesoc_axiliteinterface_w_payload_data_5_19;
wire builder_basesoc_axiliteinterface_w_payload_data_6_19;
wire builder_basesoc_axiliteinterface_w_payload_data_7_20;
wire builder_basesoc_axiliteinterface_w_payload_data_8_18;
wire builder_basesoc_axiliteinterface_w_payload_data_9_18;
wire builder_basesoc_axiliteinterface_w_payload_data_10_18;
wire builder_basesoc_axiliteinterface_w_payload_data_11_18;
wire builder_basesoc_axiliteinterface_w_payload_data_12_20;
wire builder_basesoc_axiliteinterface_w_payload_data_13_16;
wire builder_basesoc_axiliteinterface_w_payload_data_14_16;
wire builder_basesoc_axiliteinterface_w_payload_data_15_18;
wire main_ram_port_adr_reg_axilitesram1_next_value_ce0;
wire n7354_5;
wire n7421_5;
wire main_watchdog_wdt_trigger;
wire main_vtg_hactive_clockdomainsrenamer_next_value0;
wire main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6;
wire main_vtg_vactive_clockdomainsrenamer_next_value1;
wire main_vfb_dma_source_source_last;
wire main_vfb_first_resetinserter_next_value;
wire main_vfb_source_payload_de;
wire builder_csr_bankarray_csrbank0_reset0_re;
wire builder_csr_bankarray_csrbank0_scratch0_re;
wire builder_csr_bankarray_csrbank1_out0_re;
wire builder_csr_bankarray_csrbank2_out0_re;
wire builder_csr_bankarray_csrbank3_dfii_control0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_command0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_address0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_command0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_address0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re;
wire builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re;
wire builder_csr_bankarray_csrbank4_control0_re;
wire builder_csr_bankarray_csrbank4_mosi0_re;
wire builder_csr_bankarray_csrbank4_cs0_re;
wire builder_csr_bankarray_csrbank4_loopback0_re;
wire builder_csr_bankarray_csrbank4_clk_divider0_re;
wire builder_csr_bankarray_csrbank5_load0_re;
wire builder_csr_bankarray_csrbank5_reload0_re;
wire builder_csr_bankarray_csrbank5_en0_re;
wire builder_csr_bankarray_csrbank5_update_value0_re;
wire builder_csr_bankarray_csrbank5_ev_pending_re;
wire builder_csr_bankarray_csrbank5_ev_enable0_re;
wire builder_csr_bankarray_csrbank6_ev_pending_re;
wire builder_csr_bankarray_csrbank6_ev_enable0_re;
wire builder_csr_bankarray_csrbank7_dma_base0_re;
wire builder_csr_bankarray_csrbank7_dma_length0_re;
wire builder_csr_bankarray_csrbank7_dma_enable0_re;
wire builder_csr_bankarray_csrbank7_dma_loop0_re;
wire builder_csr_bankarray_csrbank8_enable0_re;
wire builder_csr_bankarray_csrbank8_hres0_re;
wire builder_csr_bankarray_csrbank8_hsync_start0_re;
wire builder_csr_bankarray_csrbank8_hsync_end0_re;
wire builder_csr_bankarray_csrbank8_hscan0_re;
wire builder_csr_bankarray_csrbank8_vres0_re;
wire builder_csr_bankarray_csrbank8_vsync_start0_re;
wire builder_csr_bankarray_csrbank8_vsync_end0_re;
wire builder_csr_bankarray_csrbank8_vscan0_re;
wire builder_csr_bankarray_csrbank9_control0_re;
wire builder_csr_bankarray_csrbank9_cycles0_re;
wire builder_csr_bankarray_csrbank9_ev_pending_re;
wire builder_csr_bankarray_csrbank9_ev_enable0_re;
wire n19252_6;
wire n19255_6;
wire n19256_6;
wire n19257_6;
wire n19258_6;
wire n19486_6;
wire n19489_6;
wire n19490_6;
wire n19491_6;
wire n19492_6;
wire n19720_6;
wire n19723_6;
wire n19724_6;
wire n19725_6;
wire n19726_6;
wire n19987_6;
wire n19990_6;
wire n19991_6;
wire n19992_6;
wire n19993_6;
wire n22113_5;
wire n22120_6;
wire n22131_6;
wire n22132_6;
wire n22141_5;
wire n22148_6;
wire n22159_6;
wire n22160_6;
wire n18818_6;
wire n22103_6;
wire n22102_6;
wire n22101_6;
wire n22087_6;
wire n22085_6;
wire n22084_6;
wire n22971_5;
wire n22970_5;
wire n22969_5;
wire main_vtg_hactive_clockdomainsrenamer_next_value_ce0;
wire main_vtg_vactive_clockdomainsrenamer_next_value_ce1;
wire n22114_5;
wire n22119_5;
wire n22125_5;
wire n22126_5;
wire n22142_5;
wire n22154_5;
wire builder_wishbone2axi0_next_state_1_17;
wire builder_wishbone2axi1_next_state_1_16;
wire builder_axi2axilite0_next_state_1_14;
wire builder_axi2axilite1_next_state_1_14;
wire builder_axi2axilite_next_state_1_14;
wire builder_axi2axilite2_next_state_1_14;
wire builder_basesoc_bankmachine0_next_state_1_22;
wire builder_basesoc_bankmachine1_next_state_1_22;
wire main_vfb_dma_res_fifo_consume_0_19;
wire main_vfb_dma_res_fifo_consume_2_17;
wire main_vfb_dma_res_fifo_consume_3_17;
wire main_vfb_dma_res_fifo_consume_5_17;
wire main_vfb_dma_res_fifo_consume_6_17;
wire main_vfb_dma_res_fifo_consume_8_17;
wire main_vfb_dma_res_fifo_consume_9_17;
wire main_vfb_dma_res_fifo_consume_10_17;
wire main_vfb_dma_res_fifo_consume_12_17;
wire main_vfb_dma_res_fifo_consume_13_17;
wire n20782_10;
wire n20779_10;
wire n20778_10;
wire n20777_10;
wire n20776_10;
wire n20775_10;
wire n20774_10;
wire n20771_10;
wire n20766_10;
wire n20681_10;
wire n20758_8;
wire main_full_rate_phy_dfi_p0_cs_n;
wire builder_wishbone2axi0_next_state_1_19;
wire builder_wishbone2axi0_state_1_8;
wire builder_wishbone2axi1_next_state_1_18;
wire builder_wishbone2axi1_state_1_8;
wire builder_basesoc_fullmemorywe_state_1_8;
wire n21608_4;
wire n21741_4;
wire n21874_4;
wire n22007_4;
wire n22006_4;
wire n20847_4;
wire n20846_4;
wire n20845_4;
wire n20856_4;
wire n20855_4;
wire n20854_4;
wire n20897_4;
wire n20896_4;
wire n20895_4;
wire n20906_4;
wire n20905_4;
wire n20904_4;
wire n21575_4;
wire n21574_4;
wire n21581_4;
wire n21708_4;
wire n21707_4;
wire n21715_4;
wire n21714_4;
wire n21841_4;
wire n21840_4;
wire n21848_4;
wire n21847_4;
wire n21973_4;
wire n21981_4;
wire n21980_4;
wire n34864_5;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_4;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_5;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_6;
wire main_socbushandler_pipe_valid_sink_ready_4;
wire main_socbushandler_pipe_valid_sink_ready_5;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_5;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_4;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_5;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_6;
wire builder_slave_sel_dec0_0_4;
wire builder_slave_sel_dec0_0_5;
wire builder_slave_sel_dec0_1_5;
wire builder_slave_sel_dec0_1_6;
wire builder_slave_sel_dec0_2_5;
wire builder_slave_sel_dec0_2_6;
wire builder_slave_sel_dec0_3_6;
wire builder_slave_sel_dec0_3_7;
wire builder_slave_sel_dec0_3_8;
wire builder_slave_sel_dec1_0_4;
wire builder_slave_sel_dec1_0_5;
wire builder_slave_sel_dec1_1_5;
wire builder_slave_sel_dec1_1_6;
wire builder_slave_sel_dec1_2_5;
wire builder_slave_sel_dec1_3_6;
wire builder_slave_sel_dec1_3_7;
wire builder_slave_sel_dec1_3_8;
wire builder_axirequestcounter0_empty_4;
wire builder_axirequestcounter0_empty_5;
wire builder_axirequestcounter1_empty_4;
wire builder_axirequestcounter1_empty_5;
wire n6502_4;
wire n6502_5;
wire n6782_4;
wire n6782_5;
wire main_ram_we_0_4;
wire main_ram_we_0_5;
wire main_ram_we_1_4;
wire n7369_4;
wire n7444_4;
wire main_uart_tx_fifo_syncfifo_re_4;
wire main_uart_rx_fifo_syncfifo_re_4;
wire main_uart_rx_fifo_syncfifo_re_5;
wire main_uart_rx_fifo_wrport_we_4;
wire main_timer_zero_trigger_4;
wire main_timer_zero_trigger_5;
wire main_leds_done_4;
wire main_leds_done_5;
wire main_gpio_done_4;
wire main_gpio_done_5;
wire main_full_rate_phy_dfi_p0_cas_n_5;
wire main_full_rate_phy_dfi_p0_cas_n_6;
wire main_full_rate_phy_dfi_p0_ras_n_4;
wire main_full_rate_phy_dfi_p0_ras_n_5;
wire main_full_rate_phy_dfi_p0_we_n_4;
wire main_full_rate_phy_dfi_p0_we_n_5;
wire main_full_rate_phy_dfi_p0_wrdata_15_4;
wire main_full_rate_phy_dfi_p0_wrdata_15_5;
wire main_full_rate_phy_dfi_p0_wrdata_15_6;
wire main_full_rate_phy_dfi_p0_wrdata_14_4;
wire main_full_rate_phy_dfi_p0_wrdata_14_5;
wire main_full_rate_phy_dfi_p0_wrdata_13_4;
wire main_full_rate_phy_dfi_p0_wrdata_13_5;
wire main_full_rate_phy_dfi_p0_wrdata_12_4;
wire main_full_rate_phy_dfi_p0_wrdata_12_5;
wire main_full_rate_phy_dfi_p0_wrdata_11_4;
wire main_full_rate_phy_dfi_p0_wrdata_11_5;
wire main_full_rate_phy_dfi_p0_wrdata_10_4;
wire main_full_rate_phy_dfi_p0_wrdata_10_5;
wire main_full_rate_phy_dfi_p0_wrdata_9_4;
wire main_full_rate_phy_dfi_p0_wrdata_9_5;
wire main_full_rate_phy_dfi_p0_wrdata_8_4;
wire main_full_rate_phy_dfi_p0_wrdata_8_5;
wire main_full_rate_phy_dfi_p0_wrdata_7_4;
wire main_full_rate_phy_dfi_p0_wrdata_7_5;
wire main_full_rate_phy_dfi_p0_wrdata_6_4;
wire main_full_rate_phy_dfi_p0_wrdata_6_5;
wire main_full_rate_phy_dfi_p0_wrdata_5_4;
wire main_full_rate_phy_dfi_p0_wrdata_5_5;
wire main_full_rate_phy_dfi_p0_wrdata_4_4;
wire main_full_rate_phy_dfi_p0_wrdata_4_5;
wire main_full_rate_phy_dfi_p0_wrdata_3_4;
wire main_full_rate_phy_dfi_p0_wrdata_3_5;
wire main_full_rate_phy_dfi_p0_wrdata_2_4;
wire main_full_rate_phy_dfi_p0_wrdata_2_5;
wire main_full_rate_phy_dfi_p0_wrdata_1_4;
wire main_full_rate_phy_dfi_p0_wrdata_1_5;
wire main_full_rate_phy_dfi_p0_wrdata_0_4;
wire main_full_rate_phy_dfi_p0_wrdata_0_5;
wire main_full_rate_phy_dfi_p0_rddata_en_4;
wire n7824_5;
wire n7824_6;
wire main_sdram_bankmachine0_wrport_we_4;
wire main_sdram_bankmachine0_wrport_we_5;
wire main_sdram_bankmachine1_wrport_we_4;
wire main_sdram_bankmachine1_wrport_we_5;
wire main_sdram_bankmachine1_wrport_we_6;
wire main_sdram_bankmachine1_pipe_valid_sink_ready_5;
wire main_sdram_bankmachine2_wrport_we_4;
wire main_sdram_bankmachine2_wrport_we_5;
wire main_sdram_bankmachine2_wrport_we_6;
wire main_sdram_bankmachine2_pipe_valid_sink_ready_5;
wire main_sdram_bankmachine3_wrport_we_4;
wire main_sdram_bankmachine3_pipe_valid_sink_ready_5;
wire main_sdram_bankmachine3_pipe_valid_sink_ready_6;
wire main_sdram_choose_cmd_ce_4;
wire main_sdram_choose_cmd_ce_5;
wire main_sdram_choose_req_ce_4;
wire main_sdram_choose_req_ce_5;
wire main_data_port_dat_w_127_4;
wire n11702_4;
wire main_vfb_dma_fifo_syncfifo_re_4;
wire n14542_4;
wire clk_rise_4;
wire clk_rise_5;
wire clk_rise_6;
wire clk_rise_7;
wire n14702_4;
wire n14702_6;
wire builder_csr_interconnect_dat_r_7_5;
wire builder_csr_interconnect_dat_r_7_6;
wire builder_csr_interconnect_dat_r_8_5;
wire builder_csr_interconnect_dat_r_9_5;
wire builder_csr_interconnect_dat_r_10_5;
wire builder_csr_interconnect_dat_r_11_5;
wire builder_csr_interconnect_dat_r_12_5;
wire builder_csr_interconnect_dat_r_13_5;
wire builder_csr_interconnect_dat_r_14_5;
wire builder_csr_interconnect_dat_r_15_5;
wire builder_csr_interconnect_dat_r_16_5;
wire builder_csr_interconnect_dat_r_0_4;
wire builder_csr_interconnect_dat_r_0_5;
wire builder_csr_interconnect_dat_r_0_6;
wire builder_csr_interconnect_dat_r_1_4;
wire builder_csr_interconnect_dat_r_1_5;
wire builder_csr_interconnect_dat_r_2_4;
wire builder_csr_interconnect_dat_r_2_5;
wire builder_csr_interconnect_dat_r_2_6;
wire builder_csr_interconnect_dat_r_3_4;
wire builder_csr_interconnect_dat_r_3_5;
wire builder_csr_interconnect_dat_r_3_6;
wire builder_csr_interconnect_dat_r_4_4;
wire builder_csr_interconnect_dat_r_4_5;
wire builder_csr_interconnect_dat_r_4_6;
wire builder_csr_interconnect_dat_r_5_4;
wire builder_csr_interconnect_dat_r_5_5;
wire builder_csr_interconnect_dat_r_5_6;
wire builder_csr_interconnect_dat_r_6_4;
wire builder_csr_interconnect_dat_r_6_5;
wire builder_csr_interconnect_dat_r_6_6;
wire builder_csr_interconnect_dat_r_6_7;
wire n19210_4;
wire n19210_5;
wire n34799_4;
wire n20123_4;
wire n20123_5;
wire n20123_6;
wire n20123_7;
wire n20175_4;
wire n20235_4;
wire n20235_5;
wire n21007_4;
wire n21008_4;
wire n21009_4;
wire n21010_4;
wire n21011_4;
wire n21012_4;
wire n21013_4;
wire n21014_4;
wire n21015_4;
wire n21016_4;
wire n21017_4;
wire n21018_4;
wire n21019_4;
wire n21020_4;
wire n21021_4;
wire n21022_4;
wire n21023_4;
wire n21024_4;
wire n21025_4;
wire n21026_4;
wire n21027_4;
wire n21028_4;
wire n21029_4;
wire n21030_4;
wire n21031_4;
wire n21032_4;
wire n21033_4;
wire n21034_4;
wire n21035_4;
wire n21036_4;
wire n21037_4;
wire n21038_4;
wire n21142_4;
wire n21144_4;
wire n21145_4;
wire n21146_4;
wire n21147_4;
wire n21148_4;
wire n21149_4;
wire n21150_4;
wire n21151_4;
wire n21152_4;
wire n21154_4;
wire n21156_4;
wire n21159_4;
wire n21160_4;
wire n21161_4;
wire n21162_4;
wire n21163_4;
wire n21164_4;
wire n21165_4;
wire n21166_4;
wire n21167_4;
wire n21168_4;
wire n21169_4;
wire n21171_4;
wire n21141_4;
wire n34994_4;
wire n22212_5;
wire n22212_6;
wire n35031_5;
wire n22223_4;
wire n22223_5;
wire n22234_4;
wire n22234_5;
wire n22234_6;
wire n22245_4;
wire n22245_5;
wire n35244_4;
wire n35249_4;
wire n35254_4;
wire n35255_4;
wire n35259_4;
wire n35260_4;
wire builder_wishbone2axi0_next_state_0_14;
wire main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13;
wire main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14;
wire main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_11;
wire builder_wishbone2axi1_next_state_0_13;
wire main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13;
wire main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14;
wire main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_11;
wire builder_axi2axilite0_next_state_1_15;
wire builder_axi2axilite0_next_state_0_12;
wire main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13;
wire main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_14;
wire builder_axi2axilite1_next_state_1_15;
wire builder_axi2axilite1_next_state_0_12;
wire builder_axi2axilite1_next_state_0_13;
wire builder_axi2axilite_next_state_1_15;
wire builder_axi2axilite_next_state_0_12;
wire builder_axi2axilite_next_state_0_13;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_11;
wire builder_axi2axilite2_next_state_1_15;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13;
wire builder_basesoc_bankmachine0_next_state_2_15;
wire builder_basesoc_bankmachine0_next_state_2_16;
wire builder_basesoc_bankmachine0_next_state_1_23;
wire builder_basesoc_bankmachine0_next_state_0_21;
wire builder_basesoc_bankmachine1_next_state_2_15;
wire builder_basesoc_bankmachine1_next_state_2_16;
wire builder_basesoc_bankmachine1_next_state_1_23;
wire builder_basesoc_bankmachine1_next_state_0_21;
wire builder_basesoc_bankmachine1_next_state_0_22;
wire builder_basesoc_bankmachine1_next_state_0_23;
wire builder_basesoc_bankmachine1_next_state_0_24;
wire builder_basesoc_bankmachine2_next_state_2_15;
wire builder_basesoc_bankmachine2_next_state_2_16;
wire builder_basesoc_bankmachine2_next_state_2_17;
wire builder_basesoc_bankmachine2_next_state_2_18;
wire builder_basesoc_bankmachine2_next_state_1_23;
wire builder_basesoc_bankmachine2_next_state_1_25;
wire builder_basesoc_bankmachine2_next_state_0_21;
wire builder_basesoc_bankmachine3_next_state_2_16;
wire builder_basesoc_bankmachine3_next_state_2_17;
wire builder_basesoc_bankmachine3_next_state_1_23;
wire builder_basesoc_bankmachine3_next_state_0_21;
wire builder_basesoc_fullmemorywe_next_state_0_8;
wire builder_sync_rhs_self1_10_10;
wire builder_sync_rhs_self1_10_11;
wire main_por_count_15_9;
wire main_por_count_15_10;
wire main_por_count_15_11;
wire main_por_count_15_12;
wire n26184_5;
wire n26184_6;
wire builder_wr_timer_count_19_7;
wire builder_wr_timer_count_19_8;
wire n26204_5;
wire builder_rd_timer_count_19_7;
wire builder_rd_timer_count_19_8;
wire n25044_5;
wire n25044_6;
wire n25045_5;
wire n25045_6;
wire n25891_5;
wire n23808_5;
wire main_rx_phase_31_10;
wire main_rx_phase_31_11;
wire main_tx_phase_4_10;
wire main_tx_phase_7_10;
wire main_tx_phase_9_10;
wire main_tx_phase_11_10;
wire main_tx_phase_14_10;
wire main_tx_phase_17_10;
wire main_tx_phase_20_10;
wire main_tx_phase_23_10;
wire builder_rr_write_grant_7;
wire builder_rr_write_grant_8;
wire builder_rr_write_grant_9;
wire builder_rr_write_grant_10;
wire builder_rr_read_grant_8;
wire builder_rr_read_grant_9;
wire builder_wr_lock_counter_7_10;
wire builder_rd_lock_counter_7_9;
wire main_sdram_time0_4_9;
wire main_sdram_time0_4_10;
wire main_sdram_time1_3_9;
wire builder_basesoc_roundrobin0_grant_7;
wire builder_basesoc_roundrobin0_grant_8;
wire builder_basesoc_roundrobin0_grant_9;
wire builder_basesoc_roundrobin1_grant_7;
wire builder_basesoc_roundrobin2_grant_7;
wire builder_basesoc_roundrobin3_grant_7;
wire builder_basesoc_roundrobin3_grant_8;
wire builder_basesoc_roundrobin3_grant_9;
wire builder_basesoc_refresher_state_1_12;
wire builder_basesoc_fsm_state_1_9;
wire builder_axilite2wishbone_next_state_2_16;
wire builder_axilite2wishbone_next_state_1_18;
wire builder_axilite2wishbone_next_state_1_19;
wire builder_axilite2wishbone_next_state_0_13;
wire builder_axilite2wishbone_next_state_0_14;
wire builder_basesoc_axilitesram0_next_state_1_15;
wire builder_basesoc_axilitesram0_next_state_1_16;
wire builder_basesoc_axilitesram0_next_state_1_17;
wire builder_basesoc_axilitesram0_next_state_0_13;
wire builder_basesoc_axilitesram1_next_state_1_15;
wire builder_basesoc_axilitesram1_next_state_1_16;
wire builder_basesoc_axilitesram1_next_state_1_17;
wire builder_basesoc_axilitesram1_next_state_1_18;
wire builder_basesoc_axilitesram1_next_state_0_13;
wire builder_basesoc_multiplexer_next_state_2_17;
wire builder_basesoc_multiplexer_next_state_1_16;
wire builder_basesoc_multiplexer_next_state_1_17;
wire builder_basesoc_multiplexer_next_state_1_18;
wire builder_basesoc_multiplexer_next_state_0_16;
wire builder_basesoc_multiplexer_next_state_0_17;
wire builder_basesoc_axilite2csr_next_state_1_15;
wire builder_basesoc_axilite2csr_next_state_1_16;
wire builder_basesoc_axilite2csr_next_state_1_17;
wire builder_basesoc_axilite2csr_next_state_0_14;
wire builder_basesoc_axilite2csr_next_state_0_15;
wire n23117_11;
wire n23118_10;
wire n23252_11;
wire n23252_12;
wire n23254_11;
wire n23254_12;
wire n23256_11;
wire n23256_12;
wire n23258_13;
wire n23258_14;
wire n23258_15;
wire n23260_14;
wire n23260_15;
wire n23262_14;
wire n23262_15;
wire n23264_13;
wire n23264_14;
wire n23266_14;
wire n23266_15;
wire n23268_15;
wire n23268_16;
wire n23268_17;
wire n23268_18;
wire n23270_16;
wire n23270_17;
wire n23272_15;
wire n23272_16;
wire n23272_17;
wire n23274_16;
wire n23274_17;
wire n23276_16;
wire n23276_17;
wire n23276_18;
wire n23278_16;
wire n23278_17;
wire n23278_18;
wire n23278_19;
wire n23280_18;
wire n23280_19;
wire n23280_20;
wire n23280_21;
wire n23282_18;
wire n23282_19;
wire n23282_20;
wire n23282_21;
wire n23400_10;
wire n23402_10;
wire n23404_10;
wire n23406_10;
wire n23408_10;
wire n23410_10;
wire n23412_10;
wire n23414_10;
wire n23416_12;
wire n23416_13;
wire n23418_12;
wire n23418_13;
wire n23420_12;
wire n23420_13;
wire n23422_12;
wire n23422_13;
wire n23424_12;
wire n23424_13;
wire n23426_12;
wire n23426_13;
wire n23429_14;
wire n23429_15;
wire n23527_10;
wire n23529_10;
wire n23531_10;
wire n23533_10;
wire n23535_10;
wire n23537_10;
wire n23539_10;
wire n23541_10;
wire n23543_10;
wire n23545_10;
wire n23547_10;
wire n23549_10;
wire n23551_10;
wire n23553_10;
wire n23555_10;
wire n23557_10;
wire n23559_10;
wire n23561_10;
wire n23563_10;
wire n23565_10;
wire n23567_10;
wire n23569_10;
wire n23571_10;
wire n23573_10;
wire n23575_10;
wire n23577_10;
wire n23579_10;
wire n23581_10;
wire n23583_10;
wire n23585_10;
wire n23587_10;
wire n23588_15;
wire n23588_16;
wire n23717_11;
wire n23717_12;
wire n23718_18;
wire n23718_19;
wire n23718_20;
wire n23764_10;
wire n23766_10;
wire n23768_10;
wire n23770_10;
wire n23772_10;
wire n23774_10;
wire n23776_10;
wire n23778_10;
wire n23780_10;
wire n23782_10;
wire n23784_10;
wire n23786_10;
wire n23788_10;
wire n23790_10;
wire n23792_10;
wire n23794_10;
wire n23796_10;
wire n23798_10;
wire n23800_10;
wire n23802_10;
wire n23804_10;
wire n23806_10;
wire n23807_14;
wire n23807_15;
wire n23807_16;
wire n23930_15;
wire n23930_16;
wire n23932_15;
wire n23932_16;
wire n23932_17;
wire n23932_18;
wire n23934_15;
wire n23934_16;
wire n23934_17;
wire n23936_15;
wire n23936_16;
wire n23938_15;
wire n23938_16;
wire n23938_17;
wire n23938_18;
wire n23940_16;
wire n23940_17;
wire n23942_15;
wire n23942_16;
wire n23942_17;
wire n23944_15;
wire n23944_16;
wire n23944_17;
wire n23946_15;
wire n23946_16;
wire n23948_15;
wire n23948_16;
wire n23948_17;
wire n23948_18;
wire n23950_15;
wire n23950_16;
wire n23950_17;
wire n23951_16;
wire n23951_17;
wire n23951_18;
wire n23951_19;
wire n24090_10;
wire n24092_10;
wire n24094_10;
wire n24096_10;
wire n24098_10;
wire n24100_10;
wire n24102_10;
wire n24104_10;
wire n24106_10;
wire n24108_10;
wire n24110_10;
wire n24112_10;
wire n24114_10;
wire n24116_10;
wire n24118_10;
wire n24120_10;
wire n24122_10;
wire n24124_10;
wire n24126_10;
wire n24128_10;
wire n24130_10;
wire n24132_10;
wire n24134_10;
wire n24136_10;
wire n24137_13;
wire n24137_14;
wire n24137_15;
wire builder_basesoc_axilitesram0_next_state_2_17;
wire builder_basesoc_axilitesram1_next_state_2_16;
wire builder_basesoc_axilite2csr_next_state_2_16;
wire builder_basesoc_axilite2csr_next_state_2_17;
wire n23428_14;
wire n23428_15;
wire main_basesoc_adr_13_12;
wire main_ram_adr_10_23;
wire builder_basesoc_adr_5_12;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_17 ;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_18 ;
wire main_vfb_dma_res_fifo_wrport_we_1_3;
wire main_vfb_dma_res_fifo_wrport_we_1_4;
wire n22622_8;
wire n22619_8;
wire n22618_8;
wire n22615_8;
wire n20688_9;
wire n20685_9;
wire n20682_9;
wire n20783_9;
wire n20781_9;
wire n20773_9;
wire n20770_9;
wire n20767_9;
wire n20763_9;
wire n20761_9;
wire n22941_6;
wire builder_sync_rhs_self1_0_11;
wire builder_sync_rhs_self1_0_12;
wire builder_sync_rhs_self1_1_11;
wire builder_sync_rhs_self1_1_12;
wire builder_sync_rhs_self1_2_11;
wire builder_sync_rhs_self1_2_12;
wire builder_sync_rhs_self1_3_11;
wire builder_sync_rhs_self1_3_12;
wire builder_sync_rhs_self1_4_11;
wire builder_sync_rhs_self1_4_12;
wire builder_sync_rhs_self1_5_11;
wire builder_sync_rhs_self1_5_12;
wire builder_sync_rhs_self1_6_11;
wire builder_sync_rhs_self1_6_12;
wire builder_sync_rhs_self1_7_11;
wire builder_sync_rhs_self1_7_12;
wire builder_sync_rhs_self1_8_11;
wire builder_sync_rhs_self1_8_12;
wire builder_sync_rhs_self1_9_11;
wire builder_sync_rhs_self1_9_12;
wire builder_sync_rhs_self1_11_11;
wire builder_sync_rhs_self1_11_12;
wire builder_sync_rhs_self1_12_11;
wire builder_sync_rhs_self1_12_12;
wire main_tag_port_we_11;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_7;
wire count_spimaster_next_value_2_13;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_13_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_13_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_15;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_15_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_15_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_16_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_16_16;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_23_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_24_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_30_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_31_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_31_15;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_17;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14;
wire main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13;
wire main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14;
wire builder_sync_rhs_self8_0_8;
wire builder_sync_rhs_self8_0_9;
wire builder_sync_rhs_self8_1_8;
wire builder_sync_rhs_self8_2_8;
wire builder_sync_rhs_self8_3_8;
wire builder_sync_rhs_self8_4_8;
wire builder_sync_rhs_self8_5_8;
wire builder_sync_rhs_self8_6_8;
wire builder_sync_rhs_self8_7_8;
wire builder_sync_rhs_self8_8_8;
wire builder_sync_rhs_self8_9_8;
wire builder_sync_rhs_self8_9_9;
wire builder_sync_rhs_self8_10_8;
wire builder_sync_rhs_self8_10_9;
wire builder_sync_rhs_self8_11_8;
wire builder_sync_rhs_self8_11_9;
wire builder_sync_rhs_self8_12_8;
wire builder_sync_rhs_self8_12_9;
wire main_socbushandler_interface1_adapted_interface_dat_r_0_13;
wire n7354_6;
wire n7421_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_6;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_7;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_6;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_6;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_7;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_7;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_6;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_6;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_7;
wire main_vfb_dma_source_source_last_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6;
wire builder_csr_bankarray_csrbank1_out0_re_6;
wire n19252_7;
wire n19255_7;
wire n19486_7;
wire n19489_7;
wire n19720_7;
wire n19723_7;
wire n19987_7;
wire n19990_7;
wire n22113_6;
wire n22113_7;
wire n22113_8;
wire n22120_7;
wire n22141_6;
wire n22141_7;
wire n22148_7;
wire n22101_7;
wire n22086_7;
wire main_data_port_we_15_7;
wire main_data_port_we_14_6;
wire main_data_port_we_13_6;
wire builder_wishbone2axi0_next_state_1_21;
wire builder_wishbone2axi1_next_state_1_20;
wire builder_axi2axilite0_next_state_1_17;
wire builder_axi2axilite_next_state_1_16;
wire builder_axi2axilite_next_state_1_17;
wire builder_basesoc_bankmachine0_next_state_1_24;
wire builder_basesoc_bankmachine0_next_state_1_25;
wire builder_basesoc_bankmachine1_next_state_1_24;
wire builder_basesoc_bankmachine1_next_state_1_25;
wire builder_basesoc_bankmachine2_next_state_1_26;
wire builder_basesoc_bankmachine2_next_state_1_27;
wire builder_basesoc_bankmachine3_next_state_1_24;
wire storage_7_66815_DIAREG_G_0_6;
wire storage_7_66815_DIAREG_G_0_7;
wire n20772_11;
wire main_full_rate_phy_dfi_p0_cs_n_6;
wire main_full_rate_phy_dfi_p0_cs_n_7;
wire builder_wishbone2axi0_state_1_9;
wire builder_wishbone2axi1_next_state_1_21;
wire builder_wishbone2axi1_state_1_9;
wire builder_wishbone2axi1_state_1_10;
wire builder_basesoc_fullmemorywe_state_1_9;
wire n21607_5;
wire n21740_5;
wire n21873_5;
wire n22006_5;
wire n22006_6;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_7;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_10;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_11;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_12;
wire main_socbushandler_pipe_valid_sink_ready_6;
wire main_socbushandler_pipe_valid_sink_ready_7;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_6;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_7;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_8;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_7;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_10;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_13;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_14;
wire builder_slave_sel_dec0_0_6;
wire builder_slave_sel_dec0_0_7;
wire builder_slave_sel_dec0_0_8;
wire builder_slave_sel_dec0_1_7;
wire builder_slave_sel_dec0_1_8;
wire builder_slave_sel_dec0_2_7;
wire builder_slave_sel_dec0_2_8;
wire builder_slave_sel_dec0_2_9;
wire builder_slave_sel_dec0_2_10;
wire builder_slave_sel_dec0_2_11;
wire builder_slave_sel_dec0_2_12;
wire builder_slave_sel_dec0_2_13;
wire builder_slave_sel_dec0_2_14;
wire builder_slave_sel_dec0_3_9;
wire builder_slave_sel_dec0_3_10;
wire builder_slave_sel_dec0_3_11;
wire builder_slave_sel_dec0_3_12;
wire builder_slave_sel_dec1_0_6;
wire builder_slave_sel_dec1_0_7;
wire builder_slave_sel_dec1_0_8;
wire builder_slave_sel_dec1_0_9;
wire builder_slave_sel_dec1_1_7;
wire builder_slave_sel_dec1_1_8;
wire builder_slave_sel_dec1_2_7;
wire builder_slave_sel_dec1_2_8;
wire builder_slave_sel_dec1_3_9;
wire builder_slave_sel_dec1_3_10;
wire builder_slave_sel_dec1_3_11;
wire builder_slave_sel_dec1_3_12;
wire builder_slave_sel_dec1_3_13;
wire n6502_7;
wire n6502_8;
wire n6782_6;
wire n6782_7;
wire n6782_8;
wire n6782_9;
wire n7369_5;
wire n7444_5;
wire main_uart_tx_fifo_wrport_we_7;
wire main_timer_zero_trigger_6;
wire main_timer_zero_trigger_7;
wire main_leds_done_6;
wire main_leds_done_7;
wire main_leds_done_8;
wire main_leds_done_9;
wire main_gpio_done_6;
wire main_gpio_done_7;
wire main_gpio_done_8;
wire main_gpio_done_9;
wire main_gpio_done_10;
wire main_full_rate_phy_dfi_p0_cas_n_7;
wire main_sdram_bankmachine0_wrport_we_6;
wire main_sdram_bankmachine0_pipe_valid_sink_ready_6;
wire main_sdram_bankmachine1_wrport_we_8;
wire main_sdram_bankmachine1_wrport_we_10;
wire main_sdram_bankmachine1_wrport_we_11;
wire main_sdram_bankmachine2_wrport_we_7;
wire main_sdram_bankmachine2_wrport_we_8;
wire main_sdram_bankmachine2_wrport_we_9;
wire main_sdram_bankmachine3_wrport_we_6;
wire main_sdram_bankmachine3_wrport_we_7;
wire main_sdram_bankmachine3_pipe_valid_sink_ready_7;
wire main_data_port_dat_w_127_6;
wire main_data_port_dat_w_127_7;
wire n11702_5;
wire n11702_6;
wire main_vfb_dma_fifo_syncfifo_re_5;
wire main_vfb_dma_fifo_syncfifo_re_6;
wire main_vfb_dma_fifo_syncfifo_re_7;
wire main_vfb_dma_fifo_syncfifo_re_8;
wire main_vfb_cdc_cdc_graycounter0_ce_5;
wire clk_rise_8;
wire clk_rise_9;
wire clk_rise_12;
wire clk_rise_13;
wire clk_rise_14;
wire clk_rise_15;
wire clk_rise_16;
wire clk_rise_17;
wire n14702_7;
wire n14702_9;
wire n14702_10;
wire builder_csr_interconnect_dat_r_0_7;
wire builder_csr_interconnect_dat_r_0_8;
wire builder_csr_interconnect_dat_r_0_10;
wire builder_csr_interconnect_dat_r_0_11;
wire builder_csr_interconnect_dat_r_0_12;
wire builder_csr_interconnect_dat_r_0_13;
wire builder_csr_interconnect_dat_r_1_6;
wire builder_csr_interconnect_dat_r_1_7;
wire builder_csr_interconnect_dat_r_1_8;
wire builder_csr_interconnect_dat_r_1_9;
wire builder_csr_interconnect_dat_r_1_10;
wire builder_csr_interconnect_dat_r_2_8;
wire builder_csr_interconnect_dat_r_2_9;
wire builder_csr_interconnect_dat_r_3_7;
wire builder_csr_interconnect_dat_r_3_8;
wire builder_csr_interconnect_dat_r_4_7;
wire builder_csr_interconnect_dat_r_4_8;
wire builder_csr_interconnect_dat_r_4_9;
wire builder_csr_interconnect_dat_r_5_7;
wire builder_csr_interconnect_dat_r_5_8;
wire builder_csr_interconnect_dat_r_6_8;
wire builder_csr_interconnect_dat_r_6_9;
wire builder_csr_interconnect_dat_r_6_10;
wire n19210_7;
wire n19444_6;
wire n34799_5;
wire n34799_6;
wire n20123_9;
wire n20175_6;
wire n20175_7;
wire n20175_8;
wire n20287_5;
wire n20287_6;
wire n21007_5;
wire n21008_5;
wire n21009_5;
wire n21010_5;
wire n21012_5;
wire n21014_5;
wire n21015_5;
wire n21017_5;
wire n21019_5;
wire n21022_5;
wire n21024_5;
wire n21026_5;
wire n21027_5;
wire n21028_5;
wire n21029_5;
wire n21030_5;
wire n21032_5;
wire n21033_5;
wire n21034_5;
wire n21036_5;
wire n21145_5;
wire n21150_5;
wire n22212_8;
wire n35031_6;
wire n35031_7;
wire n35031_8;
wire n22234_7;
wire n22234_8;
wire n22234_9;
wire n22245_6;
wire builder_axi2axilite0_next_state_1_18;
wire builder_axi2axilite0_next_state_0_13;
wire builder_axi2axilite0_next_state_0_14;
wire main_socbushandler_cmd_done_axi2axilite1_next_value0_14;
wire main_socbushandler_cmd_done_axi2axilite1_next_value0_15;
wire builder_axi2axilite2_next_state_1_17;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_16;
wire builder_basesoc_bankmachine0_next_state_2_17;
wire builder_basesoc_bankmachine0_next_state_2_18;
wire builder_basesoc_bankmachine0_next_state_1_26;
wire builder_basesoc_bankmachine0_next_state_1_27;
wire builder_basesoc_bankmachine0_next_state_0_22;
wire builder_basesoc_bankmachine1_next_state_2_17;
wire builder_basesoc_bankmachine1_next_state_1_26;
wire builder_basesoc_bankmachine1_next_state_0_25;
wire builder_basesoc_bankmachine1_next_state_0_26;
wire builder_basesoc_bankmachine2_next_state_2_19;
wire builder_basesoc_bankmachine2_next_state_2_20;
wire builder_basesoc_bankmachine2_next_state_2_21;
wire builder_basesoc_bankmachine2_next_state_1_28;
wire builder_basesoc_bankmachine2_next_state_0_22;
wire builder_basesoc_bankmachine2_next_state_0_23;
wire builder_basesoc_bankmachine3_next_state_2_18;
wire builder_basesoc_bankmachine3_next_state_2_19;
wire builder_basesoc_bankmachine3_next_state_2_20;
wire builder_basesoc_bankmachine3_next_state_1_25;
wire builder_basesoc_bankmachine3_next_state_1_26;
wire builder_basesoc_bankmachine3_next_state_0_22;
wire builder_sync_rhs_self1_10_12;
wire builder_sync_rhs_self1_10_13;
wire builder_wr_timer_count_19_9;
wire builder_wr_timer_count_19_10;
wire builder_wr_timer_count_19_11;
wire builder_wr_timer_count_19_12;
wire builder_rd_timer_count_19_9;
wire builder_rd_timer_count_19_10;
wire builder_rd_timer_count_19_11;
wire builder_rd_timer_count_19_12;
wire n25052_6;
wire n25052_7;
wire n25045_7;
wire n25045_8;
wire n23191_6;
wire n23430_6;
wire main_rx_phase_31_12;
wire builder_rr_write_grant_11;
wire builder_rr_write_grant_12;
wire builder_rr_write_grant_13;
wire builder_rr_read_grant_10;
wire builder_rr_read_grant_11;
wire builder_rr_read_grant_12;
wire builder_wr_lock_counter_7_11;
wire builder_wr_lock_counter_7_12;
wire builder_rd_lock_counter_7_12;
wire builder_rd_lock_counter_7_13;
wire builder_basesoc_roundrobin0_grant_11;
wire builder_basesoc_fsm_state_1_10;
wire builder_axilite2wishbone_next_state_2_17;
wire builder_axilite2wishbone_next_state_1_20;
wire builder_axilite2wishbone_next_state_1_22;
wire builder_axilite2wishbone_next_state_1_23;
wire builder_axilite2wishbone_next_state_1_24;
wire builder_basesoc_multiplexer_next_state_2_20;
wire builder_basesoc_multiplexer_next_state_2_21;
wire builder_basesoc_multiplexer_next_state_2_23;
wire builder_basesoc_axilite2csr_next_state_1_18;
wire builder_basesoc_axilite2csr_next_state_1_19;
wire builder_basesoc_axilite2csr_next_state_1_21;
wire n23117_12;
wire n23260_16;
wire n23260_17;
wire n23262_17;
wire n23262_18;
wire n23264_15;
wire n23264_16;
wire n23266_16;
wire n23266_17;
wire n23268_19;
wire n23268_20;
wire n23270_19;
wire n23270_20;
wire n23272_18;
wire n23272_19;
wire n23272_20;
wire n23274_18;
wire n23274_19;
wire n23276_19;
wire n23276_20;
wire n23278_20;
wire n23280_24;
wire n23280_25;
wire n23282_22;
wire n23282_24;
wire n23282_25;
wire n23429_16;
wire n23429_17;
wire n23429_18;
wire n23588_17;
wire n23588_18;
wire n23588_19;
wire n23807_17;
wire n23930_18;
wire n23930_19;
wire n23932_19;
wire n23934_18;
wire n23934_19;
wire n23936_18;
wire n23936_19;
wire n23938_19;
wire n23940_19;
wire n23940_20;
wire n23942_18;
wire n23942_19;
wire n23944_18;
wire n23944_19;
wire n23946_18;
wire n23946_19;
wire n23948_19;
wire n23950_18;
wire n23950_19;
wire n23951_20;
wire builder_basesoc_axilitesram0_next_state_2_18;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_19 ;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_20 ;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_21 ;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_22 ;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_23 ;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_24 ;
wire n20773_11;
wire n20770_10;
wire builder_sync_rhs_self1_0_13;
wire builder_sync_rhs_self1_0_14;
wire builder_sync_rhs_self1_1_13;
wire builder_sync_rhs_self1_1_14;
wire builder_sync_rhs_self1_1_15;
wire builder_sync_rhs_self1_1_16;
wire builder_sync_rhs_self1_2_13;
wire builder_sync_rhs_self1_2_14;
wire builder_sync_rhs_self1_2_15;
wire builder_sync_rhs_self1_2_16;
wire builder_sync_rhs_self1_3_13;
wire builder_sync_rhs_self1_3_14;
wire builder_sync_rhs_self1_3_15;
wire builder_sync_rhs_self1_3_16;
wire builder_sync_rhs_self1_4_13;
wire builder_sync_rhs_self1_4_14;
wire builder_sync_rhs_self1_4_15;
wire builder_sync_rhs_self1_4_16;
wire builder_sync_rhs_self1_5_13;
wire builder_sync_rhs_self1_5_14;
wire builder_sync_rhs_self1_5_15;
wire builder_sync_rhs_self1_5_16;
wire builder_sync_rhs_self1_6_13;
wire builder_sync_rhs_self1_6_14;
wire builder_sync_rhs_self1_6_15;
wire builder_sync_rhs_self1_6_16;
wire builder_sync_rhs_self1_7_13;
wire builder_sync_rhs_self1_7_14;
wire builder_sync_rhs_self1_7_15;
wire builder_sync_rhs_self1_7_16;
wire builder_sync_rhs_self1_8_13;
wire builder_sync_rhs_self1_8_14;
wire builder_sync_rhs_self1_8_15;
wire builder_sync_rhs_self1_8_16;
wire builder_sync_rhs_self1_9_13;
wire builder_sync_rhs_self1_9_14;
wire builder_sync_rhs_self1_11_13;
wire builder_sync_rhs_self1_11_14;
wire builder_sync_rhs_self1_12_13;
wire builder_sync_rhs_self1_12_14;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_17;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_16;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_14_17;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_20_16;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_28_16;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_29_16;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_29_17;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18;
wire main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15;
wire builder_sync_rhs_self8_1_9;
wire builder_sync_rhs_self8_2_9;
wire builder_sync_rhs_self8_3_9;
wire builder_sync_rhs_self8_4_9;
wire builder_sync_rhs_self8_5_9;
wire builder_sync_rhs_self8_6_9;
wire builder_sync_rhs_self8_7_9;
wire builder_sync_rhs_self8_8_9;
wire builder_sync_rhs_self8_10_10;
wire builder_sync_rhs_self8_10_11;
wire builder_sync_rhs_self8_10_12;
wire builder_sync_rhs_self8_10_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_0_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_0_15;
wire main_socbushandler_interface1_adapted_interface_dat_r_0_16;
wire main_socbushandler_interface1_adapted_interface_dat_r_1_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_1_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_2_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_2_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_3_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_3_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_4_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_4_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_5_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_5_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_6_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_6_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_7_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_7_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_8_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_8_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_9_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_9_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_10_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_10_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_11_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_11_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_12_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_12_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_13_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_13_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_14_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_14_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_15_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_15_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_16_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_16_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_17_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_17_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_18_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_18_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_19_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_19_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_20_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_20_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_21_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_21_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_22_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_22_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_23_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_23_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_24_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_24_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_25_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_25_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_26_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_26_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_27_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_27_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_28_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_28_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_29_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_29_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_30_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_30_14;
wire main_socbushandler_interface1_adapted_interface_dat_r_31_15;
wire main_socbushandler_interface1_adapted_interface_dat_r_31_16;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_8;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_9;
wire main_vtg_hactive_clockdomainsrenamer_next_value0_10;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_8;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_9;
wire main_vtg_vactive_clockdomainsrenamer_next_value1_10;
wire main_vfb_dma_source_source_last_7;
wire builder_csr_bankarray_csrbank1_out0_re_7;
wire n22113_9;
wire n22113_10;
wire n22113_11;
wire n22120_8;
wire n22141_8;
wire n22141_9;
wire n22148_8;
wire n22148_9;
wire n22148_10;
wire main_data_port_we_15_8;
wire builder_basesoc_bankmachine2_next_state_1_29;
wire storage_7_66815_DIAREG_G_0_8;
wire storage_7_66815_DIAREG_G_0_9;
wire storage_7_66815_DIAREG_G_0_10;
wire storage_7_66815_DIAREG_G_0_11;
wire storage_7_66815_DIAREG_G_0_12;
wire storage_7_66815_DIAREG_G_0_13;
wire storage_7_66815_DIAREG_G_0_14;
wire main_full_rate_phy_dfi_p0_cs_n_8;
wire main_full_rate_phy_dfi_p0_cs_n_9;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_13;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_14;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_15;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready_9;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_15;
wire builder_slave_sel_dec0_0_9;
wire builder_slave_sel_dec0_0_10;
wire builder_slave_sel_dec0_0_11;
wire builder_slave_sel_dec0_0_12;
wire builder_slave_sel_dec1_0_10;
wire builder_slave_sel_dec1_0_11;
wire builder_slave_sel_dec1_0_12;
wire builder_slave_sel_dec1_0_13;
wire builder_slave_sel_dec1_0_14;
wire builder_slave_sel_dec1_0_15;
wire builder_slave_sel_dec1_1_9;
wire builder_slave_sel_dec1_1_10;
wire main_uart_tx_fifo_wrport_we_8;
wire main_uart_tx_fifo_wrport_we_9;
wire main_timer_zero_trigger_8;
wire main_timer_zero_trigger_9;
wire main_sdram_bankmachine1_wrport_we_12;
wire main_sdram_bankmachine1_wrport_we_14;
wire main_sdram_bankmachine3_pipe_valid_sink_ready_8;
wire clk_rise_18;
wire clk_rise_19;
wire clk_rise_21;
wire clk_rise_22;
wire clk_rise_23;
wire clk_rise_24;
wire clk_rise_26;
wire clk_rise_27;
wire clk_rise_28;
wire clk_rise_29;
wire n14702_11;
wire builder_csr_bankarray_sel_8;
wire builder_csr_bankarray_sel_9;
wire builder_csr_interconnect_dat_r_0_14;
wire builder_csr_interconnect_dat_r_0_15;
wire builder_csr_interconnect_dat_r_0_16;
wire builder_csr_interconnect_dat_r_0_17;
wire builder_csr_interconnect_dat_r_0_18;
wire builder_csr_interconnect_dat_r_0_19;
wire builder_csr_interconnect_dat_r_1_11;
wire builder_csr_interconnect_dat_r_1_12;
wire builder_csr_interconnect_dat_r_1_13;
wire builder_csr_interconnect_dat_r_2_10;
wire builder_csr_interconnect_dat_r_3_9;
wire builder_csr_interconnect_dat_r_3_10;
wire builder_csr_interconnect_dat_r_3_11;
wire builder_csr_interconnect_dat_r_4_10;
wire builder_csr_interconnect_dat_r_4_11;
wire builder_csr_interconnect_dat_r_4_12;
wire builder_csr_interconnect_dat_r_5_9;
wire builder_csr_interconnect_dat_r_5_10;
wire builder_csr_interconnect_dat_r_5_11;
wire builder_csr_interconnect_dat_r_5_12;
wire n34799_7;
wire n34799_8;
wire n34799_9;
wire n34799_10;
wire n34799_11;
wire n34799_12;
wire n34799_13;
wire n34799_14;
wire n21015_6;
wire n21018_6;
wire n21025_6;
wire n21026_6;
wire n21150_7;
wire n22212_9;
wire n22212_10;
wire n22212_11;
wire n35031_10;
wire n35031_11;
wire n35031_12;
wire n35031_13;
wire n35031_14;
wire n35031_15;
wire n35031_16;
wire builder_basesoc_bankmachine0_next_state_1_28;
wire builder_basesoc_bankmachine2_next_state_2_22;
wire builder_basesoc_bankmachine3_next_state_2_21;
wire builder_basesoc_bankmachine3_next_state_2_23;
wire builder_basesoc_bankmachine3_next_state_1_27;
wire builder_basesoc_multiplexer_next_state_2_24;
wire builder_basesoc_multiplexer_next_state_2_25;
wire builder_basesoc_axilite2csr_next_state_1_22;
wire n23272_21;
wire n23274_20;
wire n23280_26;
wire n23280_27;
wire n23588_20;
wire n23588_21;
wire n23934_20;
wire n23942_20;
wire n23944_20;
wire n23950_20;
wire \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_25 ;
wire main_vfb_dma_source_source_last_8;
wire main_vfb_dma_source_source_last_9;
wire main_vfb_dma_source_source_last_10;
wire main_vfb_dma_source_source_last_11;
wire n22141_10;
wire storage_7_66815_DIAREG_G_0_15;
wire storage_7_66815_DIAREG_G_0_16;
wire storage_7_66815_DIAREG_G_0_17;
wire storage_7_66815_DIAREG_G_0_18;
wire storage_7_66815_DIAREG_G_0_19;
wire storage_7_66815_DIAREG_G_0_20;
wire storage_7_66815_DIAREG_G_0_21;
wire storage_7_66815_DIAREG_G_0_22;
wire storage_7_66815_DIAREG_G_0_24;
wire storage_7_66815_DIAREG_G_0_25;
wire storage_7_66815_DIAREG_G_0_26;
wire storage_7_66815_DIAREG_G_0_27;
wire storage_7_66815_DIAREG_G_0_28;
wire storage_7_66815_DIAREG_G_0_29;
wire main_uart_tx_fifo_wrport_we_10;
wire main_uart_tx_fifo_wrport_we_11;
wire main_uart_tx_fifo_wrport_we_12;
wire main_uart_tx_fifo_wrport_we_13;
wire clk_rise_30;
wire clk_rise_31;
wire builder_csr_interconnect_dat_r_2_11;
wire builder_csr_interconnect_dat_r_3_12;
wire builder_csr_interconnect_dat_r_3_13;
wire builder_csr_interconnect_dat_r_3_14;
wire builder_csr_interconnect_dat_r_3_15;
wire builder_csr_interconnect_dat_r_4_13;
wire builder_csr_interconnect_dat_r_4_14;
wire n22212_12;
wire n35031_18;
wire n35031_20;
wire n35031_22;
wire n35031_23;
wire n35031_24;
wire n35031_25;
wire n35031_26;
wire n35031_27;
wire storage_7_66815_DIAREG_G_0_31;
wire storage_7_66815_DIAREG_G_0_33;
wire storage_7_66815_DIAREG_G_0_34;
wire storage_7_66815_DIAREG_G_0_36;
wire storage_7_66815_DIAREG_G_0_37;
wire storage_7_66815_DIAREG_G_0_38;
wire storage_7_66815_DIAREG_G_0_39;
wire storage_7_66815_DIAREG_G_0_40;
wire storage_7_66815_DIAREG_G_0_41;
wire storage_7_66815_DIAREG_G_0_42;
wire storage_7_66815_DIAREG_G_0_43;
wire storage_7_66815_DIAREG_G_0_44;
wire storage_7_66815_DIAREG_G_0_45;
wire storage_7_66815_DIAREG_G_0_46;
wire storage_7_66815_DIAREG_G_0_47;
wire builder_csr_interconnect_dat_r_4_15;
wire n35031_28;
wire n35031_29;
wire n35031_30;
wire n35031_31;
wire n35031_33;
wire n35031_34;
wire storage_7_66815_DIAREG_G_0_48;
wire storage_7_66815_DIAREG_G_0_50;
wire storage_7_66815_DIAREG_G_0_51;
wire n35031_35;
wire n35031_36;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_18;
wire builder_slave_sel_dec0_3_16;
wire n20773_14;
wire builder_basesoc_axilitesram0_next_state_2_20;
wire builder_basesoc_bankmachine2_next_state_1_31;
wire builder_basesoc_multiplexer_next_state_2_27;
wire main_tag_port_we_14;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce;
wire n23283_7;
wire builder_csr_bankarray_sel_11;
wire builder_csr_interconnect_dat_r_0_21;
wire builder_csr_interconnect_dat_r_2_13;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_17;
wire builder_rr_read_grant_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_29_19;
wire main_adapted_interface_adapted_interface_adr_31_13;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16;
wire n19678_5;
wire main_bridge_axi2axi_lite_pipe_valid_sink_ready;
wire main_sdram_bankmachine0_wrport_we;
wire main_sdram_choose_cmd_ce;
wire main_socbushandler_interface0_adapted_interface_dat_r_0_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_0_19;
wire main_socbushandler_interface0_adapted_interface_dat_r_10_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_10_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_11_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_11_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_12_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_12_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_13_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_13_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_14_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_14_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_15_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_15_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_16_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_16_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_17_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_17_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_18_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_18_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_19_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_19_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_1_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_1_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_20_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_20_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_21_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_21_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_22_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_22_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_23_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_23_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_24_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_24_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_25_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_25_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_26_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_26_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_27_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_27_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_28_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_28_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_29_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_29_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_2_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_2_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_30_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_30_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_31_15;
wire main_socbushandler_interface1_adapted_interface_dat_r_31_18;
wire main_socbushandler_interface0_adapted_interface_dat_r_3_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_3_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_4_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_4_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_5_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_5_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_6_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_6_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_7_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_7_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_8_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_8_16;
wire main_socbushandler_interface0_adapted_interface_dat_r_9_13;
wire main_socbushandler_interface1_adapted_interface_dat_r_9_16;
wire main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1;
wire main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1;
wire main_tx_phase_12_13;
wire main_uart_rx_fifo_wrport_we;
wire main_vfb_dma_res_fifo_do_read_7;
wire main_vfb_cdc_cdc_graycounter0_ce;
wire main_vfb_dma_res_fifo_do_read_9;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_10;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_9;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_9;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_9;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_8;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_8;
wire n14702_13;
wire n34692_5;
wire n20684_11;
wire n20761_11;
wire n20769_12;
wire n20768_11;
wire n20772_13;
wire n21018_8;
wire n21035_7;
wire n21150_9;
wire n21153_7;
wire n21158_6;
wire n21157_7;
wire n21170_6;
wire n21509_6;
wire main_sdram_time1_3_12;
wire n22153_7;
wire n22147_8;
wire builder_basesoc_multiplexer_next_state_2_29;
wire n22212_14;
wire main_vfb_dma_res_fifo_consume_11_19;
wire main_vfb_dma_res_fifo_consume_7_19;
wire main_vfb_dma_res_fifo_consume_4_19;
wire main_vfb_dma_res_fifo_consume_1_19;
wire n23725_6;
wire n23203_7;
wire n25061_7;
wire n25052_9;
wire n35031_38;
wire n35031_40;
wire n35031_42;
wire n35244_6;
wire n35249_6;
wire n35254_6;
wire n35259_6;
wire n7355_7;
wire n7422_7;
wire n7824_8;
wire storage_7_66815_DIAREG_G_0_53;
wire storage_7_66815_DIAREG_G_0_55;
wire storage_7_66815_DIAREG_G_0_57;
wire storage_7_66815_DIAREG_G_0_59;
wire storage_7_66815_DIAREG_G_0_61;
wire builder_rd_lock_counter_7_18;
wire builder_basesoc_axilite2csr_next_state_1_24;
wire n35256_6;
wire n35261_6;
wire builder_basesoc_bankmachine3_next_state_1_29;
wire builder_basesoc_bankmachine3_next_state_2_25;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_20;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_18;
wire n24138_6;
wire n23589_6;
wire builder_csr_bankarray_sel;
wire clk_rise_33;
wire n35031_44;
wire clk_rise_35;
wire n35031_46;
wire clk_rise_37;
wire main_data_port_we_7_8;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_19;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21;
wire main_basesoc_socbushandler_ax_burst_valid;
wire builder_slave_sel_dec1_2_12;
wire main_data_port_we_12_8;
wire main_data_port_dat_w_127_9;
wire n21013_7;
wire main_tx_phase_17_13;
wire main_tx_phase_15_12;
wire main_uart_rx_pending_12;
wire main_uart_rx_fifo_readable_10;
wire main_vfb_first_resetinserter_next_value_ce;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_9;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_9;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_9;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_9;
wire n21210_5;
wire n12862_6;
wire n19254_8;
wire n19253_8;
wire n19488_8;
wire n19487_8;
wire n19722_8;
wire n19721_8;
wire n19989_8;
wire n19988_8;
wire n20763_11;
wire n21016_7;
wire n21143_6;
wire n35219_5;
wire n21521_6;
wire n21514_7;
wire n22084_9;
wire n22086_9;
wire builder_basesoc_multiplexer_next_state_2_31;
wire n23808_7;
wire n23283_9;
wire n23119_7;
wire n23952_6;
wire n23431_6;
wire n23192_7;
wire n34992_6;
wire builder_rr_write_grant_17;
wire builder_wishbone2axi1_next_state_1_23;
wire builder_rr_write_grant_19;
wire builder_wishbone2axi0_next_state_1_23;
wire main_uart_tx_fifo_readable_10;
wire builder_axilite2wishbone_next_state_1_26;
wire builder_axilite2wishbone_next_state_2_20;
wire builder_basesoc_axilite2csr_next_state_0_18;
wire main_sdram_bankmachine1_wrport_we_16;
wire builder_wr_lock_counter_7_14;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_29_21;
wire clk_rise_39;
wire main_data_port_we_11_8;
wire main_data_port_we_15_10;
wire main_tx_phase_4_12;
wire n23718_23;
wire n20835_5;
wire main_uart_tx_fifo_wrport_we;
wire builder_csr_bankarray_csrbank8_vscan0_re_8;
wire builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_8;
wire n23117_15;
wire main_uart_tx_fifo_wrport_we_17;
wire n23262_21;
wire n23117_17;
wire main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_8;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5;
wire main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0;
wire n20784_12;
wire n20785_12;
wire n22617_9;
wire n22618_10;
wire n21645_7;
wire n35245_6;
wire builder_basesoc_roundrobin3_grant_12;
wire builder_basesoc_roundrobin0_grant_13;
wire main_sdram_bankmachine1_wrport_we_18;
wire main_sdram_bankmachine1_wrport_we_20;
wire n25021_7;
wire main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_18;
wire builder_basesoc_fullmemorywe_state_1_12;
wire n24919_6;
wire main_ram_we_0_10;
wire main_socbushandler_cmd_done_axi2axilite1_next_value0_17;
wire n20123_13;
wire main_socbushandler_ax_burst_payload_addr_2_17;
wire main_socbushandler_ax_burst_payload_addr_2_19;
wire main_tx_phase_12_15;
wire n21155_6;
wire n14702_15;
wire n22941_8;
wire storage_7_66815_DIAREG_G_0_63;
wire n6782_13;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_21;
wire builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1;
wire builder_basesoc_socbushandler_ax_burst_valid;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0;
wire builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0;
wire main_socbushandler_interface1_adapted_interface_dat_r_0_21;
wire builder_basesoc_axilitesram0_next_state_1_20;
wire builder_rd_lock_counter_7_20;
wire main_basesoc_socbushandler_pipe_valid_sink_ready_19;
wire n20760_11;
wire n20765_10;
wire builder_basesoc_axilitesram1_next_state_1_21;
wire builder_axi2axilite1_next_state_0_16;
wire main_vfb_dma_res_fifo_wrport_we;
wire n20776_13;
wire n20779_13;
wire n20780_12;
wire n21031_7;
wire n21025_8;
wire n22131_9;
wire n21658_7;
wire n21671_7;
wire main_sdram_bankmachine0_trascon_count_1_10;
wire n35246_6;
wire n21791_7;
wire n21804_7;
wire main_sdram_bankmachine1_trascon_count_1_10;
wire n35251_6;
wire n21911_7;
wire n35255_6;
wire n21020_7;
wire n20682_11;
wire n20684_13;
wire n20685_11;
wire n20687_10;
wire n20688_11;
wire n23262_23;
wire n23280_29;
wire n23270_22;
wire n23940_22;
wire n23274_22;
wire n20123_15;
wire main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1;
wire main_bridge_axi2axi_lite_ax_burst_valid;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0;
wire n22104_8;
wire main_sdram_time1_3_14;
wire n20123_1_4;
wire n20235_1_4;
wire n23940_24;
wire n23718_25;
wire n23262_25;
wire n23260_19;
wire n23430_8;
wire builder_rd_lock_counter_7_22;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_22;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_21;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_24;
wire n23282_27;
wire mosi_sel_2_10;
wire spisdcard_clk_9;
wire builder_axirequestcounter1_counter_7_13;
wire builder_axilite2wishbone_next_state_1_28;
wire builder_basesoc_socbushandler_pipe_valid_sink_ready_26;
wire n23946_21;
wire n23936_21;
wire n23930_21;
wire n23280_31;
wire n23278_23;
wire builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8;
wire n23270_24;
wire n23266_19;
wire n23191_8;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_19;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_12_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_11_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_10_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_9_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_8_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_7_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_6_21;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_5_21;
wire main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17;
wire n26184_9;
wire n20123_17;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_20;
wire main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17;
wire builder_axi2axilite2_next_state_1_19;
wire builder_axi2axilite0_next_state_1_20;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_22;
wire n6782_17;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_23;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_23;
wire builder_axi2axilite1_next_state_1_18;
wire main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_17;
wire main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_23;
wire main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19;
wire builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_16;
wire n20287_8;
wire n20175_10;
wire n26204_7;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_9;
wire builder_basesoc_adr_5_14;
wire n35266_6;
wire n22088_8;
wire main_sdram_time0_4_12;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_9;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_9;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_9;
wire builder_basesoc_adr_0_13;
wire builder_basesoc_adr_1_13;
wire builder_basesoc_adr_2_13;
wire builder_basesoc_adr_3_13;
wire builder_basesoc_axilite2csr_next_state_0_20;
wire n19945_7;
wire n19945_9;
wire n19994_8;
wire n19975_8;
wire n19976_8;
wire n19977_8;
wire n19978_8;
wire n19979_8;
wire n19980_8;
wire n19981_8;
wire n19982_8;
wire n19983_8;
wire n19984_8;
wire n19985_8;
wire n19986_8;
wire builder_basesoc_socbushandler_beat_offset_12_8;
wire n19210_9;
wire n19259_8;
wire n19240_8;
wire n19241_8;
wire n19242_8;
wire n19243_8;
wire n19244_8;
wire n19245_8;
wire n19246_8;
wire n19247_8;
wire n19248_8;
wire n19249_8;
wire n19250_8;
wire n19251_8;
wire main_basesoc_socbushandler_beat_offset_12_8;
wire n19444_8;
wire n19493_8;
wire n19474_8;
wire n19475_8;
wire n19476_8;
wire n19477_8;
wire n19478_8;
wire n19479_8;
wire n19480_8;
wire n19481_8;
wire n19482_8;
wire n19483_8;
wire n19484_8;
wire n19485_8;
wire main_socbushandler_beat_offset_12_8;
wire main_socbushandler_cmd_done_axi2axilite1_next_value0;
wire main_socbushandler_pipe_valid_sink_ready;
wire builder_axilite2wishbone_next_state_2_24;
wire n19727_8;
wire n19708_8;
wire n19709_8;
wire n19710_8;
wire n19711_8;
wire n19712_8;
wire n19713_8;
wire n19714_8;
wire n19715_8;
wire n19716_8;
wire n19717_8;
wire n19718_8;
wire n19719_8;
wire main_bridge_axi2axi_lite_beat_offset_12_8;
wire main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0;
wire n30702_5;
wire n30700_5;
wire n30698_5;
wire n30696_5;
wire n30694_5;
wire n30692_5;
wire n30690_5;
wire n30688_5;
wire n30686_5;
wire n30684_5;
wire n30682_5;
wire n30680_5;
wire n30678_5;
wire n30676_5;
wire n30674_5;
wire n30672_5;
wire n30670_5;
wire n30668_5;
wire n6502_11;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_25;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_2_27;
wire main_sdram_bankmachine3_do_read;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_20;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_20;
wire builder_comb_rhs_self52_0_9;
wire builder_comb_rhs_self52_1_9;
wire builder_comb_rhs_self52_2_9;
wire builder_comb_rhs_self52_3_9;
wire builder_comb_rhs_self52_4_9;
wire builder_comb_rhs_self52_5_9;
wire builder_comb_rhs_self52_6_9;
wire builder_comb_rhs_self52_7_9;
wire builder_comb_rhs_self52_8_9;
wire builder_comb_rhs_self52_9_9;
wire builder_comb_rhs_self52_10_9;
wire builder_comb_rhs_self52_11_9;
wire builder_comb_rhs_self52_12_9;
wire builder_comb_rhs_self52_13_9;
wire builder_comb_rhs_self52_14_9;
wire builder_comb_rhs_self52_15_9;
wire builder_comb_rhs_self52_16_9;
wire builder_comb_rhs_self52_17_9;
wire builder_comb_rhs_self52_18_9;
wire builder_comb_rhs_self52_19_9;
wire builder_comb_rhs_self52_20_9;
wire main_vfb_dma_sink_sink_last;
wire builder_basesoc_bankmachine3_next_state_2_27;
wire builder_basesoc_bankmachine0_next_state_2_21;
wire builder_basesoc_bankmachine2_next_state_1_33;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_4_22;
wire builder_basesoc_socbushandler_ax_burst_payload_addr_3_22;
wire n21073_5;
wire main_sdram_choose_req_ce_8;
wire builder_sync_rhs_self0_1_13;
wire builder_sync_rhs_self0_0_12;
wire main_watchdog_remaining_status_31_10;
wire n21173_5;
wire n21170_8;
wire n21167_6;
wire n21164_6;
wire n21161_6;
wire n21159_6;
wire n21158_8;
wire n21156_6;
wire n21155_8;
wire n21154_6;
wire n21152_6;
wire n21151_6;
wire n21147_6;
wire n21146_6;
wire n21144_6;
wire n21143_8;
wire n21142_6;
wire n34864_7;
wire main_vfb_dma_fifo_wrport_we_1_4;
wire main_vfb_dma_fifo_level0_14_10;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4;
wire main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_8;
wire main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7;
wire main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7;
wire main_vfb_cdc_cdc_graycounter1_ce;
wire builder_wr_timer_count_19_14;
wire builder_rd_timer_count_19_14;
wire n7356_10;
wire main_serial_tx_rs232phytx_next_value_ce1;
wire n7357_9;
wire n7423_10;
wire main_rx_count_rs232phyrx_next_value_ce0;
wire n7424_9;
wire n21323_9;
wire main_leds_count_21_10;
wire main_gpio_done;
wire n21582_7;
wire n21583_8;
wire n21667_12;
wire main_sdram_bankmachine1_do_read;
wire n21800_12;
wire main_sdram_bankmachine2_do_read;
wire n21933_12;
wire main_sdram_bankmachine3_wrport_we;
wire n22066_12;
wire n22192_12;
wire n22248_9;
wire builder_basesoc_roundrobin0_grant_17;
wire n22252_9;
wire builder_basesoc_roundrobin1_grant_11;
wire n22256_9;
wire builder_basesoc_roundrobin2_grant_11;
wire n22260_9;
wire builder_basesoc_roundrobin3_grant_16;
wire n22286_5;
wire n22625_10;
wire n22626_11;
wire main_vfb_dma_fifo_wrport_we;
wire count_spimaster_next_value_0_17;
wire count_spimaster_next_value_ce_15;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0;
wire builder_basesoc_resetinserter_next_state_9;
wire builder_fsm0_next_state_9;
wire n6502_13;
wire builder_fsm1_next_state_9;
wire n6782_19;
wire main_rx_count_rs232phyrx_next_value0_3_7;
wire n7444_7;
wire n21535_9;
wire main_sdram_sequencer_trigger_2_16;
wire n21536_9;
wire n21537_9;
wire n21607_8;
wire n21609_7;
wire n21609_9;
wire n21610_7;
wire n21646_11;
wire n21646_13;
wire main_sdram_bankmachine0_twtpcon_count_1_12;
wire n21659_11;
wire n21659_13;
wire main_sdram_bankmachine0_trccon_count_1_12;
wire n21740_8;
wire main_sdram_bankmachine1_level_3_14;
wire n21742_7;
wire n21742_9;
wire n21743_7;
wire n21778_8;
wire n21778_10;
wire n21779_9;
wire n21792_11;
wire n21792_13;
wire main_sdram_bankmachine1_trccon_count_1_12;
wire n21873_8;
wire main_sdram_bankmachine2_level_3_14;
wire n21875_7;
wire n21875_9;
wire n21876_7;
wire n21912_11;
wire n21912_13;
wire main_sdram_bankmachine2_twtpcon_count_1_12;
wire n21924_10;
wire n21925_9;
wire n21937_10;
wire n22008_7;
wire n22044_10;
wire n22045_9;
wire n22057_10;
wire n22058_9;
wire n22070_10;
wire n22196_10;
wire main_vfb_dma_sink_sink_last_14;
wire main_vfb_dma_sink_sink_last_16;
wire builder_basesoc_litedramdmareader_state_0_13;
wire builder_basesoc_fsm_state_1_15;
wire main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2;
wire main_rx_data_rs232phyrx_next_value_ce1;
wire main_full_rate_phy_dfi_p0_cas_n_9;
wire main_full_rate_phy_dfi_p0_rddata_en_7;
wire main_data_port_we_3_12;
wire n19239_11;
wire n19473_10;
wire n19707_10;
wire n19974_10;
wire n19239_12;
wire n19473_11;
wire n19707_11;
wire n19974_11;
wire builder_basesoc_fsm_next_state_1_26;
wire n21937_12;
wire n21924_12;
wire n22070_12;
wire n22057_12;
wire n22044_12;
wire n22196_12;
wire n12875_19;
wire n22615_15;
wire n22619_15;
wire n22622_15;
wire main_tx_count_rs232phytx_next_value0_3_11;
wire main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_12;
wire main_sdram_bankmachine3_wrport_we_12;
wire main_ram_port_adr_reg_axilitesram1_next_value_ce0_8;
wire main_sdram_bankmachine0_pipe_valid_sink_ready_8;
wire builder_basesoc_multiplexer_next_state_2_33;
wire n6502_15;
wire main_vfb_dma_res_fifo_do_read;
wire builder_basesoc_litedramdmareader_next_state_0_28;
wire main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_12;
wire n21023_7;
wire n21515_7;
wire n35216_5;
wire n23191_10;
wire main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18;
wire n7423_12;
wire n21716_12;
wire n21849_12;
wire main_basesoc_port_adr_reg_axilitesram0_next_value_ce0;
wire n19444_10;
wire n22291_13;
wire n7356_12;
wire main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6;
wire main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11;
wire n23719_6;
wire main_uart_tx_fifo_wrport_we_19;
wire main_gpio_count_22_12;
wire n21396_13;
wire n21371_11;
wire main_sdram_bankmachine1_twtpcon_count_1_15;
wire n35250_5;
wire n35265_5;
wire n7433_12;
wire n7432_12;
wire n7431_12;
wire n7430_12;
wire n7429_12;
wire n7428_12;
wire n7427_12;
wire n7426_12;
wire n14525_15;
wire n20175_1_4;
wire n20287_1_4;
wire main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_15;
wire main_uart_rx_fifo_wrport_we_1_4;
wire main_uart_tx_fifo_wrport_we_1_4;
wire builder_csr_bankarray_csrbank8_enable0_re_8;
wire n30131_5;
wire n22009_11;
wire main_sdram_bankmachine3_level_3_13;
wire n21975_12;
wire n21974_11;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_18;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_14;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_18;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_18;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_18;
wire builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_15;
wire builder_csr_bankarray_csrbank3_dfii_control0_re_8;
wire n23430_10;
wire builder_csr_bankarray_csrbank4_control0_re_8;
wire n20417_13;
wire n20355_13;
wire main_sdram_bankmachine0_level_3_16;
wire main_sdram_bankmachine0_do_read;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_14;
wire main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_14;
wire main_sdram_csr_dfi_p1_rddata_0_13;
wire main_sdram_csr_dfi_p1_rddata_1_13;
wire main_sdram_csr_dfi_p1_rddata_2_13;
wire main_sdram_csr_dfi_p1_rddata_3_13;
wire main_sdram_csr_dfi_p1_rddata_4_13;
wire main_sdram_csr_dfi_p1_rddata_5_13;
wire main_sdram_csr_dfi_p1_rddata_6_13;
wire main_sdram_csr_dfi_p1_rddata_7_13;
wire main_sdram_csr_dfi_p1_rddata_8_13;
wire main_sdram_csr_dfi_p1_rddata_9_13;
wire main_sdram_csr_dfi_p1_rddata_10_13;
wire main_sdram_csr_dfi_p1_rddata_11_13;
wire main_sdram_csr_dfi_p1_rddata_12_13;
wire main_sdram_csr_dfi_p1_rddata_13_13;
wire main_sdram_csr_dfi_p1_rddata_14_13;
wire main_sdram_csr_dfi_p1_rddata_15_13;
wire main_sdram_csr_dfi_p0_rddata_0_13;
wire main_sdram_csr_dfi_p0_rddata_1_13;
wire main_sdram_csr_dfi_p0_rddata_2_13;
wire main_sdram_csr_dfi_p0_rddata_3_13;
wire main_sdram_csr_dfi_p0_rddata_4_13;
wire main_sdram_csr_dfi_p0_rddata_5_13;
wire main_sdram_csr_dfi_p0_rddata_6_13;
wire main_sdram_csr_dfi_p0_rddata_7_13;
wire main_sdram_csr_dfi_p0_rddata_8_13;
wire main_sdram_csr_dfi_p0_rddata_9_13;
wire main_sdram_csr_dfi_p0_rddata_10_13;
wire main_sdram_csr_dfi_p0_rddata_11_13;
wire main_sdram_csr_dfi_p0_rddata_12_13;
wire main_sdram_csr_dfi_p0_rddata_13_13;
wire main_sdram_csr_dfi_p0_rddata_14_13;
wire main_sdram_csr_dfi_p0_rddata_15_13;
wire builder_csr_bankarray_csrbank0_reset0_re_8;
wire builder_csr_bankarray_csrbank5_load0_re_8;
wire builder_csr_bankarray_csrbank7_dma_base0_re_8;
wire builder_csr_bankarray_csrbank9_control0_re_8;
wire n22737_12;
wire builder_rst10;
wire sys_rst;
wire builder_rst11;
wire dvi_rst;
wire builder_rst13;
wire sys2x_rst;
wire sdram_cs_n_d;
wire sdram_ras_n_d;
wire sdram_cas_n_d;
wire sdram_we_n_d;
wire lcd_de_d;
wire lcd_hsync_n_d;
wire lcd_vsync_n_d;
wire builder_gw5asdrtristateimpl0__o;
wire builder_gw5asdrtristateimpl0_oe_n;
wire builder_gw5asdrtristateimpl1__o;
wire builder_gw5asdrtristateimpl1_oe_n;
wire builder_gw5asdrtristateimpl2__o;
wire builder_gw5asdrtristateimpl2_oe_n;
wire builder_gw5asdrtristateimpl3__o;
wire builder_gw5asdrtristateimpl3_oe_n;
wire builder_gw5asdrtristateimpl4__o;
wire builder_gw5asdrtristateimpl4_oe_n;
wire builder_gw5asdrtristateimpl5__o;
wire builder_gw5asdrtristateimpl5_oe_n;
wire builder_gw5asdrtristateimpl6__o;
wire builder_gw5asdrtristateimpl6_oe_n;
wire builder_gw5asdrtristateimpl7__o;
wire builder_gw5asdrtristateimpl7_oe_n;
wire builder_gw5asdrtristateimpl8__o;
wire builder_gw5asdrtristateimpl8_oe_n;
wire builder_gw5asdrtristateimpl9__o;
wire builder_gw5asdrtristateimpl9_oe_n;
wire builder_gw5asdrtristateimpl10__o;
wire builder_gw5asdrtristateimpl10_oe_n;
wire builder_gw5asdrtristateimpl11__o;
wire builder_gw5asdrtristateimpl11_oe_n;
wire builder_gw5asdrtristateimpl12__o;
wire builder_gw5asdrtristateimpl12_oe_n;
wire builder_gw5asdrtristateimpl13__o;
wire builder_gw5asdrtristateimpl13_oe_n;
wire builder_gw5asdrtristateimpl14__o;
wire builder_gw5asdrtristateimpl14_oe_n;
wire builder_gw5asdrtristateimpl15__o;
wire builder_gw5asdrtristateimpl15_oe_n;
wire main_vtg_source_last;
wire builder_basesoc_clockdomainsrenamer_state;
wire main_vtg_hactive;
wire main_vtg_vactive;
wire main_vtg_source_payload_hsync;
wire main_vfb_first;
wire builder_multiregimpl1_regs0;
wire builder_multiregimpl1_regs1;
wire builder_multiregimpl12_regs0;
wire builder_multiregimpl12_regs1;
wire main_socbushandler_wishbone2axi0_cmd_done;
wire main_socbushandler_wishbone2axi0_data_done;
wire main_socbushandler_wishbone2axi1_cmd_done;
wire main_socbushandler_wishbone2axi1_data_done;
wire main_basesoc_socbushandler_pipe_valid_source_valid;
wire main_basesoc_socbushandler_cmd_done;
wire main_basesoc_socbushandler_last_ar_aw_n;
wire main_socbushandler_pipe_valid_source_valid;
wire main_socbushandler_cmd_done;
wire main_socbushandler_last_ar_aw_n;
wire main_bridge_axi2axi_lite_pipe_valid_source_valid;
wire main_bridge_axi2axi_lite_cmd_done;
wire main_bridge_axi2axi_lite_last_ar_aw_n;
wire builder_basesoc_socbushandler_pipe_valid_source_valid;
wire builder_basesoc_socbushandler_cmd_done;
wire builder_basesoc_socbushandler_last_ar_aw_n;
wire builder_rr_write_grant;
wire builder_rr_read_grant;
wire main_tx_tick;
wire serial_tx_d;
wire main_rx_rx_d;
wire main_rx_tick;
wire main_uart_tx_trigger_d;
wire main_uart_rx_trigger_d;
wire main_timer_zero_trigger_d;
wire main_watchdog_execute;
wire main_watchdog_wdt_trigger_d;
wire main_leds_mode;
wire main_phase_sys;
wire main_sdram_postponer_req_o;
wire main_sdram_cmd_payload_cas;
wire main_sdram_cmd_payload_we;
wire main_sdram_sequencer_done1;
wire main_sdram_bankmachine0_row_opened;
wire main_sdram_bankmachine0_pipe_valid_source_valid;
wire main_sdram_bankmachine0_pipe_valid_source_payload_we;
wire main_sdram_bankmachine0_twtpcon_ready;
wire main_sdram_bankmachine0_trccon_ready;
wire main_sdram_bankmachine0_trascon_ready;
wire main_sdram_bankmachine1_row_opened;
wire main_sdram_bankmachine1_pipe_valid_source_valid;
wire main_sdram_bankmachine1_pipe_valid_source_payload_we;
wire main_sdram_bankmachine1_twtpcon_ready;
wire main_sdram_bankmachine1_trccon_ready;
wire main_sdram_bankmachine1_trascon_ready;
wire main_sdram_bankmachine2_row_opened;
wire main_sdram_bankmachine2_pipe_valid_source_valid;
wire main_sdram_bankmachine2_pipe_valid_source_payload_we;
wire main_sdram_bankmachine2_twtpcon_ready;
wire main_sdram_bankmachine2_trccon_ready;
wire main_sdram_bankmachine2_trascon_ready;
wire main_sdram_bankmachine3_row_opened;
wire main_sdram_bankmachine3_pipe_valid_source_valid;
wire main_sdram_bankmachine3_pipe_valid_source_payload_we;
wire main_sdram_bankmachine3_twtpcon_ready;
wire main_sdram_bankmachine3_trccon_ready;
wire main_sdram_bankmachine3_trascon_ready;
wire main_sdram_dfi_p0_cas_n;
wire main_sdram_dfi_p0_ras_n;
wire main_sdram_dfi_p0_we_n;
wire main_sdram_dfi_p0_rddata_en;
wire main_sdram_dfi_p0_wrdata_en;
wire main_sdram_dfi_p1_ras_n;
wire main_sdram_dfi_p1_we_n;
wire main_sdram_trrdcon_count;
wire main_sdram_trrdcon_ready;
wire main_sdram_tccdcon_count;
wire main_sdram_tccdcon_ready;
wire main_sdram_twtrcon_ready;
wire builder_basesoc_new_master_wdata_ready0;
wire builder_basesoc_new_master_wdata_ready1;
wire builder_basesoc_new_master_rdata_valid0;
wire builder_basesoc_new_master_rdata_valid1;
wire builder_basesoc_new_master_rdata_valid2;
wire builder_basesoc_new_master_rdata_valid3;
wire builder_basesoc_new_master_rdata_valid4;
wire builder_basesoc_new_master_rdata_valid5;
wire main_wishbone_bridge_cmd_we;
wire main_wishbone_bridge_rdata_converter_converter_strobe_all;
wire spisdcard_cs_n_d;
wire spisdcard_mosi_d;
wire main_reset_re;
wire joypad_out_load_d;
wire joypad_out_clk_d;
wire builder_csr_bankarray_sel_r;
wire main_leds_re;
wire control_re;
wire loopback_storage;
wire main_timer_en_storage;
wire main_timer_update_value_storage;
wire main_timer_update_value_re;
wire main_timer_pending_r;
wire main_timer_pending_re;
wire main_timer_enable_storage;
wire main_uart_pending_re;
wire main_vfb_litedramdmareader_enable_storage;
wire main_vfb_litedramdmareader_loop_storage;
wire main_vtg_enable_storage;
wire main_watchdog_control_re;
wire main_watchdog_pending_r;
wire main_watchdog_pending_re;
wire main_watchdog_enable_storage;
wire builder_multiregimpl0_regs0;
wire builder_multiregimpl0_regs1;
wire builder_multiregimpl13_regs0;
wire builder_multiregimpl13_regs1;
wire main_phase_sys2x;
wire main_phase_sel;
wire main_wr_data_en_d;
wire main_full_rate_phy_dfi_p0_rddata_valid;
wire main_sdram_dfi_p1_cs_n;
wire main_uart_tx_pending;
wire main_uart_rx_pending;
wire main_uart_tx_fifo_readable;
wire main_uart_rx_fifo_readable;
wire main_timer_zero_pending;
wire main_watchdog_wdt_pending;
wire builder_basesoc_litedramnativeportconverter_state;
wire main_vfb_dma_fifo_readable;
wire spisdcard_clk_d;
wire storage_7_66815_REDUCAREG_G_2;
wire main_vfb_dma_res_fifo_consume_0_24;
wire main_vfb_dma_res_fifo_consume_1_23;
wire main_vfb_dma_res_fifo_consume_2_19;
wire main_vfb_dma_res_fifo_consume_3_19;
wire main_vfb_dma_res_fifo_consume_4_23;
wire main_vfb_dma_res_fifo_consume_5_19;
wire main_vfb_dma_res_fifo_consume_6_19;
wire main_vfb_dma_res_fifo_consume_7_23;
wire main_vfb_dma_res_fifo_consume_8_19;
wire main_vfb_dma_res_fifo_consume_9_19;
wire main_vfb_dma_res_fifo_consume_10_19;
wire main_vfb_dma_res_fifo_consume_11_23;
wire main_vfb_dma_res_fifo_consume_12_19;
wire main_vfb_dma_res_fifo_consume_13_19;
wire main_vtg_source_payload_vsync;
wire builder_basesoc_roundrobin0_grant;
wire builder_basesoc_roundrobin1_grant;
wire builder_basesoc_roundrobin2_grant;
wire builder_basesoc_roundrobin3_grant;
wire builder_basesoc_resetinserter_state;
wire builder_fsm0_state;
wire builder_fsm1_state;
wire builder_basesoc_rs232phytx_state;
wire builder_basesoc_rs232phyrx_state;
wire main_wishbone_bridge_aborted;
wire n29178_2;
wire n29179_2;
wire n29180_2;
wire n29181_2;
wire n29174_2;
wire n29175_2;
wire n29176_2;
wire n29177_2;
wire n29104_2;
wire n29105_2;
wire n29106_2;
wire n29107_2;
wire n29100_2;
wire n29101_2;
wire n29102_2;
wire n29103_2;
wire n30014_2;
wire n30015_2;
wire n30016_2;
wire n30017_2;
wire n30008_2;
wire n30009_2;
wire n30012_2;
wire n30013_2;
wire n30004_2;
wire n30005_2;
wire n30006_2;
wire n30007_2;
wire n29998_2;
wire n29999_2;
wire n30000_2;
wire n30001_2;
wire n29986_4;
wire n29996_2;
wire n29997_2;
wire main_locked;
wire main_clkout0;
wire main_clkout1;
wire main_clkout2;
wire main_clkout3;
wire main_clkout4;
wire builder_basesoc_gw5apll0;
wire builder_basesoc_gw5apll1;
wire builder_basesoc_gw5apll2;
wire sdram_clock_d;
wire builder_gowinddroutputimpl0;
wire lcd_clk_d;
wire builder_gowinddroutputimpl1;
wire n20152_2;
wire n20152_1_1;
wire n20151_2;
wire n20151_1_1;
wire n20150_2;
wire n20150_1_1;
wire n20149_2;
wire n20149_1_1;
wire n20148_2;
wire n20148_1_1;
wire n20147_2;
wire n20147_1_1;
wire n20146_2;
wire n20146_1_1;
wire n20145_2;
wire n20145_1_0_COUT;
wire n20205_2;
wire n20205_1_1;
wire n20204_2;
wire n20204_1_1;
wire n20203_2;
wire n20203_1_1;
wire n20202_2;
wire n20202_1_1;
wire n20201_2;
wire n20201_1_1;
wire n20200_2;
wire n20200_1_1;
wire n20199_2;
wire n20199_1_1;
wire n20198_2;
wire n20198_1_0_COUT;
wire n20264_2;
wire n20264_1_1;
wire n20263_2;
wire n20263_1_1;
wire n20262_2;
wire n20262_1_1;
wire n20261_2;
wire n20261_1_1;
wire n20260_2;
wire n20260_1_1;
wire n20259_2;
wire n20259_1_1;
wire n20258_2;
wire n20258_1_1;
wire n20257_2;
wire n20257_1_0_COUT;
wire n20317_2;
wire n20317_1_1;
wire n20316_2;
wire n20316_1_1;
wire n20315_2;
wire n20315_1_1;
wire n20314_2;
wire n20314_1_1;
wire n20313_2;
wire n20313_1_1;
wire n20312_2;
wire n20312_1_1;
wire n20311_2;
wire n20311_1_1;
wire n20310_2;
wire n20310_1_0_COUT;
wire n20890_2;
wire n20890_1_1;
wire n20889_2;
wire n20889_1_1;
wire n20888_2;
wire n20888_1_1;
wire n20887_2;
wire n20887_1_1;
wire n20886_2;
wire n20886_1_0_COUT;
wire n20940_2;
wire n20940_1_1;
wire n20939_2;
wire n20939_1_1;
wire n20938_2;
wire n20938_1_1;
wire n20937_2;
wire n20937_1_1;
wire n20936_2;
wire n20936_1_0_COUT;
wire n22719_2;
wire n22719_1_1;
wire n22718_2;
wire n22718_1_1;
wire n22717_2;
wire n22717_1_1;
wire n22716_2;
wire n22716_1_1;
wire n22715_2;
wire n22715_1_1;
wire n22714_2;
wire n22714_1_1;
wire n22713_2;
wire n22713_1_1;
wire n22712_2;
wire n22712_1_1;
wire n22711_2;
wire n22711_1_1;
wire n22710_2;
wire n22710_1_1;
wire n22709_2;
wire n22709_1_1;
wire n22708_2;
wire n22708_1_1;
wire n22707_2;
wire n22707_1_1;
wire n22706_2;
wire n22706_1_1;
wire n22705_2;
wire n22705_1_0_COUT;
wire n22859_2;
wire n22859_1_1;
wire n22858_2;
wire n22858_1_1;
wire n22857_2;
wire n22857_1_1;
wire n22856_2;
wire n22856_1_1;
wire n22855_2;
wire n22855_1_1;
wire n22854_2;
wire n22854_1_1;
wire n22853_2;
wire n22853_1_1;
wire n22852_2;
wire n22852_1_1;
wire n22851_2;
wire n22851_1_1;
wire n22850_2;
wire n22850_1_1;
wire n22849_2;
wire n22849_1_1;
wire n22848_2;
wire n22848_1_1;
wire n22847_2;
wire n22847_1_1;
wire n22846_2;
wire n22846_1_1;
wire n22845_2;
wire n22845_1_0_COUT;
wire n13983_1;
wire n13983_2;
wire n13982_1;
wire n13982_2;
wire n13981_1;
wire n13981_2;
wire n13980_1;
wire n13980_2;
wire n13979_1;
wire n13979_2;
wire n13978_1;
wire n13978_2;
wire n13977_1;
wire n13977_2;
wire n13976_1;
wire n13976_2;
wire n13975_1;
wire n13975_2;
wire n13974_1;
wire n13974_2;
wire n13973_1;
wire n13973_2;
wire n13972_1;
wire n13972_2;
wire n13971_1;
wire n13971_2;
wire n13970_1;
wire n13970_2;
wire n13969_1;
wire n13969_2;
wire n13968_1;
wire n13968_2;
wire n13967_1;
wire n13967_2;
wire n13966_1;
wire n13966_2;
wire n13965_1;
wire n13965_2;
wire n13964_1;
wire n13964_2;
wire n13963_1;
wire n13963_2;
wire n13962_1;
wire n13962_2;
wire n13961_1;
wire n13961_0_COUT;
wire n19237_1;
wire n19237_2;
wire n19236_1;
wire n19236_2;
wire n19235_1;
wire n19235_2;
wire n19234_1;
wire n19234_2;
wire n19233_1;
wire n19233_2;
wire n19232_1;
wire n19232_2;
wire n19231_1;
wire n19231_2;
wire n19230_1;
wire n19230_2;
wire n19229_1;
wire n19229_2;
wire n19228_1;
wire n19228_2;
wire n19227_1;
wire n19227_2;
wire n19471_1;
wire n19471_2;
wire n19470_1;
wire n19470_2;
wire n19469_1;
wire n19469_2;
wire n19468_1;
wire n19468_2;
wire n19467_1;
wire n19467_2;
wire n19466_1;
wire n19466_2;
wire n19465_1;
wire n19465_2;
wire n19464_1;
wire n19464_2;
wire n19463_1;
wire n19463_2;
wire n19462_1;
wire n19462_2;
wire n19461_1;
wire n19461_2;
wire n19705_1;
wire n19705_2;
wire n19704_1;
wire n19704_2;
wire n19703_1;
wire n19703_2;
wire n19702_1;
wire n19702_2;
wire n19701_1;
wire n19701_2;
wire n19700_1;
wire n19700_2;
wire n19699_1;
wire n19699_2;
wire n19698_1;
wire n19698_2;
wire n19697_1;
wire n19697_2;
wire n19696_1;
wire n19696_2;
wire n19695_1;
wire n19695_2;
wire n19972_1;
wire n19972_2;
wire n19971_1;
wire n19971_2;
wire n19970_1;
wire n19970_2;
wire n19969_1;
wire n19969_2;
wire n19968_1;
wire n19968_2;
wire n19967_1;
wire n19967_2;
wire n19966_1;
wire n19966_2;
wire n19965_1;
wire n19965_2;
wire n19964_1;
wire n19964_2;
wire n19963_1;
wire n19963_2;
wire n19962_1;
wire n19962_2;
wire n20522_1;
wire n20522_2;
wire n20521_1;
wire n20521_2;
wire n20520_1;
wire n20520_2;
wire n20519_1;
wire n20519_2;
wire n20518_1;
wire n20518_2;
wire n20517_1;
wire n20517_2;
wire n20516_1;
wire n20516_2;
wire n20515_1;
wire n20515_2;
wire n20514_1;
wire n20514_2;
wire n20513_1;
wire n20513_2;
wire n20512_1;
wire n20512_2;
wire n20511_1;
wire n20511_2;
wire n20510_1;
wire n20510_2;
wire n20509_1;
wire n20509_2;
wire n20508_1;
wire n20508_2;
wire n20507_1;
wire n20507_2;
wire n20506_1;
wire n20506_2;
wire n20505_1;
wire n20505_2;
wire n20504_1;
wire n20504_2;
wire n20503_1;
wire n20503_2;
wire n20502_1;
wire n20502_2;
wire n20501_1;
wire n20501_2;
wire n20500_1;
wire n20500_2;
wire n20499_1;
wire n20499_2;
wire n20498_1;
wire n20498_2;
wire n20497_1;
wire n20497_2;
wire n20496_1;
wire n20496_2;
wire n20495_1;
wire n20495_2;
wire n20494_1;
wire n20494_2;
wire n20493_1;
wire n20493_2;
wire n20492_1;
wire n20492_0_COUT;
wire n22596_1;
wire n22596_2;
wire n22595_1;
wire n22595_2;
wire n22594_1;
wire n22594_2;
wire n22593_1;
wire n22593_2;
wire n22592_1;
wire n22592_2;
wire n22591_1;
wire n22591_2;
wire n22590_1;
wire n22590_2;
wire n22589_1;
wire n22589_2;
wire n22588_1;
wire n22588_2;
wire n22587_1;
wire n22587_2;
wire n22586_1;
wire n22586_2;
wire n22585_1;
wire n22585_2;
wire n22584_1;
wire n22584_0_COUT;
wire n22736_1;
wire n22736_2;
wire n22735_1;
wire n22735_2;
wire n22734_1;
wire n22734_2;
wire n22733_1;
wire n22733_2;
wire n22732_1;
wire n22732_2;
wire n22731_1;
wire n22731_2;
wire n22730_1;
wire n22730_2;
wire n22729_1;
wire n22729_2;
wire n22728_1;
wire n22728_2;
wire n22727_1;
wire n22727_2;
wire n22726_1;
wire n22726_2;
wire n22725_1;
wire n22725_2;
wire n22724_1;
wire n22724_0_COUT;
wire n22765_1;
wire n22765_2;
wire n22764_1;
wire n22764_2;
wire n22763_1;
wire n22763_2;
wire n22762_1;
wire n22762_2;
wire n22761_1;
wire n22761_2;
wire n22760_1;
wire n22760_2;
wire n22759_1;
wire n22759_2;
wire n22758_1;
wire n22758_2;
wire n22757_1;
wire n22757_2;
wire n22756_1;
wire n22756_2;
wire n22755_1;
wire n22755_2;
wire n22754_1;
wire n22754_2;
wire n22753_1;
wire n22753_0_COUT;
wire n22923_1;
wire n22923_2;
wire n22922_1;
wire n22922_2;
wire n22921_1;
wire n22921_2;
wire n22920_1;
wire n22920_2;
wire n22919_1;
wire n22919_2;
wire n22918_1;
wire n22918_2;
wire n22917_1;
wire n22917_2;
wire n22916_1;
wire n22916_2;
wire n22915_1;
wire n22915_2;
wire n22914_1;
wire n22914_2;
wire n22913_1;
wire n22913_2;
wire n22912_1;
wire n22912_2;
wire n22911_1;
wire n22911_2;
wire n22910_1;
wire n22910_2;
wire n22909_1;
wire n22909_0_COUT;
wire main_basesoc_socbushandler_ax_beat_payload_addr_2_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_3_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_4_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_5_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_6_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_7_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_8_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_9_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_10_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_11_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_12_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_13_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_14_3;
wire main_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT;
wire main_socbushandler_ax_beat_payload_addr_2_3;
wire main_socbushandler_ax_beat_payload_addr_3_3;
wire main_socbushandler_ax_beat_payload_addr_4_3;
wire main_socbushandler_ax_beat_payload_addr_5_3;
wire main_socbushandler_ax_beat_payload_addr_6_3;
wire main_socbushandler_ax_beat_payload_addr_7_3;
wire main_socbushandler_ax_beat_payload_addr_8_3;
wire main_socbushandler_ax_beat_payload_addr_9_3;
wire main_socbushandler_ax_beat_payload_addr_10_3;
wire main_socbushandler_ax_beat_payload_addr_11_3;
wire main_socbushandler_ax_beat_payload_addr_12_0_COUT;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_2_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_3_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_4_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_5_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_6_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_7_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_8_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_9_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_10_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_11_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_12_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_13_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_14_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_15_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_16_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_17_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_18_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_19_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_20_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_21_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_22_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_23_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_24_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_25_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_26_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_27_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_28_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_29_3;
wire main_bridge_axi2axi_lite_ax_beat_payload_addr_30_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_2_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_3_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_4_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_5_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_6_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_7_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_8_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_9_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_10_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_11_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_12_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_13_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_14_3;
wire builder_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT;
wire n19102_2;
wire n19102_3;
wire n19101_2;
wire n19101_3;
wire n19100_2;
wire n19100_3;
wire n19099_2;
wire n19099_3;
wire n19098_2;
wire n19098_3;
wire n19097_2;
wire n19097_3;
wire n19096_2;
wire n19096_3;
wire n19095_2;
wire n19095_3;
wire n19094_2;
wire n19094_3;
wire n19093_2;
wire n19093_3;
wire n19092_2;
wire n19092_3;
wire n19091_2;
wire n19091_3;
wire n19090_2;
wire n19090_3;
wire n19089_2;
wire n19089_3;
wire n19088_2;
wire n19088_0_COUT;
wire n20354_2;
wire n20354_3;
wire n20353_2;
wire n20353_3;
wire n20352_2;
wire n20352_3;
wire n20351_2;
wire n20351_3;
wire n20350_2;
wire n20350_3;
wire n20349_2;
wire n20349_3;
wire n20348_2;
wire n20348_3;
wire n20347_2;
wire n20347_3;
wire n20346_2;
wire n20346_3;
wire n20345_2;
wire n20345_3;
wire n20344_2;
wire n20344_3;
wire n20343_2;
wire n20343_3;
wire n20342_2;
wire n20342_3;
wire n20341_2;
wire n20341_3;
wire n20340_2;
wire n20340_3;
wire n20339_2;
wire n20339_3;
wire n20338_2;
wire n20338_3;
wire n20337_2;
wire n20337_3;
wire n20336_2;
wire n20336_0_COUT;
wire n20416_2;
wire n20416_3;
wire n20415_2;
wire n20415_3;
wire n20414_2;
wire n20414_3;
wire n20413_2;
wire n20413_3;
wire n20412_2;
wire n20412_3;
wire n20411_2;
wire n20411_3;
wire n20410_2;
wire n20410_3;
wire n20409_2;
wire n20409_3;
wire n20408_2;
wire n20408_3;
wire n20407_2;
wire n20407_3;
wire n20406_2;
wire n20406_3;
wire n20405_2;
wire n20405_3;
wire n20404_2;
wire n20404_3;
wire n20403_2;
wire n20403_3;
wire n20402_2;
wire n20402_3;
wire n20401_2;
wire n20401_3;
wire n20400_2;
wire n20400_3;
wire n20399_2;
wire n20399_3;
wire n20398_2;
wire n20398_0_COUT;
wire n21322_2;
wire n21322_3;
wire n21321_2;
wire n21321_3;
wire n21320_2;
wire n21320_3;
wire n21319_2;
wire n21319_3;
wire n21318_2;
wire n21318_3;
wire n21317_2;
wire n21317_3;
wire n21316_2;
wire n21316_3;
wire n21315_2;
wire n21315_3;
wire n21314_2;
wire n21314_3;
wire n21313_2;
wire n21313_3;
wire n21312_2;
wire n21312_3;
wire n21311_2;
wire n21311_3;
wire n21310_2;
wire n21310_3;
wire n21309_2;
wire n21309_3;
wire n21308_2;
wire n21308_3;
wire n21307_2;
wire n21307_3;
wire n21306_2;
wire n21306_3;
wire n21305_2;
wire n21305_3;
wire n21304_2;
wire n21304_3;
wire n21303_2;
wire n21303_3;
wire n21302_2;
wire n21302_0_COUT;
wire n21395_2;
wire n21395_3;
wire n21394_2;
wire n21394_3;
wire n21393_2;
wire n21393_3;
wire n21392_2;
wire n21392_3;
wire n21391_2;
wire n21391_3;
wire n21390_2;
wire n21390_3;
wire n21389_2;
wire n21389_3;
wire n21388_2;
wire n21388_3;
wire n21387_2;
wire n21387_3;
wire n21386_2;
wire n21386_3;
wire n21385_2;
wire n21385_3;
wire n21384_2;
wire n21384_3;
wire n21383_2;
wire n21383_3;
wire n21382_2;
wire n21382_3;
wire n21381_2;
wire n21381_3;
wire n21380_2;
wire n21380_3;
wire n21379_2;
wire n21379_3;
wire n21378_2;
wire n21378_3;
wire n21377_2;
wire n21377_3;
wire n21376_2;
wire n21376_3;
wire n21375_2;
wire n21375_3;
wire n21374_2;
wire n21374_0_COUT;
wire n21485_2;
wire n21485_3;
wire n21484_2;
wire n21484_3;
wire n21483_2;
wire n21483_3;
wire n21482_2;
wire n21482_3;
wire n21481_2;
wire n21481_3;
wire n21480_2;
wire n21480_3;
wire n21479_2;
wire n21479_3;
wire n21478_2;
wire n21478_0_COUT;
wire n19238_5;
wire n19238_4;
wire n19472_5;
wire n19472_4;
wire n19706_5;
wire n19706_4;
wire n19973_5;
wire n19973_4;
wire n8580_1_SUM;
wire n8580_3;
wire n8581_1_SUM;
wire n8581_3;
wire n8582_1_SUM;
wire n8582_3;
wire n8583_1_SUM;
wire n8583_3;
wire n8584_1_SUM;
wire n8584_3;
wire n8585_1_SUM;
wire n8585_3;
wire n8586_1_SUM;
wire n8586_3;
wire n8587_1_SUM;
wire n8587_3;
wire n8588_1_SUM;
wire n8588_3;
wire n8589_1_SUM;
wire n8589_3;
wire n8590_1_SUM;
wire n8590_3;
wire n8591_1_SUM;
wire n8591_3;
wire n8592_1_SUM;
wire n8592_3;
wire n8616_1_SUM;
wire n8616_3;
wire n8617_1_SUM;
wire n8617_3;
wire n8618_1_SUM;
wire n8618_3;
wire n8619_1_SUM;
wire n8619_3;
wire n8620_1_SUM;
wire n8620_3;
wire n8621_1_SUM;
wire n8621_3;
wire n8622_1_SUM;
wire n8622_3;
wire n8623_1_SUM;
wire n8623_3;
wire n8624_1_SUM;
wire n8624_3;
wire n8625_1_SUM;
wire n8625_3;
wire n8626_1_SUM;
wire n8626_3;
wire n8627_1_SUM;
wire n8627_3;
wire n8628_1_SUM;
wire n8629_2;
wire n8994_1_SUM;
wire n8994_3;
wire n8995_1_SUM;
wire n8995_3;
wire n8996_1_SUM;
wire n8996_3;
wire n8997_1_SUM;
wire n8997_3;
wire n8998_1_SUM;
wire n8998_3;
wire n8999_1_SUM;
wire n8999_3;
wire n9000_1_SUM;
wire n9000_3;
wire n9001_1_SUM;
wire n9001_3;
wire n9002_1_SUM;
wire n9002_3;
wire n9003_1_SUM;
wire n9003_3;
wire n9004_1_SUM;
wire n9004_3;
wire n9005_1_SUM;
wire n9005_3;
wire n9006_1_SUM;
wire n9006_3;
wire n9030_1_SUM;
wire n9030_3;
wire n9031_1_SUM;
wire n9031_3;
wire n9032_1_SUM;
wire n9032_3;
wire n9033_1_SUM;
wire n9033_3;
wire n9034_1_SUM;
wire n9034_3;
wire n9035_1_SUM;
wire n9035_3;
wire n9036_1_SUM;
wire n9036_3;
wire n9037_1_SUM;
wire n9037_3;
wire n9038_1_SUM;
wire n9038_3;
wire n9039_1_SUM;
wire n9039_3;
wire n9040_1_SUM;
wire n9040_3;
wire n9041_1_SUM;
wire n9041_3;
wire n9042_1_SUM;
wire n9043_2;
wire n9408_1_SUM;
wire n9408_3;
wire n9409_1_SUM;
wire n9409_3;
wire n9410_1_SUM;
wire n9410_3;
wire n9411_1_SUM;
wire n9411_3;
wire n9412_1_SUM;
wire n9412_3;
wire n9413_1_SUM;
wire n9413_3;
wire n9414_1_SUM;
wire n9414_3;
wire n9415_1_SUM;
wire n9415_3;
wire n9416_1_SUM;
wire n9416_3;
wire n9417_1_SUM;
wire n9417_3;
wire n9418_1_SUM;
wire n9418_3;
wire n9419_1_SUM;
wire n9419_3;
wire n9420_1_SUM;
wire n9420_3;
wire n9444_1_SUM;
wire n9444_3;
wire n9445_1_SUM;
wire n9445_3;
wire n9446_1_SUM;
wire n9446_3;
wire n9447_1_SUM;
wire n9447_3;
wire n9448_1_SUM;
wire n9448_3;
wire n9449_1_SUM;
wire n9449_3;
wire n9450_1_SUM;
wire n9450_3;
wire n9451_1_SUM;
wire n9451_3;
wire n9452_1_SUM;
wire n9452_3;
wire n9453_1_SUM;
wire n9453_3;
wire n9454_1_SUM;
wire n9454_3;
wire n9455_1_SUM;
wire n9455_3;
wire n9456_1_SUM;
wire n9457_2;
wire n9822_1_SUM;
wire n9822_3;
wire n9823_1_SUM;
wire n9823_3;
wire n9824_1_SUM;
wire n9824_3;
wire n9825_1_SUM;
wire n9825_3;
wire n9826_1_SUM;
wire n9826_3;
wire n9827_1_SUM;
wire n9827_3;
wire n9828_1_SUM;
wire n9828_3;
wire n9829_1_SUM;
wire n9829_3;
wire n9830_1_SUM;
wire n9830_3;
wire n9831_1_SUM;
wire n9831_3;
wire n9832_1_SUM;
wire n9832_3;
wire n9833_1_SUM;
wire n9833_3;
wire n9834_1_SUM;
wire n9834_3;
wire n9858_1_SUM;
wire n9858_3;
wire n9859_1_SUM;
wire n9859_3;
wire n9860_1_SUM;
wire n9860_3;
wire n9861_1_SUM;
wire n9861_3;
wire n9862_1_SUM;
wire n9862_3;
wire n9863_1_SUM;
wire n9863_3;
wire n9864_1_SUM;
wire n9864_3;
wire n9865_1_SUM;
wire n9865_3;
wire n9866_1_SUM;
wire n9866_3;
wire n9867_1_SUM;
wire n9867_3;
wire n9868_1_SUM;
wire n9868_3;
wire n9869_1_SUM;
wire n9869_3;
wire n9870_1_SUM;
wire n9871_2;
wire n11467_1_SUM;
wire n11467_3;
wire n11468_1_SUM;
wire n11468_3;
wire n11469_1_SUM;
wire n11469_3;
wire n11470_1_SUM;
wire n11470_3;
wire n11471_1_SUM;
wire n11471_3;
wire n11472_1_SUM;
wire n11472_3;
wire n11473_1_SUM;
wire n11473_3;
wire n11474_1_SUM;
wire n11474_3;
wire n11475_1_SUM;
wire n11475_3;
wire n11476_1_SUM;
wire n11476_3;
wire n11477_1_SUM;
wire n11477_3;
wire n11478_1_SUM;
wire n11478_3;
wire n11479_1_SUM;
wire n11479_3;
wire n11480_1_SUM;
wire n11480_3;
wire n11481_1_SUM;
wire n11481_3;
wire n11482_1_SUM;
wire n11482_3;
wire n11483_1_SUM;
wire n11483_3;
wire n11484_1_SUM;
wire n11484_3;
wire n11485_1_SUM;
wire n11485_3;
wire n13030_1_SUM;
wire n13030_3;
wire n13031_1_SUM;
wire n13031_3;
wire n13032_1_SUM;
wire n13032_3;
wire n13033_1_SUM;
wire n13033_3;
wire n13034_1_SUM;
wire n13034_3;
wire n13035_1_SUM;
wire n13035_3;
wire n13036_1_SUM;
wire n13036_3;
wire n13037_1_SUM;
wire n13037_3;
wire n13038_1_SUM;
wire n13038_3;
wire n13039_1_SUM;
wire n13039_3;
wire n13040_1_SUM;
wire n13040_3;
wire n13041_1_SUM;
wire n13041_3;
wire n13045_1_SUM;
wire n13045_3;
wire n13046_1_SUM;
wire n13046_3;
wire n13047_1_SUM;
wire n13047_3;
wire n13048_1_SUM;
wire n13048_3;
wire n13049_1_SUM;
wire n13049_3;
wire n13050_1_SUM;
wire n13050_3;
wire n13051_1_SUM;
wire n13051_3;
wire n13052_1_SUM;
wire n13052_3;
wire n13053_1_SUM;
wire n13053_3;
wire n13054_1_SUM;
wire n13054_3;
wire n13055_1_SUM;
wire n13055_3;
wire n13056_1_SUM;
wire n13056_3;
wire n13060_1_SUM;
wire n13060_3;
wire n13061_1_SUM;
wire n13061_3;
wire n13062_1_SUM;
wire n13062_3;
wire n13063_1_SUM;
wire n13063_3;
wire n13064_1_SUM;
wire n13064_3;
wire n13065_1_SUM;
wire n13065_3;
wire n13066_1_SUM;
wire n13066_3;
wire n13067_1_SUM;
wire n13067_3;
wire n13068_1_SUM;
wire n13068_3;
wire n13069_1_SUM;
wire n13069_3;
wire n13070_1_SUM;
wire n13070_3;
wire n13071_1_SUM;
wire n13071_3;
wire n13075_1_SUM;
wire n13075_3;
wire n13076_1_SUM;
wire n13076_3;
wire n13077_1_SUM;
wire n13077_3;
wire n13078_1_SUM;
wire n13078_3;
wire n13079_1_SUM;
wire n13079_3;
wire n13080_1_SUM;
wire n13080_3;
wire n13081_1_SUM;
wire n13081_3;
wire n13082_1_SUM;
wire n13082_3;
wire n13083_1_SUM;
wire n13083_3;
wire n13084_1_SUM;
wire n13084_3;
wire n13085_1_SUM;
wire n13085_3;
wire n13086_1_SUM;
wire n13086_3;
wire n13129_1_SUM;
wire n13129_3;
wire n13130_1_SUM;
wire n13130_3;
wire n13131_1_SUM;
wire n13131_3;
wire n13132_1_SUM;
wire n13132_3;
wire n13133_1_SUM;
wire n13133_3;
wire n13134_1_SUM;
wire n13134_3;
wire n13135_1_SUM;
wire n13135_3;
wire n13136_1_SUM;
wire n13136_3;
wire n13137_1_SUM;
wire n13137_3;
wire n13138_1_SUM;
wire n13138_3;
wire n13139_1_SUM;
wire n13139_3;
wire n13140_1_SUM;
wire n13140_3;
wire n13144_1_SUM;
wire n13144_3;
wire n13145_1_SUM;
wire n13145_3;
wire n13146_1_SUM;
wire n13146_3;
wire n13147_1_SUM;
wire n13147_3;
wire n13148_1_SUM;
wire n13148_3;
wire n13149_1_SUM;
wire n13149_3;
wire n13150_1_SUM;
wire n13150_3;
wire n13151_1_SUM;
wire n13151_3;
wire n13152_1_SUM;
wire n13152_3;
wire n13153_1_SUM;
wire n13153_3;
wire n13154_1_SUM;
wire n13154_3;
wire n13155_1_SUM;
wire n13155_3;
wire n13159_1_SUM;
wire n13159_3;
wire n13160_1_SUM;
wire n13160_3;
wire n13161_1_SUM;
wire n13161_3;
wire n13162_1_SUM;
wire n13162_3;
wire n13163_1_SUM;
wire n13163_3;
wire n13164_1_SUM;
wire n13164_3;
wire n13165_1_SUM;
wire n13165_3;
wire n13166_1_SUM;
wire n13166_3;
wire n13167_1_SUM;
wire n13167_3;
wire n13168_1_SUM;
wire n13168_3;
wire n13169_1_SUM;
wire n13169_3;
wire n13170_1_SUM;
wire n13170_3;
wire n13174_1_SUM;
wire n13174_3;
wire n13175_1_SUM;
wire n13175_3;
wire n13176_1_SUM;
wire n13176_3;
wire n13177_1_SUM;
wire n13177_3;
wire n13178_1_SUM;
wire n13178_3;
wire n13179_1_SUM;
wire n13179_3;
wire n13180_1_SUM;
wire n13180_3;
wire n13181_1_SUM;
wire n13181_3;
wire n13182_1_SUM;
wire n13182_3;
wire n13183_1_SUM;
wire n13183_3;
wire n13184_1_SUM;
wire n13184_3;
wire n13185_1_SUM;
wire n13185_3;
wire n14435_1_SUM;
wire n14435_3;
wire n14436_1_SUM;
wire n14436_3;
wire n14437_1_SUM;
wire main_vfb_cdc_cdc_asyncfifo_readable;
wire builder_sync_f_self_35;
wire builder_sync_f_self_37;
wire builder_sync_f_self;
wire n22133_7;
wire n22133_9;
wire n22133_11;
wire n22134_7;
wire n22134_9;
wire n22134_11;
wire n22161_7;
wire n22161_9;
wire n22161_11;
wire n22162_7;
wire n22162_9;
wire n22162_11;
wire main_vfb_litedramdmareader_reset_6;
wire n30600_6;
wire n30664_6;
wire n30666_6;
wire n21298_5;
wire n28869_5;
wire main_socbushandler_interface0_adapted_interface_dat_r_31_16;
wire main_socbushandler_interface1_adapted_interface_dat_r_31_19;
wire n22303_7;
wire builder_basesoc_litedramnativeportconverter_next_state_7;
wire n20112_7;
wire n20116_7;
wire n20787_10;
wire n14515_9;
wire main_vfb_dma_res_fifo_consume_0_22;
wire builder_basesoc_spimaster_next_state_0_13;
wire n20523_6;
wire n20848_6;
wire n20857_6;
wire n20898_6;
wire n20907_6;
wire n21576_6;
wire n21709_6;
wire n21842_6;
wire n21982_6;
wire n22597_6;
wire n22766_6;
wire n22924_6;
wire n19103_7;
wire n21486_7;
wire n13186_5;
wire main_tx_count_rs232phytx_next_value0_3_12;
wire main_rx_count_rs232phyrx_next_value0_3_10;
wire main_cpu_dbus_stb;
wire main_cpu_dbus_we;
wire iBus_cmd_ready_4;
wire n26400_4;
wire n19396_8;
wire iBus_cmd_ready_9;
wire iBus_cmd_ready_11;
wire iBus_cmd_ready_13;
wire iBus_cmd_ready_15;
wire [31:0] main_wb_sdram_dat_r;
wire [31:0] main_wishbone_bridge_wdata_converter_converter_source_payload_data;
wire [3:0] builder_slave_sel_dec0;
wire [3:0] builder_slave_sel_dec1;
wire [3:0] main_ram_we;
wire [7:0] main_tx_data_rs232phytx_next_value2;
wire [15:0] main_full_rate_phy_dfi_p0_wrdata;
wire [127:0] main_data_port_dat_w;
wire [2:2] main_vfb_cdc_cdc_graycounter0_q_next_binary;
wire [1:0] main_vfb_cdc_cdc_graycounter0_q_next;
wire [2:0] main_vfb_cdc_cdc_graycounter1_q_next_binary;
wire [31:0] builder_csr_interconnect_dat_r;
wire [0:0] builder_wishbone2axi0_next_state;
wire [0:0] builder_wishbone2axi1_next_state;
wire [1:0] builder_axi2axilite0_next_state;
wire [1:0] builder_axi2axilite1_next_state;
wire [1:0] builder_axi2axilite_next_state;
wire [1:0] builder_axi2axilite2_next_state;
wire [2:0] builder_basesoc_bankmachine0_next_state;
wire [2:0] builder_basesoc_bankmachine1_next_state;
wire [2:0] builder_basesoc_bankmachine2_next_state;
wire [2:0] builder_basesoc_bankmachine3_next_state;
wire [0:0] builder_basesoc_fullmemorywe_next_state;
wire [1:1] builder_basesoc_spimaster_next_state;
wire [10:10] builder_sync_rhs_self1;
wire [2:0] builder_axilite2wishbone_next_state;
wire [1:0] builder_basesoc_axilitesram0_next_state;
wire [1:0] builder_basesoc_axilitesram1_next_state;
wire [2:0] builder_basesoc_multiplexer_next_state;
wire [1:0] builder_basesoc_axilite2csr_next_state;
wire [31:2] main_adapted_interface_adapted_interface_adr;
wire [13:0] main_basesoc_adr;
wire [10:0] main_ram_adr;
wire [5:0] builder_basesoc_adr;
wire [13:0] main_vfb_dma_res_fifo_consume_c;
wire [22:0] main_vfb_litedramdmareader_offset_litedramdmareader_next_value;
wire [2:0] count_spimaster_next_value;
wire [15:2] builder_basesoc_socbushandler_ax_burst_payload_addr;
wire [31:2] main_bridge_axi2axi_lite_ax_burst_payload_addr;
wire [12:2] main_socbushandler_ax_burst_payload_addr;
wire [15:2] main_basesoc_socbushandler_ax_burst_payload_addr;
wire [12:0] builder_sync_rhs_self8;
wire [13:0] main_basesoc_port_adr_reg_axilitesram0_next_value0;
wire [7:0] main_rx_source_payload_data;
wire [15:0] main_sdram_slave_p0_rddata;
wire [15:0] main_sdram_slave_p1_rddata;
wire [1:0] main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0;
wire [20:0] main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1;
wire [11:0] main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4;
wire [11:0] main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5;
wire [15:0] main_data_port_we;
wire [13:13] builder_basesoc_port_adr_reg_axilite2csr_next_value0;
wire [1:0] main_vfb_cdc_cdc_graycounter1_q_next;
wire [20:0] builder_comb_rhs_self61;
wire [20:0] builder_comb_rhs_self58;
wire [20:0] builder_comb_rhs_self55;
wire [20:0] builder_comb_rhs_self52;
wire [1:0] builder_sync_rhs_self7;
wire [10:0] main_ram_port_adr_reg_axilitesram1_next_value0;
wire [31:0] builder_basesoc_axiliteinterface_w_payload_data;
wire [31:0] main_ram_bus_w_payload_data;
wire [12:0] sdram_a_d;
wire [1:0] sdram_ba_d;
wire [1:0] sdram_dm_d;
wire [5:0] lcd_r_d;
wire [5:0] lcd_g_d;
wire [5:0] lcd_b_d;
wire [15:0] main_full_rate_phy_dfi_p0_rddata;
wire [11:0] main_vtg_source_payload_hcount;
wire [11:0] main_vtg_source_payload_vcount;
wire [2:0] main_vfb_cdc_cdc_graycounter1_q_binary;
wire [2:0] main_vfb_cdc_cdc_graycounter1_q;
wire [11:0] builder_multiregimpl2_regs0;
wire [11:0] builder_multiregimpl2_regs1;
wire [11:0] builder_multiregimpl3_regs0;
wire [11:0] builder_multiregimpl3_regs1;
wire [11:0] builder_multiregimpl4_regs0;
wire [11:0] builder_multiregimpl4_regs1;
wire [11:0] builder_multiregimpl5_regs0;
wire [11:0] builder_multiregimpl5_regs1;
wire [11:0] builder_multiregimpl6_regs0;
wire [11:0] builder_multiregimpl6_regs1;
wire [11:0] builder_multiregimpl7_regs0;
wire [11:0] builder_multiregimpl7_regs1;
wire [11:0] builder_multiregimpl8_regs0;
wire [11:0] builder_multiregimpl8_regs1;
wire [11:0] builder_multiregimpl9_regs0;
wire [11:0] builder_multiregimpl9_regs1;
wire [2:0] builder_multiregimpl10_regs0;
wire [2:0] builder_multiregimpl10_regs1;
wire [15:2] main_basesoc_socbushandler_pipe_valid_source_payload_addr;
wire [7:0] main_basesoc_socbushandler_beat_count;
wire [12:0] main_basesoc_socbushandler_beat_offset;
wire [12:2] main_socbushandler_pipe_valid_source_payload_addr;
wire [7:0] main_socbushandler_beat_count;
wire [12:0] main_socbushandler_beat_offset;
wire [31:2] main_bridge_axi2axi_lite_pipe_valid_source_payload_addr;
wire [7:0] main_bridge_axi2axi_lite_beat_count;
wire [12:0] main_bridge_axi2axi_lite_beat_offset;
wire [2:0] builder_axilite2wishbone_state;
wire [15:2] builder_basesoc_socbushandler_pipe_valid_source_payload_addr;
wire [7:0] builder_basesoc_socbushandler_beat_count;
wire [12:0] builder_basesoc_socbushandler_beat_offset;
wire [7:0] builder_wr_lock_counter;
wire [7:0] builder_rd_lock_counter;
wire [3:0] builder_slave_sel_reg0;
wire [3:0] builder_slave_sel_reg1;
wire [7:0] builder_axirequestcounter0_counter;
wire [7:0] builder_axirequestcounter1_counter;
wire [19:0] builder_wr_timer_count;
wire [19:0] builder_rd_timer_count;
wire [31:0] main_bus_errors;
wire [2:0] builder_basesoc_axilitesram0_state;
wire [13:0] main_basesoc_port_adr_reg;
wire [31:0] main_basesoc_port_dat_r_latched;
wire [2:0] builder_basesoc_axilitesram1_state;
wire [10:0] main_ram_port_adr_reg;
wire [31:0] main_ram_port_dat_r_latched;
wire [31:2] main_tx_phase;
wire [3:0] main_tx_count;
wire [7:0] main_tx_data;
wire [31:2] main_rx_phase;
wire [3:0] main_rx_count;
wire [3:0] main_uart_tx_fifo_produce;
wire [3:0] main_uart_tx_fifo_consume;
wire [3:0] main_uart_rx_fifo_produce;
wire [3:0] main_uart_rx_fifo_consume;
wire [31:0] main_timer_value;
wire [31:0] main_timer_value_status;
wire [5:0] main_leds_chaser;
wire [21:0] main_leds_count;
wire [2:0] main_gpio_chaser;
wire [22:0] main_gpio_count;
wire [8:0] main_sdram_timer_count1;
wire [10:10] main_sdram_cmd_payload_a;
wire [12:0] main_sdram_bankmachine0_row;
wire [2:0] main_sdram_bankmachine0_produce;
wire [2:0] main_sdram_bankmachine0_consume;
wire [20:0] main_sdram_bankmachine0_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine0_state;
wire [12:0] main_sdram_bankmachine1_row;
wire [2:0] main_sdram_bankmachine1_produce;
wire [2:0] main_sdram_bankmachine1_consume;
wire [20:0] main_sdram_bankmachine1_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine1_state;
wire [12:0] main_sdram_bankmachine2_row;
wire [2:0] main_sdram_bankmachine2_produce;
wire [2:0] main_sdram_bankmachine2_consume;
wire [20:0] main_sdram_bankmachine2_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine2_state;
wire [12:0] main_sdram_bankmachine3_row;
wire [2:0] main_sdram_bankmachine3_produce;
wire [2:0] main_sdram_bankmachine3_consume;
wire [20:0] main_sdram_bankmachine3_pipe_valid_source_payload_addr;
wire [2:0] builder_basesoc_bankmachine3_state;
wire [1:0] main_sdram_choose_cmd_grant;
wire [1:0] main_sdram_choose_req_grant;
wire [1:0] main_sdram_dfi_p0_bank;
wire [12:0] main_sdram_dfi_p0_address;
wire [1:0] main_sdram_dfi_p1_bank;
wire [12:0] main_sdram_dfi_p1_address;
wire [2:0] builder_basesoc_multiplexer_state;
wire [1:0] main_adr_offset_r;
wire [1:0] builder_basesoc_fullmemorywe_state;
wire [1:0] main_wishbone_bridge_cmd_count;
wire [20:0] main_wishbone_bridge_cmd_addr;
wire [1:0] main_wishbone_bridge_wdata_converter_converter_mux;
wire [1:0] main_wishbone_bridge_rdata_converter_converter_demux;
wire [127:0] main_wishbone_bridge_rdata_converter_converter_source_payload_data;
wire [13:0] main_vfb_dma_res_fifo_produce;
wire [13:0] main_vfb_dma_res_fifo_consume;
wire [13:0] main_vfb_dma_fifo_produce;
wire [13:0] main_vfb_dma_fifo_consume;
wire [22:0] main_vfb_litedramdmareader_offset;
wire [2:0] main_vfb_cdc_cdc_graycounter0_q_binary;
wire [2:0] main_vfb_cdc_cdc_graycounter0_q;
wire [15:0] clk_divider1;
wire [7:0] self;
wire [7:0] miso_data;
wire [7:0] miso;
wire [2:0] count;
wire [2:0] builder_basesoc_axilite2csr_state;
wire [13:0] builder_basesoc_port_adr_reg;
wire [31:0] builder_basesoc_port_dat_r_latched;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
wire [1:0] main_reset_storage;
wire [31:0] main_scratch_storage;
wire [1:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
wire [5:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
wire [5:0] main_leds_storage;
wire [15:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
wire [3:0] main_sdram_storage;
wire [7:0] main_sdram_phaseinjector0_command_storage;
wire [7:0] main_sdram_phaseinjector1_command_storage;
wire [16:0] builder_csr_bankarray_interface4_bank_bus_dat_r;
wire [15:0] control_storage;
wire [16:0] cs_storage;
wire [15:0] storage;
wire [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r;
wire [31:0] main_timer_load_storage;
wire [31:0] main_timer_reload_storage;
wire [7:0] builder_csr_bankarray_interface6_bank_bus_dat_r;
wire [1:0] main_uart_pending_r;
wire [1:0] main_uart_enable_storage;
wire [31:0] builder_csr_bankarray_interface7_bank_bus_dat_r;
wire [31:0] main_vfb_litedramdmareader_base_storage;
wire [31:0] main_vfb_litedramdmareader_length_storage;
wire [11:0] builder_csr_bankarray_interface8_bank_bus_dat_r;
wire [11:0] main_vtg_hres_storage;
wire [11:0] main_vtg_hsync_start_storage;
wire [11:0] main_vtg_hsync_end_storage;
wire [11:0] main_vtg_hscan_storage;
wire [11:0] main_vtg_vres_storage;
wire [11:0] main_vtg_vsync_start_storage;
wire [11:0] main_vtg_vsync_end_storage;
wire [11:0] main_vtg_vscan_storage;
wire [31:0] builder_csr_bankarray_interface9_bank_bus_dat_r;
wire [24:0] main_watchdog_control_storage;
wire [31:0] main_watchdog_cycles_storage;
wire [2:0] builder_multiregimpl11_regs0;
wire [2:0] builder_multiregimpl11_regs1;
wire [15:0] main_rddata_d;
wire [2:0] main_full_rate_phy_rddata_en;
wire [5:0] mem_adr0;
wire [7:0] storage_1_dat1;
wire [7:0] storage_2_dat1;
wire [33:2] storage_9_dat1;
wire [15:0] main_por_count;
wire [4:0] main_uart_tx_fifo_level0;
wire [4:0] main_uart_rx_fifo_level0;
wire [31:0] main_watchdog_remaining_status;
wire [3:0] main_sdram_bankmachine0_level;
wire [1:0] main_sdram_bankmachine0_twtpcon_count;
wire [1:0] main_sdram_bankmachine0_trccon_count;
wire [1:0] main_sdram_bankmachine0_trascon_count;
wire [3:0] main_sdram_bankmachine1_level;
wire [1:0] main_sdram_bankmachine1_trccon_count;
wire [1:0] main_sdram_bankmachine1_trascon_count;
wire [3:0] main_sdram_bankmachine2_level;
wire [1:0] main_sdram_bankmachine2_twtpcon_count;
wire [3:0] main_sdram_bankmachine3_level;
wire [4:0] main_sdram_time0;
wire [3:0] main_sdram_time1;
wire [14:0] main_vfb_dma_res_fifo_level;
wire [14:0] main_vfb_dma_fifo_level0;
wire [2:0] mosi_sel;
wire [1:0] builder_basesoc_spimaster_state;
wire [1:0] builder_basesoc_refresher_state;
wire [1:0] builder_wishbone2axi0_state;
wire [1:0] builder_wishbone2axi1_state;
wire [1:0] builder_axi2axilite0_state;
wire [1:0] builder_axi2axilite1_state;
wire [1:0] builder_axi2axilite_state;
wire [1:0] builder_axi2axilite2_state;
wire [0:0] storage_7_66815_DIAREG_G;
wire [7:0] mosi_storage;
wire [15:0] main_sdram_phaseinjector1_wrdata_storage;
wire [1:0] main_sdram_phaseinjector1_baddress_storage;
wire [12:0] main_sdram_phaseinjector1_address_storage;
wire [15:0] main_sdram_phaseinjector0_wrdata_storage;
wire [1:0] main_sdram_phaseinjector0_baddress_storage;
wire [12:0] main_sdram_phaseinjector0_address_storage;
wire [31:0] main_bridge_axi_lite2wishbone_data;
wire [15:0] main_sdram_phaseinjector0_rddata_status;
wire [15:0] main_sdram_phaseinjector1_rddata_status;
wire [1:0] main_sdram_bankmachine2_trascon_count;
wire [1:0] main_sdram_bankmachine3_trascon_count;
wire [1:0] main_sdram_twtrcon_count;
wire [2:0] main_sdram_sequencer_trigger;
wire [1:0] main_sdram_bankmachine1_twtpcon_count;
wire [1:0] main_sdram_bankmachine2_trccon_count;
wire [1:0] main_sdram_bankmachine3_twtpcon_count;
wire [1:0] main_sdram_bankmachine3_trccon_count;
wire [1:0] builder_basesoc_litedramdmareader_state;
wire [1:0] builder_basesoc_fsm_state;
wire [7:0] main_rx_data;
wire [23:2] storage_8_dat1;
wire [31:0] rom_dat0;
wire [2:2] main_vfb_dma_res_fifo_rdport_dat_r;
wire [31:0] main_ram_dat_r;
wire [21:0] main_tag_port_dat_r;
wire [127:0] main_data_port_dat_r;
wire [21:0] main_sdram_bankmachine2_rdport_dat_r;
wire [21:0] main_sdram_bankmachine3_rdport_dat_r;
wire [21:0] main_sdram_bankmachine1_rdport_dat_r;
wire [21:0] main_sdram_bankmachine0_rdport_dat_r;
wire [15:2] main_basesoc_socbushandler_ax_beat_payload_addr;
wire [12:2] main_socbushandler_ax_beat_payload_addr;
wire [30:2] main_bridge_axi2axi_lite_ax_beat_payload_addr;
wire [15:2] builder_basesoc_socbushandler_ax_beat_payload_addr;
wire [12:0] main_full_rate_phy_dfi_p0_address;
wire [1:0] main_full_rate_phy_dfi_p0_bank;
wire [2:0] main_cpu_ibus_adr;
wire [2:0] _zz_dBusWishbone_ADR;
wire [29:3] main_cpu_dbus_adr;
wire [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
wire [31:0] main_cpu_dbus_dat_w;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
wire [31:5] lineLoader_address;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire [31:1] DO_7;
wire [31:1] DO_8;
wire [31:1] DO_9;
wire [31:1] DO_10;
wire [31:1] DO_11;
wire [31:1] DO_12;
wire [31:1] DO_13;
wire [31:1] DO_14;
wire [31:1] DO_15;
wire [31:1] DO_16;
wire [31:1] DO_17;
wire [31:1] DO_18;
wire [31:1] DO_19;
wire [31:1] DO_20;
wire [31:1] DO_21;
wire [31:1] DO_22;
wire [31:1] DO_23;
wire [31:1] DO_24;
wire [31:1] DO_25;
wire [31:1] DO_26;
wire [31:1] DO_27;
wire [31:1] DO_28;
wire [31:1] DO_29;
wire [31:1] DO_30;
wire [31:1] DO_31;
wire [31:1] DO_32;
wire [31:1] DO_33;
wire [31:1] DO_34;
wire [31:1] DO_35;
wire [31:1] DO_36;
wire [31:1] DO_37;
wire [31:1] DO_38;
wire [31:1] DO_39;
wire [31:1] DO_40;
wire [31:1] DO_41;
wire [31:1] DO_42;
wire [31:1] DO_43;
wire [31:1] DO_44;
wire [31:1] DO_45;
wire [31:1] DO_46;
wire [31:1] DO_47;
wire [31:1] DO_48;
wire [31:1] DO_49;
wire [31:8] DO_50;
wire [31:8] DO_51;
wire [31:8] DO_52;
wire [31:8] DO_53;
wire [31:20] DO_54;
wire [31:8] DO_55;
wire [31:8] DO_56;
wire [31:8] DO_57;
wire [31:8] DO_58;
wire [31:8] DO_59;
wire [31:8] DO_60;
wire [31:8] DO_61;
wire [31:8] DO_62;
wire [31:8] DO_63;
wire [31:8] DO_64;
wire [31:8] DO_65;
wire [31:8] DO_66;
wire [31:8] DO_67;
wire [31:8] DO_68;
wire [31:8] DO_69;
wire [31:8] DO_70;
wire [3:2] DO_71;
wire [3:2] DO_72;
wire [3:2] DO_73;
wire [3:2] DO_74;
wire [3:3] DO_75;
wire VCC;
wire GND;
  IOBUF IOBUF (
    .O(builder_gw5asdrtristateimpl0__i),
    .IO(sdram_dq[0]),
    .I(builder_gw5asdrtristateimpl0__o),
    .OEN(builder_gw5asdrtristateimpl0_oe_n) 
);
  IOBUF IOBUF_1 (
    .O(builder_gw5asdrtristateimpl1__i),
    .IO(sdram_dq[1]),
    .I(builder_gw5asdrtristateimpl1__o),
    .OEN(builder_gw5asdrtristateimpl1_oe_n) 
);
  IOBUF IOBUF_2 (
    .O(builder_gw5asdrtristateimpl2__i),
    .IO(sdram_dq[2]),
    .I(builder_gw5asdrtristateimpl2__o),
    .OEN(builder_gw5asdrtristateimpl2_oe_n) 
);
  IOBUF IOBUF_3 (
    .O(builder_gw5asdrtristateimpl3__i),
    .IO(sdram_dq[3]),
    .I(builder_gw5asdrtristateimpl3__o),
    .OEN(builder_gw5asdrtristateimpl3_oe_n) 
);
  IOBUF IOBUF_4 (
    .O(builder_gw5asdrtristateimpl4__i),
    .IO(sdram_dq[4]),
    .I(builder_gw5asdrtristateimpl4__o),
    .OEN(builder_gw5asdrtristateimpl4_oe_n) 
);
  IOBUF IOBUF_5 (
    .O(builder_gw5asdrtristateimpl5__i),
    .IO(sdram_dq[5]),
    .I(builder_gw5asdrtristateimpl5__o),
    .OEN(builder_gw5asdrtristateimpl5_oe_n) 
);
  IOBUF IOBUF_6 (
    .O(builder_gw5asdrtristateimpl6__i),
    .IO(sdram_dq[6]),
    .I(builder_gw5asdrtristateimpl6__o),
    .OEN(builder_gw5asdrtristateimpl6_oe_n) 
);
  IOBUF IOBUF_7 (
    .O(builder_gw5asdrtristateimpl7__i),
    .IO(sdram_dq[7]),
    .I(builder_gw5asdrtristateimpl7__o),
    .OEN(builder_gw5asdrtristateimpl7_oe_n) 
);
  IOBUF IOBUF_8 (
    .O(builder_gw5asdrtristateimpl8__i),
    .IO(sdram_dq[8]),
    .I(builder_gw5asdrtristateimpl8__o),
    .OEN(builder_gw5asdrtristateimpl8_oe_n) 
);
  IOBUF IOBUF_9 (
    .O(builder_gw5asdrtristateimpl9__i),
    .IO(sdram_dq[9]),
    .I(builder_gw5asdrtristateimpl9__o),
    .OEN(builder_gw5asdrtristateimpl9_oe_n) 
);
  IOBUF IOBUF_10 (
    .O(builder_gw5asdrtristateimpl10__i),
    .IO(sdram_dq[10]),
    .I(builder_gw5asdrtristateimpl10__o),
    .OEN(builder_gw5asdrtristateimpl10_oe_n) 
);
  IOBUF IOBUF_11 (
    .O(builder_gw5asdrtristateimpl11__i),
    .IO(sdram_dq[11]),
    .I(builder_gw5asdrtristateimpl11__o),
    .OEN(builder_gw5asdrtristateimpl11_oe_n) 
);
  IOBUF IOBUF_12 (
    .O(builder_gw5asdrtristateimpl12__i),
    .IO(sdram_dq[12]),
    .I(builder_gw5asdrtristateimpl12__o),
    .OEN(builder_gw5asdrtristateimpl12_oe_n) 
);
  IOBUF IOBUF_13 (
    .O(builder_gw5asdrtristateimpl13__i),
    .IO(sdram_dq[13]),
    .I(builder_gw5asdrtristateimpl13__o),
    .OEN(builder_gw5asdrtristateimpl13_oe_n) 
);
  IOBUF IOBUF_14 (
    .O(builder_gw5asdrtristateimpl14__i),
    .IO(sdram_dq[14]),
    .I(builder_gw5asdrtristateimpl14__o),
    .OEN(builder_gw5asdrtristateimpl14_oe_n) 
);
  IOBUF IOBUF_15 (
    .O(builder_gw5asdrtristateimpl15__i),
    .IO(sdram_dq[15]),
    .I(builder_gw5asdrtristateimpl15__o),
    .OEN(builder_gw5asdrtristateimpl15_oe_n) 
);
  IBUF clk50_ibuf (
    .O(clk50_d),
    .I(clk50) 
);
  IBUF joypad_in_data_ibuf (
    .O(joypad_in_data_d),
    .I(joypad_in_data) 
);
  IBUF rst_ibuf (
    .O(rst_d),
    .I(rst) 
);
  IBUF serial_rx_ibuf (
    .O(serial_rx_d),
    .I(serial_rx) 
);
  IBUF spisdcard_miso_ibuf (
    .O(spisdcard_miso_d),
    .I(spisdcard_miso) 
);
  OBUF gpio0_0_obuf (
    .O(gpio0[0]),
    .I(main_gpio_chaser[0]) 
);
  OBUF gpio0_1_obuf (
    .O(gpio0[1]),
    .I(main_gpio_chaser[1]) 
);
  OBUF gpio0_2_obuf (
    .O(gpio0[2]),
    .I(main_gpio_chaser[2]) 
);
  OBUF joypad_out_clk_obuf (
    .O(joypad_out_clk),
    .I(joypad_out_clk_d) 
);
  OBUF joypad_out_load_obuf (
    .O(joypad_out_load),
    .I(joypad_out_load_d) 
);
  OBUF lcd_b_0_obuf (
    .O(lcd_b[0]),
    .I(lcd_b_d[0]) 
);
  OBUF lcd_b_1_obuf (
    .O(lcd_b[1]),
    .I(lcd_b_d[1]) 
);
  OBUF lcd_b_2_obuf (
    .O(lcd_b[2]),
    .I(lcd_b_d[2]) 
);
  OBUF lcd_b_3_obuf (
    .O(lcd_b[3]),
    .I(lcd_b_d[3]) 
);
  OBUF lcd_b_4_obuf (
    .O(lcd_b[4]),
    .I(lcd_b_d[4]) 
);
  OBUF lcd_b_5_obuf (
    .O(lcd_b[5]),
    .I(lcd_b_d[5]) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_g_0_obuf (
    .O(lcd_g[0]),
    .I(lcd_g_d[0]) 
);
  OBUF lcd_g_1_obuf (
    .O(lcd_g[1]),
    .I(lcd_g_d[1]) 
);
  OBUF lcd_g_2_obuf (
    .O(lcd_g[2]),
    .I(lcd_g_d[2]) 
);
  OBUF lcd_g_3_obuf (
    .O(lcd_g[3]),
    .I(lcd_g_d[3]) 
);
  OBUF lcd_g_4_obuf (
    .O(lcd_g[4]),
    .I(lcd_g_d[4]) 
);
  OBUF lcd_g_5_obuf (
    .O(lcd_g[5]),
    .I(lcd_g_d[5]) 
);
  OBUF lcd_hsync_n_obuf (
    .O(lcd_hsync_n),
    .I(lcd_hsync_n_d) 
);
  OBUF lcd_r_0_obuf (
    .O(lcd_r[0]),
    .I(lcd_r_d[0]) 
);
  OBUF lcd_r_1_obuf (
    .O(lcd_r[1]),
    .I(lcd_r_d[1]) 
);
  OBUF lcd_r_2_obuf (
    .O(lcd_r[2]),
    .I(lcd_r_d[2]) 
);
  OBUF lcd_r_3_obuf (
    .O(lcd_r[3]),
    .I(lcd_r_d[3]) 
);
  OBUF lcd_r_4_obuf (
    .O(lcd_r[4]),
    .I(lcd_r_d[4]) 
);
  OBUF lcd_r_5_obuf (
    .O(lcd_r[5]),
    .I(lcd_r_d[5]) 
);
  OBUF lcd_vsync_n_obuf (
    .O(lcd_vsync_n),
    .I(lcd_vsync_n_d) 
);
  OBUF led_n0_obuf (
    .O(led_n0),
    .I(led_n0_d) 
);
  OBUF led_n1_obuf (
    .O(led_n1),
    .I(led_n1_d) 
);
  OBUF led_n2_obuf (
    .O(led_n2),
    .I(led_n2_d) 
);
  OBUF led_n3_obuf (
    .O(led_n3),
    .I(led_n3_d) 
);
  OBUF led_n4_obuf (
    .O(led_n4),
    .I(led_n4_d) 
);
  OBUF led_n5_obuf (
    .O(led_n5),
    .I(led_n5_d) 
);
  OBUF sdram_a_0_obuf (
    .O(sdram_a[0]),
    .I(sdram_a_d[0]) 
);
  OBUF sdram_a_1_obuf (
    .O(sdram_a[1]),
    .I(sdram_a_d[1]) 
);
  OBUF sdram_a_2_obuf (
    .O(sdram_a[2]),
    .I(sdram_a_d[2]) 
);
  OBUF sdram_a_3_obuf (
    .O(sdram_a[3]),
    .I(sdram_a_d[3]) 
);
  OBUF sdram_a_4_obuf (
    .O(sdram_a[4]),
    .I(sdram_a_d[4]) 
);
  OBUF sdram_a_5_obuf (
    .O(sdram_a[5]),
    .I(sdram_a_d[5]) 
);
  OBUF sdram_a_6_obuf (
    .O(sdram_a[6]),
    .I(sdram_a_d[6]) 
);
  OBUF sdram_a_7_obuf (
    .O(sdram_a[7]),
    .I(sdram_a_d[7]) 
);
  OBUF sdram_a_8_obuf (
    .O(sdram_a[8]),
    .I(sdram_a_d[8]) 
);
  OBUF sdram_a_9_obuf (
    .O(sdram_a[9]),
    .I(sdram_a_d[9]) 
);
  OBUF sdram_a_10_obuf (
    .O(sdram_a[10]),
    .I(sdram_a_d[10]) 
);
  OBUF sdram_a_11_obuf (
    .O(sdram_a[11]),
    .I(sdram_a_d[11]) 
);
  OBUF sdram_a_12_obuf (
    .O(sdram_a[12]),
    .I(sdram_a_d[12]) 
);
  OBUF sdram_ba_0_obuf (
    .O(sdram_ba[0]),
    .I(sdram_ba_d[0]) 
);
  OBUF sdram_ba_1_obuf (
    .O(sdram_ba[1]),
    .I(sdram_ba_d[1]) 
);
  OBUF sdram_cas_n_obuf (
    .O(sdram_cas_n),
    .I(sdram_cas_n_d) 
);
  OBUF sdram_clock_obuf (
    .O(sdram_clock),
    .I(sdram_clock_d) 
);
  OBUF sdram_cs_n_obuf (
    .O(sdram_cs_n),
    .I(sdram_cs_n_d) 
);
  OBUF sdram_dm_0_obuf (
    .O(sdram_dm[0]),
    .I(sdram_dm_d[0]) 
);
  OBUF sdram_dm_1_obuf (
    .O(sdram_dm[1]),
    .I(sdram_dm_d[1]) 
);
  OBUF sdram_ras_n_obuf (
    .O(sdram_ras_n),
    .I(sdram_ras_n_d) 
);
  OBUF sdram_we_n_obuf (
    .O(sdram_we_n),
    .I(sdram_we_n_d) 
);
  OBUF serial_tx_obuf (
    .O(serial_tx),
    .I(serial_tx_d) 
);
  OBUF spisdcard_clk_obuf (
    .O(spisdcard_clk),
    .I(spisdcard_clk_d) 
);
  OBUF spisdcard_cs_n_obuf (
    .O(spisdcard_cs_n),
    .I(spisdcard_cs_n_d) 
);
  OBUF spisdcard_mosi_obuf (
    .O(spisdcard_mosi),
    .I(spisdcard_mosi_d) 
);
  LUT4 main_wb_sdram_dat_r_31_s3 (
    .F(main_wb_sdram_dat_r[31]),
    .I0(main_wb_sdram_dat_r_31_8),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[95]),
    .I3(main_data_port_dat_r[127]) 
);
defparam main_wb_sdram_dat_r_31_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_30_s3 (
    .F(main_wb_sdram_dat_r[30]),
    .I0(main_wb_sdram_dat_r_30_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[62]),
    .I3(main_data_port_dat_r[126]) 
);
defparam main_wb_sdram_dat_r_30_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_29_s3 (
    .F(main_wb_sdram_dat_r[29]),
    .I0(main_wb_sdram_dat_r_29_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[61]),
    .I3(main_data_port_dat_r[125]) 
);
defparam main_wb_sdram_dat_r_29_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_28_s3 (
    .F(main_wb_sdram_dat_r[28]),
    .I0(main_wb_sdram_dat_r_28_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[60]),
    .I3(main_data_port_dat_r[124]) 
);
defparam main_wb_sdram_dat_r_28_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_27_s3 (
    .F(main_wb_sdram_dat_r[27]),
    .I0(main_wb_sdram_dat_r_27_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[59]),
    .I3(main_data_port_dat_r[123]) 
);
defparam main_wb_sdram_dat_r_27_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_26_s3 (
    .F(main_wb_sdram_dat_r[26]),
    .I0(main_wb_sdram_dat_r_26_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[58]),
    .I3(main_data_port_dat_r[122]) 
);
defparam main_wb_sdram_dat_r_26_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_25_s3 (
    .F(main_wb_sdram_dat_r[25]),
    .I0(main_wb_sdram_dat_r_25_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[57]),
    .I3(main_data_port_dat_r[121]) 
);
defparam main_wb_sdram_dat_r_25_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_24_s3 (
    .F(main_wb_sdram_dat_r[24]),
    .I0(main_wb_sdram_dat_r_24_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[56]),
    .I3(main_data_port_dat_r[120]) 
);
defparam main_wb_sdram_dat_r_24_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_23_s3 (
    .F(main_wb_sdram_dat_r[23]),
    .I0(main_wb_sdram_dat_r_23_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[55]),
    .I3(main_data_port_dat_r[119]) 
);
defparam main_wb_sdram_dat_r_23_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_22_s3 (
    .F(main_wb_sdram_dat_r[22]),
    .I0(main_wb_sdram_dat_r_22_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[54]),
    .I3(main_data_port_dat_r[118]) 
);
defparam main_wb_sdram_dat_r_22_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_21_s3 (
    .F(main_wb_sdram_dat_r[21]),
    .I0(main_wb_sdram_dat_r_21_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[53]),
    .I3(main_data_port_dat_r[117]) 
);
defparam main_wb_sdram_dat_r_21_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_20_s3 (
    .F(main_wb_sdram_dat_r[20]),
    .I0(main_wb_sdram_dat_r_20_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[52]),
    .I3(main_data_port_dat_r[116]) 
);
defparam main_wb_sdram_dat_r_20_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_19_s3 (
    .F(main_wb_sdram_dat_r[19]),
    .I0(main_wb_sdram_dat_r_19_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[51]),
    .I3(main_data_port_dat_r[115]) 
);
defparam main_wb_sdram_dat_r_19_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_18_s3 (
    .F(main_wb_sdram_dat_r[18]),
    .I0(main_wb_sdram_dat_r_18_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[50]),
    .I3(main_data_port_dat_r[114]) 
);
defparam main_wb_sdram_dat_r_18_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_17_s3 (
    .F(main_wb_sdram_dat_r[17]),
    .I0(main_wb_sdram_dat_r_17_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[49]),
    .I3(main_data_port_dat_r[113]) 
);
defparam main_wb_sdram_dat_r_17_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_16_s3 (
    .F(main_wb_sdram_dat_r[16]),
    .I0(main_wb_sdram_dat_r_16_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[48]),
    .I3(main_data_port_dat_r[112]) 
);
defparam main_wb_sdram_dat_r_16_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_15_s3 (
    .F(main_wb_sdram_dat_r[15]),
    .I0(main_wb_sdram_dat_r_15_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[47]),
    .I3(main_data_port_dat_r[111]) 
);
defparam main_wb_sdram_dat_r_15_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_14_s3 (
    .F(main_wb_sdram_dat_r[14]),
    .I0(main_wb_sdram_dat_r_14_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[46]),
    .I3(main_data_port_dat_r[110]) 
);
defparam main_wb_sdram_dat_r_14_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_13_s3 (
    .F(main_wb_sdram_dat_r[13]),
    .I0(main_wb_sdram_dat_r_13_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[45]),
    .I3(main_data_port_dat_r[109]) 
);
defparam main_wb_sdram_dat_r_13_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_12_s3 (
    .F(main_wb_sdram_dat_r[12]),
    .I0(main_wb_sdram_dat_r_12_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[44]),
    .I3(main_data_port_dat_r[108]) 
);
defparam main_wb_sdram_dat_r_12_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_11_s3 (
    .F(main_wb_sdram_dat_r[11]),
    .I0(main_wb_sdram_dat_r_11_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[43]),
    .I3(main_data_port_dat_r[107]) 
);
defparam main_wb_sdram_dat_r_11_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_10_s3 (
    .F(main_wb_sdram_dat_r[10]),
    .I0(main_wb_sdram_dat_r_10_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[42]),
    .I3(main_data_port_dat_r[106]) 
);
defparam main_wb_sdram_dat_r_10_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_9_s3 (
    .F(main_wb_sdram_dat_r[9]),
    .I0(main_wb_sdram_dat_r_9_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[41]),
    .I3(main_data_port_dat_r[105]) 
);
defparam main_wb_sdram_dat_r_9_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_8_s3 (
    .F(main_wb_sdram_dat_r[8]),
    .I0(main_wb_sdram_dat_r_8_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[40]),
    .I3(main_data_port_dat_r[104]) 
);
defparam main_wb_sdram_dat_r_8_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_7_s3 (
    .F(main_wb_sdram_dat_r[7]),
    .I0(main_wb_sdram_dat_r_7_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[39]),
    .I3(main_data_port_dat_r[103]) 
);
defparam main_wb_sdram_dat_r_7_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_6_s3 (
    .F(main_wb_sdram_dat_r[6]),
    .I0(main_wb_sdram_dat_r_6_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[38]),
    .I3(main_data_port_dat_r[102]) 
);
defparam main_wb_sdram_dat_r_6_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_5_s3 (
    .F(main_wb_sdram_dat_r[5]),
    .I0(main_wb_sdram_dat_r_5_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[37]),
    .I3(main_data_port_dat_r[101]) 
);
defparam main_wb_sdram_dat_r_5_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_4_s3 (
    .F(main_wb_sdram_dat_r[4]),
    .I0(main_wb_sdram_dat_r_4_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[36]),
    .I3(main_data_port_dat_r[100]) 
);
defparam main_wb_sdram_dat_r_4_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_3_s3 (
    .F(main_wb_sdram_dat_r[3]),
    .I0(main_wb_sdram_dat_r_3_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[35]),
    .I3(main_data_port_dat_r[99]) 
);
defparam main_wb_sdram_dat_r_3_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_2_s3 (
    .F(main_wb_sdram_dat_r[2]),
    .I0(main_wb_sdram_dat_r_2_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[34]),
    .I3(main_data_port_dat_r[98]) 
);
defparam main_wb_sdram_dat_r_2_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_1_s3 (
    .F(main_wb_sdram_dat_r[1]),
    .I0(main_wb_sdram_dat_r_1_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[33]),
    .I3(main_data_port_dat_r[97]) 
);
defparam main_wb_sdram_dat_r_1_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_0_s3 (
    .F(main_wb_sdram_dat_r[0]),
    .I0(main_wb_sdram_dat_r_0_8),
    .I1(main_adr_offset_r[0]),
    .I2(main_data_port_dat_r[32]),
    .I3(main_data_port_dat_r[96]) 
);
defparam main_wb_sdram_dat_r_0_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[31]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[63]),
    .I3(main_data_port_dat_r[127]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[30]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[62]),
    .I3(main_data_port_dat_r[126]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[29]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[61]),
    .I3(main_data_port_dat_r[125]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[28]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[60]),
    .I3(main_data_port_dat_r[124]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[27]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[59]),
    .I3(main_data_port_dat_r[123]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[26]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[58]),
    .I3(main_data_port_dat_r[122]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[25]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[57]),
    .I3(main_data_port_dat_r[121]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[24]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[56]),
    .I3(main_data_port_dat_r[120]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[23]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[55]),
    .I3(main_data_port_dat_r[119]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[22]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[54]),
    .I3(main_data_port_dat_r[118]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[21]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[53]),
    .I3(main_data_port_dat_r[117]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[20]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[52]),
    .I3(main_data_port_dat_r[116]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[19]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[51]),
    .I3(main_data_port_dat_r[115]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[18]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[50]),
    .I3(main_data_port_dat_r[114]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[17]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[49]),
    .I3(main_data_port_dat_r[113]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[16]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[48]),
    .I3(main_data_port_dat_r[112]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[15]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[47]),
    .I3(main_data_port_dat_r[111]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[14]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[46]),
    .I3(main_data_port_dat_r[110]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[13]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[45]),
    .I3(main_data_port_dat_r[109]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[12]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[44]),
    .I3(main_data_port_dat_r[108]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[11]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[43]),
    .I3(main_data_port_dat_r[107]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[10]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[42]),
    .I3(main_data_port_dat_r[106]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[9]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[41]),
    .I3(main_data_port_dat_r[105]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[8]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[40]),
    .I3(main_data_port_dat_r[104]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[7]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[39]),
    .I3(main_data_port_dat_r[103]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[6]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[38]),
    .I3(main_data_port_dat_r[102]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[5]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[37]),
    .I3(main_data_port_dat_r[101]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[4]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[36]),
    .I3(main_data_port_dat_r[100]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[3]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[35]),
    .I3(main_data_port_dat_r[99]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[2]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[34]),
    .I3(main_data_port_dat_r[98]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[1]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[33]),
    .I3(main_data_port_dat_r[97]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s3.INIT=16'hE6A2;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s3 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data[0]),
    .I0(main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_8),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I2(main_data_port_dat_r[32]),
    .I3(main_data_port_dat_r[96]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s3.INIT=16'hE6A2;
  LUT4 main_wb_sdram_dat_r_31_s4 (
    .F(main_wb_sdram_dat_r_31_8),
    .I0(main_adr_offset_r[1]),
    .I1(main_data_port_dat_r[31]),
    .I2(main_data_port_dat_r[63]),
    .I3(main_adr_offset_r[0]) 
);
defparam main_wb_sdram_dat_r_31_s4.INIT=16'h50EE;
  LUT4 main_wb_sdram_dat_r_30_s4 (
    .F(main_wb_sdram_dat_r_30_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[30]),
    .I3(main_data_port_dat_r[94]) 
);
defparam main_wb_sdram_dat_r_30_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_29_s4 (
    .F(main_wb_sdram_dat_r_29_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[29]),
    .I3(main_data_port_dat_r[93]) 
);
defparam main_wb_sdram_dat_r_29_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_28_s4 (
    .F(main_wb_sdram_dat_r_28_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[28]),
    .I3(main_data_port_dat_r[92]) 
);
defparam main_wb_sdram_dat_r_28_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_27_s4 (
    .F(main_wb_sdram_dat_r_27_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[27]),
    .I3(main_data_port_dat_r[91]) 
);
defparam main_wb_sdram_dat_r_27_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_26_s4 (
    .F(main_wb_sdram_dat_r_26_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[26]),
    .I3(main_data_port_dat_r[90]) 
);
defparam main_wb_sdram_dat_r_26_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_25_s4 (
    .F(main_wb_sdram_dat_r_25_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[25]),
    .I3(main_data_port_dat_r[89]) 
);
defparam main_wb_sdram_dat_r_25_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_24_s4 (
    .F(main_wb_sdram_dat_r_24_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[24]),
    .I3(main_data_port_dat_r[88]) 
);
defparam main_wb_sdram_dat_r_24_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_23_s4 (
    .F(main_wb_sdram_dat_r_23_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[23]),
    .I3(main_data_port_dat_r[87]) 
);
defparam main_wb_sdram_dat_r_23_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_22_s4 (
    .F(main_wb_sdram_dat_r_22_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[22]),
    .I3(main_data_port_dat_r[86]) 
);
defparam main_wb_sdram_dat_r_22_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_21_s4 (
    .F(main_wb_sdram_dat_r_21_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[21]),
    .I3(main_data_port_dat_r[85]) 
);
defparam main_wb_sdram_dat_r_21_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_20_s4 (
    .F(main_wb_sdram_dat_r_20_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[20]),
    .I3(main_data_port_dat_r[84]) 
);
defparam main_wb_sdram_dat_r_20_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_19_s4 (
    .F(main_wb_sdram_dat_r_19_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[19]),
    .I3(main_data_port_dat_r[83]) 
);
defparam main_wb_sdram_dat_r_19_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_18_s4 (
    .F(main_wb_sdram_dat_r_18_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[18]),
    .I3(main_data_port_dat_r[82]) 
);
defparam main_wb_sdram_dat_r_18_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_17_s4 (
    .F(main_wb_sdram_dat_r_17_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[17]),
    .I3(main_data_port_dat_r[81]) 
);
defparam main_wb_sdram_dat_r_17_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_16_s4 (
    .F(main_wb_sdram_dat_r_16_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[16]),
    .I3(main_data_port_dat_r[80]) 
);
defparam main_wb_sdram_dat_r_16_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_15_s4 (
    .F(main_wb_sdram_dat_r_15_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[15]),
    .I3(main_data_port_dat_r[79]) 
);
defparam main_wb_sdram_dat_r_15_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_14_s4 (
    .F(main_wb_sdram_dat_r_14_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[14]),
    .I3(main_data_port_dat_r[78]) 
);
defparam main_wb_sdram_dat_r_14_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_13_s4 (
    .F(main_wb_sdram_dat_r_13_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[13]),
    .I3(main_data_port_dat_r[77]) 
);
defparam main_wb_sdram_dat_r_13_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_12_s4 (
    .F(main_wb_sdram_dat_r_12_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[12]),
    .I3(main_data_port_dat_r[76]) 
);
defparam main_wb_sdram_dat_r_12_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_11_s4 (
    .F(main_wb_sdram_dat_r_11_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[11]),
    .I3(main_data_port_dat_r[75]) 
);
defparam main_wb_sdram_dat_r_11_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_10_s4 (
    .F(main_wb_sdram_dat_r_10_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[10]),
    .I3(main_data_port_dat_r[74]) 
);
defparam main_wb_sdram_dat_r_10_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_9_s4 (
    .F(main_wb_sdram_dat_r_9_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[9]),
    .I3(main_data_port_dat_r[73]) 
);
defparam main_wb_sdram_dat_r_9_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_8_s4 (
    .F(main_wb_sdram_dat_r_8_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[8]),
    .I3(main_data_port_dat_r[72]) 
);
defparam main_wb_sdram_dat_r_8_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_7_s4 (
    .F(main_wb_sdram_dat_r_7_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[7]),
    .I3(main_data_port_dat_r[71]) 
);
defparam main_wb_sdram_dat_r_7_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_6_s4 (
    .F(main_wb_sdram_dat_r_6_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[6]),
    .I3(main_data_port_dat_r[70]) 
);
defparam main_wb_sdram_dat_r_6_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_5_s4 (
    .F(main_wb_sdram_dat_r_5_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[5]),
    .I3(main_data_port_dat_r[69]) 
);
defparam main_wb_sdram_dat_r_5_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_4_s4 (
    .F(main_wb_sdram_dat_r_4_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[4]),
    .I3(main_data_port_dat_r[68]) 
);
defparam main_wb_sdram_dat_r_4_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_3_s4 (
    .F(main_wb_sdram_dat_r_3_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[3]),
    .I3(main_data_port_dat_r[67]) 
);
defparam main_wb_sdram_dat_r_3_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_2_s4 (
    .F(main_wb_sdram_dat_r_2_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[2]),
    .I3(main_data_port_dat_r[66]) 
);
defparam main_wb_sdram_dat_r_2_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_1_s4 (
    .F(main_wb_sdram_dat_r_1_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[1]),
    .I3(main_data_port_dat_r[65]) 
);
defparam main_wb_sdram_dat_r_1_s4.INIT=16'h7632;
  LUT4 main_wb_sdram_dat_r_0_s4 (
    .F(main_wb_sdram_dat_r_0_8),
    .I0(main_adr_offset_r[0]),
    .I1(main_adr_offset_r[1]),
    .I2(main_data_port_dat_r[0]),
    .I3(main_data_port_dat_r[64]) 
);
defparam main_wb_sdram_dat_r_0_s4.INIT=16'h7632;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[31]),
    .I2(main_data_port_dat_r[95]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_31_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[30]),
    .I2(main_data_port_dat_r[94]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_30_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[29]),
    .I2(main_data_port_dat_r[93]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_29_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[28]),
    .I2(main_data_port_dat_r[92]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_28_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[27]),
    .I2(main_data_port_dat_r[91]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_27_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[26]),
    .I2(main_data_port_dat_r[90]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_26_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[25]),
    .I2(main_data_port_dat_r[89]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_25_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[24]),
    .I2(main_data_port_dat_r[88]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_24_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[23]),
    .I2(main_data_port_dat_r[87]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_23_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[22]),
    .I2(main_data_port_dat_r[86]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_22_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[21]),
    .I2(main_data_port_dat_r[85]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_21_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[20]),
    .I2(main_data_port_dat_r[84]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_20_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[19]),
    .I2(main_data_port_dat_r[83]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_19_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[18]),
    .I2(main_data_port_dat_r[82]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_18_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[17]),
    .I2(main_data_port_dat_r[81]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_17_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[16]),
    .I2(main_data_port_dat_r[80]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_16_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[15]),
    .I2(main_data_port_dat_r[79]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_15_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[14]),
    .I2(main_data_port_dat_r[78]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_14_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[13]),
    .I2(main_data_port_dat_r[77]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_13_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[12]),
    .I2(main_data_port_dat_r[76]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_12_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[11]),
    .I2(main_data_port_dat_r[75]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_11_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[10]),
    .I2(main_data_port_dat_r[74]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_10_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[9]),
    .I2(main_data_port_dat_r[73]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_9_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[8]),
    .I2(main_data_port_dat_r[72]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_8_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[7]),
    .I2(main_data_port_dat_r[71]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_7_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[6]),
    .I2(main_data_port_dat_r[70]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_6_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[5]),
    .I2(main_data_port_dat_r[69]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_5_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[4]),
    .I2(main_data_port_dat_r[68]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_4_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[3]),
    .I2(main_data_port_dat_r[67]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_3_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[2]),
    .I2(main_data_port_dat_r[66]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_2_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[1]),
    .I2(main_data_port_dat_r[65]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_1_s4.INIT=16'h50EE;
  LUT4 main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s4 (
    .F(main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_8),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_data_port_dat_r[0]),
    .I2(main_data_port_dat_r[64]),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam main_wishbone_bridge_wdata_converter_converter_source_payload_data_0_s4.INIT=16'h50EE;
  LUT3 main_full_rate_phy_dfi_p0_address_12_s1 (
    .F(main_sdram_master_p0_address_12_2),
    .I0(main_sdram_phaseinjector0_address_storage[12]),
    .I1(main_sdram_dfi_p0_address[12]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_12_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_11_s1 (
    .F(main_sdram_master_p0_address_11_2),
    .I0(main_sdram_phaseinjector0_address_storage[11]),
    .I1(main_sdram_dfi_p0_address[11]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_11_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_10_s1 (
    .F(main_sdram_master_p0_address_10_2),
    .I0(main_sdram_phaseinjector0_address_storage[10]),
    .I1(main_sdram_dfi_p0_address[10]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_10_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_9_s1 (
    .F(main_sdram_master_p0_address_9_2),
    .I0(main_sdram_phaseinjector0_address_storage[9]),
    .I1(main_sdram_dfi_p0_address[9]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_9_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_8_s1 (
    .F(main_sdram_master_p0_address_8_2),
    .I0(main_sdram_phaseinjector0_address_storage[8]),
    .I1(main_sdram_dfi_p0_address[8]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_8_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_7_s1 (
    .F(main_sdram_master_p0_address_7_2),
    .I0(main_sdram_phaseinjector0_address_storage[7]),
    .I1(main_sdram_dfi_p0_address[7]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_7_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_6_s1 (
    .F(main_sdram_master_p0_address_6_2),
    .I0(main_sdram_phaseinjector0_address_storage[6]),
    .I1(main_sdram_dfi_p0_address[6]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_6_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_5_s1 (
    .F(main_sdram_master_p0_address_5_2),
    .I0(main_sdram_phaseinjector0_address_storage[5]),
    .I1(main_sdram_dfi_p0_address[5]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_5_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_4_s1 (
    .F(main_sdram_master_p0_address_4_2),
    .I0(main_sdram_phaseinjector0_address_storage[4]),
    .I1(main_sdram_dfi_p0_address[4]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_4_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_3_s1 (
    .F(main_sdram_master_p0_address_3_2),
    .I0(main_sdram_phaseinjector0_address_storage[3]),
    .I1(main_sdram_dfi_p0_address[3]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_3_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_2_s1 (
    .F(main_sdram_master_p0_address_2_2),
    .I0(main_sdram_phaseinjector0_address_storage[2]),
    .I1(main_sdram_dfi_p0_address[2]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_2_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_1_s1 (
    .F(main_sdram_master_p0_address_1_2),
    .I0(main_sdram_phaseinjector0_address_storage[1]),
    .I1(main_sdram_dfi_p0_address[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_1_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_0_s1 (
    .F(main_sdram_master_p0_address_0_2),
    .I0(main_sdram_phaseinjector0_address_storage[0]),
    .I1(main_sdram_dfi_p0_address[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_0_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_1_s1 (
    .F(main_sdram_master_p0_bank_1_2),
    .I0(main_sdram_phaseinjector0_baddress_storage[1]),
    .I1(main_sdram_dfi_p0_bank[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_1_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_0_s1 (
    .F(main_sdram_master_p0_bank_0_2),
    .I0(main_sdram_phaseinjector0_baddress_storage[0]),
    .I1(main_sdram_dfi_p0_bank[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_0_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_12_s2 (
    .F(main_sdram_master_p1_address_12_2),
    .I0(main_sdram_phaseinjector1_address_storage[12]),
    .I1(main_sdram_dfi_p1_address[12]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_12_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_11_s2 (
    .F(main_sdram_master_p1_address_11_2),
    .I0(main_sdram_phaseinjector1_address_storage[11]),
    .I1(main_sdram_dfi_p1_address[11]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_11_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_10_s2 (
    .F(main_sdram_master_p1_address_10_2),
    .I0(main_sdram_phaseinjector1_address_storage[10]),
    .I1(main_sdram_dfi_p1_address[10]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_10_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_9_s2 (
    .F(main_sdram_master_p1_address_9_2),
    .I0(main_sdram_phaseinjector1_address_storage[9]),
    .I1(main_sdram_dfi_p1_address[9]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_9_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_8_s2 (
    .F(main_sdram_master_p1_address_8_2),
    .I0(main_sdram_phaseinjector1_address_storage[8]),
    .I1(main_sdram_dfi_p1_address[8]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_8_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_7_s2 (
    .F(main_sdram_master_p1_address_7_2),
    .I0(main_sdram_phaseinjector1_address_storage[7]),
    .I1(main_sdram_dfi_p1_address[7]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_7_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_6_s2 (
    .F(main_sdram_master_p1_address_6_2),
    .I0(main_sdram_phaseinjector1_address_storage[6]),
    .I1(main_sdram_dfi_p1_address[6]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_6_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_5_s2 (
    .F(main_sdram_master_p1_address_5_2),
    .I0(main_sdram_phaseinjector1_address_storage[5]),
    .I1(main_sdram_dfi_p1_address[5]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_5_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_4_s2 (
    .F(main_sdram_master_p1_address_4_2),
    .I0(main_sdram_phaseinjector1_address_storage[4]),
    .I1(main_sdram_dfi_p1_address[4]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_4_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_3_s2 (
    .F(main_sdram_master_p1_address_3_2),
    .I0(main_sdram_phaseinjector1_address_storage[3]),
    .I1(main_sdram_dfi_p1_address[3]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_3_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_2_s2 (
    .F(main_sdram_master_p1_address_2_2),
    .I0(main_sdram_phaseinjector1_address_storage[2]),
    .I1(main_sdram_dfi_p1_address[2]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_2_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_1_s2 (
    .F(main_sdram_master_p1_address_1_2),
    .I0(main_sdram_phaseinjector1_address_storage[1]),
    .I1(main_sdram_dfi_p1_address[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_1_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_address_0_s2 (
    .F(main_sdram_master_p1_address_0_2),
    .I0(main_sdram_phaseinjector1_address_storage[0]),
    .I1(main_sdram_dfi_p1_address[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_address_0_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_1_s2 (
    .F(main_sdram_master_p1_bank_1_2),
    .I0(main_sdram_phaseinjector1_baddress_storage[1]),
    .I1(main_sdram_dfi_p1_bank[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_1_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_bank_0_s2 (
    .F(main_sdram_master_p1_bank_0_2),
    .I0(main_sdram_phaseinjector1_baddress_storage[0]),
    .I1(main_sdram_dfi_p1_bank[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_bank_0_s2.INIT=8'hCA;
  LUT3 builder_sync_f_self_s32 (
    .F(builder_sync_f_self_30),
    .I0(self[0]),
    .I1(self[1]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s32.INIT=8'hCA;
  LUT3 builder_sync_f_self_s33 (
    .F(builder_sync_f_self_31),
    .I0(self[2]),
    .I1(self[3]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s33.INIT=8'hCA;
  LUT3 builder_sync_f_self_s34 (
    .F(builder_sync_f_self_32),
    .I0(self[4]),
    .I1(self[5]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s34.INIT=8'hCA;
  LUT3 builder_sync_f_self_s35 (
    .F(builder_sync_f_self_33),
    .I0(self[6]),
    .I1(self[7]),
    .I2(mosi_sel[0]) 
);
defparam builder_sync_f_self_s35.INIT=8'hCA;
  LUT3 main_cpu_reset_s0 (
    .F(main_cpu_reset),
    .I0(main_reset_storage[0]),
    .I1(main_reset_re),
    .I2(main_reset_storage[1]) 
);
defparam main_cpu_reset_s0.INIT=8'hF8;
  LUT2 main_reset_s0 (
    .F(main_reset),
    .I0(rst_d),
    .I1(main_por_count_15_8) 
);
defparam main_reset_s0.INIT=4'hE;
  LUT4 n34911_s1 (
    .F(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine1_state[2]),
    .I1(main_sdram_bankmachine1_trccon_ready),
    .I2(builder_basesoc_bankmachine1_state[1]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam n34911_s1.INIT=16'h4000;
  LUT4 n34892_s1 (
    .F(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(main_sdram_bankmachine0_trccon_ready),
    .I2(builder_basesoc_bankmachine0_state[1]),
    .I3(builder_basesoc_bankmachine0_state[0]) 
);
defparam n34892_s1.INIT=16'h4000;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s0 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I3(main_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s0.INIT=16'hB0FF;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s0 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I3(builder_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s0.INIT=16'hE0FF;
  LUT3 builder_slave_sel_dec0_1_s1 (
    .F(builder_slave_sel_dec0[1]),
    .I0(builder_slave_sel_dec0_0_4),
    .I1(builder_slave_sel_dec0_1_5),
    .I2(builder_slave_sel_dec0_1_6) 
);
defparam builder_slave_sel_dec0_1_s1.INIT=8'h40;
  LUT2 builder_slave_sel_dec0_2_s1 (
    .F(builder_slave_sel_dec0[2]),
    .I0(builder_slave_sel_dec0_2_5),
    .I1(builder_slave_sel_dec0_2_6) 
);
defparam builder_slave_sel_dec0_2_s1.INIT=4'h8;
  LUT4 builder_slave_sel_dec0_3_s2 (
    .F(builder_slave_sel_dec0[3]),
    .I0(builder_slave_sel_dec0_3_6),
    .I1(builder_slave_sel_dec0_1_5),
    .I2(builder_slave_sel_dec0_3_7),
    .I3(builder_slave_sel_dec0_3_8) 
);
defparam builder_slave_sel_dec0_3_s2.INIT=16'h0800;
  LUT4 builder_slave_sel_dec1_3_s2 (
    .F(builder_slave_sel_dec1[3]),
    .I0(builder_slave_sel_dec1_3_6),
    .I1(builder_slave_sel_dec1_1_6),
    .I2(builder_slave_sel_dec1_3_7),
    .I3(builder_slave_sel_dec1_3_8) 
);
defparam builder_slave_sel_dec1_3_s2.INIT=16'h4000;
  LUT2 builder_axirequestcounter0_empty_s0 (
    .F(builder_axirequestcounter0_empty),
    .I0(builder_axirequestcounter0_empty_4),
    .I1(builder_axirequestcounter0_empty_5) 
);
defparam builder_axirequestcounter0_empty_s0.INIT=4'h8;
  LUT2 builder_axirequestcounter1_empty_s0 (
    .F(builder_axirequestcounter1_empty),
    .I0(builder_axirequestcounter1_empty_4),
    .I1(builder_axirequestcounter1_empty_5) 
);
defparam builder_axirequestcounter1_empty_s0.INIT=4'h8;
  LUT3 main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1_s1 (
    .F(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_state[2]),
    .I2(builder_basesoc_axilitesram0_state[1]) 
);
defparam main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1_s1.INIT=8'h10;
  LUT3 main_basesoc_ram_bus_r_valid_s1 (
    .F(main_basesoc_ram_bus_r_valid),
    .I0(builder_basesoc_axilitesram0_state[2]),
    .I1(builder_basesoc_axilitesram0_state[1]),
    .I2(builder_basesoc_axilitesram0_state[0]) 
);
defparam main_basesoc_ram_bus_r_valid_s1.INIT=8'h40;
  LUT4 main_ram_we_1_s0 (
    .F(main_ram_we[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_ram_we_0_5) 
);
defparam main_ram_we_1_s0.INIT=16'hEF00;
  LUT4 main_ram_we_2_s0 (
    .F(main_ram_we[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_ram_we_0_5) 
);
defparam main_ram_we_2_s0.INIT=16'hEF00;
  LUT4 main_ram_we_3_s0 (
    .F(main_ram_we[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_ram_we_0_5) 
);
defparam main_ram_we_3_s0.INIT=16'hEF00;
  LUT3 main_ram_port_dat_r_latched_axilitesram1_next_value_ce1_s1 (
    .F(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1),
    .I0(builder_basesoc_axilitesram1_state[0]),
    .I1(builder_basesoc_axilitesram1_state[2]),
    .I2(builder_basesoc_axilitesram1_state[1]) 
);
defparam main_ram_port_dat_r_latched_axilitesram1_next_value_ce1_s1.INIT=8'h10;
  LUT3 main_ram_bus_r_valid_s1 (
    .F(main_ram_bus_r_valid),
    .I0(builder_basesoc_axilitesram1_state[2]),
    .I1(builder_basesoc_axilitesram1_state[1]),
    .I2(builder_basesoc_axilitesram1_state[0]) 
);
defparam main_ram_bus_r_valid_s1.INIT=8'h40;
  LUT3 n7360_s0 (
    .F(n7360_3),
    .I0(main_tx_tick),
    .I1(main_uart_tx_fifo_readable),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam n7360_s0.INIT=8'hAC;
  LUT4 main_serial_tx_rs232phytx_next_value1_s1 (
    .F(main_serial_tx_rs232phytx_next_value1),
    .I0(main_tx_tick),
    .I1(main_tx_data[0]),
    .I2(main_uart_tx_fifo_readable),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_serial_tx_rs232phytx_next_value1_s1.INIT=16'h880F;
  LUT4 main_tx_data_rs232phytx_next_value2_7_s0 (
    .F(main_tx_data_rs232phytx_next_value2[7]),
    .I0(main_uart_tx_fifo_readable),
    .I1(storage_1_dat1[7]),
    .I2(main_tx_tick),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_7_s0.INIT=16'hF088;
  LUT3 main_tx_data_rs232phytx_next_value2_6_s0 (
    .F(main_tx_data_rs232phytx_next_value2[6]),
    .I0(storage_1_dat1[6]),
    .I1(main_tx_data[7]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_6_s0.INIT=8'hCA;
  LUT3 main_tx_data_rs232phytx_next_value2_5_s0 (
    .F(main_tx_data_rs232phytx_next_value2[5]),
    .I0(storage_1_dat1[5]),
    .I1(main_tx_data[6]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_5_s0.INIT=8'hCA;
  LUT3 main_tx_data_rs232phytx_next_value2_4_s0 (
    .F(main_tx_data_rs232phytx_next_value2[4]),
    .I0(storage_1_dat1[4]),
    .I1(main_tx_data[5]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_4_s0.INIT=8'hCA;
  LUT3 main_tx_data_rs232phytx_next_value2_3_s0 (
    .F(main_tx_data_rs232phytx_next_value2[3]),
    .I0(storage_1_dat1[3]),
    .I1(main_tx_data[4]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_3_s0.INIT=8'hCA;
  LUT3 main_tx_data_rs232phytx_next_value2_2_s0 (
    .F(main_tx_data_rs232phytx_next_value2[2]),
    .I0(storage_1_dat1[2]),
    .I1(main_tx_data[3]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_2_s0.INIT=8'hCA;
  LUT3 main_tx_data_rs232phytx_next_value2_1_s0 (
    .F(main_tx_data_rs232phytx_next_value2[1]),
    .I0(storage_1_dat1[1]),
    .I1(main_tx_data[2]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_1_s0.INIT=8'hCA;
  LUT3 main_tx_data_rs232phytx_next_value2_0_s0 (
    .F(main_tx_data_rs232phytx_next_value2[0]),
    .I0(storage_1_dat1[0]),
    .I1(main_tx_data[1]),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_data_rs232phytx_next_value2_0_s0.INIT=8'hCA;
  LUT2 n7556_s0 (
    .F(n7556_3),
    .I0(main_uart_tx_pending),
    .I1(main_uart_enable_storage[0]) 
);
defparam n7556_s0.INIT=4'h8;
  LUT2 n7557_s0 (
    .F(n7557_3),
    .I0(main_uart_rx_pending),
    .I1(main_uart_enable_storage[1]) 
);
defparam n7557_s0.INIT=4'h8;
  LUT4 main_uart_tx_fifo_syncfifo_re_s0 (
    .F(main_uart_tx_fifo_syncfifo_re),
    .I0(main_uart_tx_fifo_level0[4]),
    .I1(main_uart_tx_fifo_syncfifo_re_4),
    .I2(n7369_4),
    .I3(main_uart_tx_fifo_readable) 
);
defparam main_uart_tx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT2 main_uart_tx_fifo_syncfifo_writable_s0 (
    .F(main_uart_tx_fifo_syncfifo_writable),
    .I0(main_uart_tx_fifo_level0[4]),
    .I1(main_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_uart_tx_fifo_syncfifo_writable_s0.INIT=4'h7;
  LUT4 main_uart_rx_fifo_syncfifo_re_s0 (
    .F(main_uart_rx_fifo_syncfifo_re),
    .I0(main_uart_rx_fifo_level0[4]),
    .I1(main_uart_rx_fifo_syncfifo_re_4),
    .I2(main_uart_rx_fifo_syncfifo_re_5),
    .I3(main_uart_rx_fifo_readable) 
);
defparam main_uart_rx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT3 main_timer_zero_trigger_s0 (
    .F(main_timer_zero_trigger),
    .I0(main_timer_value[27]),
    .I1(main_timer_zero_trigger_4),
    .I2(main_timer_zero_trigger_5) 
);
defparam main_timer_zero_trigger_s0.INIT=8'h40;
  LUT3 led_n5_d_s (
    .F(led_n5_d),
    .I0(main_leds_storage[5]),
    .I1(main_leds_chaser[5]),
    .I2(main_leds_mode) 
);
defparam led_n5_d_s.INIT=8'hAC;
  LUT3 led_n4_d_s (
    .F(led_n4_d),
    .I0(main_leds_chaser[4]),
    .I1(main_leds_storage[4]),
    .I2(main_leds_mode) 
);
defparam led_n4_d_s.INIT=8'hCA;
  LUT3 led_n3_d_s (
    .F(led_n3_d),
    .I0(main_leds_chaser[3]),
    .I1(main_leds_storage[3]),
    .I2(main_leds_mode) 
);
defparam led_n3_d_s.INIT=8'hCA;
  LUT3 led_n2_d_s (
    .F(led_n2_d),
    .I0(main_leds_chaser[2]),
    .I1(main_leds_storage[2]),
    .I2(main_leds_mode) 
);
defparam led_n2_d_s.INIT=8'hCA;
  LUT3 led_n1_d_s (
    .F(led_n1_d),
    .I0(main_leds_chaser[1]),
    .I1(main_leds_storage[1]),
    .I2(main_leds_mode) 
);
defparam led_n1_d_s.INIT=8'hCA;
  LUT3 led_n0_d_s (
    .F(led_n0_d),
    .I0(main_leds_chaser[0]),
    .I1(main_leds_storage[0]),
    .I2(main_leds_mode) 
);
defparam led_n0_d_s.INIT=8'hCA;
  LUT4 main_leds_done_s0 (
    .F(main_leds_done),
    .I0(main_leds_count[0]),
    .I1(main_leds_count[1]),
    .I2(main_leds_done_4),
    .I3(main_leds_done_5) 
);
defparam main_leds_done_s0.INIT=16'h1000;
  LUT4 main_full_rate_phy_dfi_p0_cas_n_s0 (
    .F(main_full_rate_phy_dfi_p0_cas_n),
    .I0(main_full_rate_phy_dfi_p0_cas_n_9),
    .I1(main_full_rate_phy_dfi_p0_cas_n_5),
    .I2(main_sdram_phaseinjector1_command_storage[2]),
    .I3(main_full_rate_phy_dfi_p0_cas_n_6) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s0.INIT=16'h0DDD;
  LUT4 main_full_rate_phy_dfi_p0_ras_n_s0 (
    .F(main_full_rate_phy_dfi_p0_ras_n),
    .I0(main_full_rate_phy_dfi_p0_ras_n_4),
    .I1(main_full_rate_phy_dfi_p0_ras_n_5),
    .I2(main_sdram_phaseinjector1_command_storage[3]),
    .I3(main_full_rate_phy_dfi_p0_cas_n_6) 
);
defparam main_full_rate_phy_dfi_p0_ras_n_s0.INIT=16'h0DDD;
  LUT4 main_full_rate_phy_dfi_p0_we_n_s0 (
    .F(main_full_rate_phy_dfi_p0_we_n),
    .I0(main_full_rate_phy_dfi_p0_we_n_4),
    .I1(main_full_rate_phy_dfi_p0_we_n_5),
    .I2(main_sdram_phaseinjector1_command_storage[1]),
    .I3(main_full_rate_phy_dfi_p0_cas_n_6) 
);
defparam main_full_rate_phy_dfi_p0_we_n_s0.INIT=16'h0DDD;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_15_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[15]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_15_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_15_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_14_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[14]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_14_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_14_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_14_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_13_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[13]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_13_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_13_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_13_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_12_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[12]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_12_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_12_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_12_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_11_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[11]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_11_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_11_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_11_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_10_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[10]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_10_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_10_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_10_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_9_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[9]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_9_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_9_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_9_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_8_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[8]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_8_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_8_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_8_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_7_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[7]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_7_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_7_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_7_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_6_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[6]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_6_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_6_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_6_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_5_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[5]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_5_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_5_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_5_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_4_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[4]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_4_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_4_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_4_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_3_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[3]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_3_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_3_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_3_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_2_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[2]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_2_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_2_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_2_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_1_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[1]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_1_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_1_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_1_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_wrdata_0_s0 (
    .F(main_full_rate_phy_dfi_p0_wrdata[0]),
    .I0(main_full_rate_phy_dfi_p0_wrdata_0_4),
    .I1(main_full_rate_phy_dfi_p0_wrdata_0_5),
    .I2(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_0_s0.INIT=16'h0C0A;
  LUT4 main_full_rate_phy_dfi_p0_rddata_en_s0 (
    .F(main_full_rate_phy_dfi_p0_rddata_en),
    .I0(main_full_rate_phy_dfi_p0_cas_n_6),
    .I1(main_sdram_phaseinjector1_command_storage[5]),
    .I2(main_full_rate_phy_dfi_p0_rddata_en_4),
    .I3(main_full_rate_phy_dfi_p0_rddata_en_7) 
);
defparam main_full_rate_phy_dfi_p0_rddata_en_s0.INIT=16'hFFF8;
  LUT4 main_sdram_bankmachine0_syncfifo0_readable_s0 (
    .F(main_sdram_bankmachine0_syncfifo0_readable),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_level[3]) 
);
defparam main_sdram_bankmachine0_syncfifo0_readable_s0.INIT=16'hFFFE;
  LUT2 main_sdram_bankmachine0_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine0_pipe_valid_sink_ready),
    .I0(main_sdram_bankmachine0_pipe_valid_sink_ready_8),
    .I1(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine0_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 main_sdram_bankmachine1_wrport_we_s0 (
    .F(main_sdram_bankmachine1_wrport_we),
    .I0(main_sdram_bankmachine1_wrport_we_4),
    .I1(main_sdram_bankmachine1_wrport_we_5),
    .I2(main_sdram_bankmachine1_wrport_we_6),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam main_sdram_bankmachine1_wrport_we_s0.INIT=16'h0C0A;
  LUT4 main_sdram_bankmachine1_syncfifo1_readable_s0 (
    .F(main_sdram_bankmachine1_syncfifo1_readable),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_level[3]) 
);
defparam main_sdram_bankmachine1_syncfifo1_readable_s0.INIT=16'hFFFE;
  LUT2 main_sdram_bankmachine1_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine1_pipe_valid_sink_ready),
    .I0(main_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I1(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine1_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 main_sdram_bankmachine2_wrport_we_s0 (
    .F(main_sdram_bankmachine2_wrport_we),
    .I0(main_sdram_bankmachine2_wrport_we_4),
    .I1(main_sdram_bankmachine2_wrport_we_5),
    .I2(main_sdram_bankmachine2_wrport_we_6),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam main_sdram_bankmachine2_wrport_we_s0.INIT=16'h0C0A;
  LUT4 main_sdram_bankmachine2_syncfifo2_readable_s0 (
    .F(main_sdram_bankmachine2_syncfifo2_readable),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_level[3]) 
);
defparam main_sdram_bankmachine2_syncfifo2_readable_s0.INIT=16'hFFFE;
  LUT2 main_sdram_bankmachine2_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine2_pipe_valid_sink_ready),
    .I0(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine2_pipe_valid_sink_ready_s1.INIT=4'hB;
  LUT4 main_sdram_bankmachine3_syncfifo3_readable_s0 (
    .F(main_sdram_bankmachine3_syncfifo3_readable),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_level[3]) 
);
defparam main_sdram_bankmachine3_syncfifo3_readable_s0.INIT=16'hFFFE;
  LUT3 main_sdram_bankmachine3_pipe_valid_sink_ready_s1 (
    .F(main_sdram_bankmachine3_pipe_valid_sink_ready),
    .I0(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I2(main_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine3_pipe_valid_sink_ready_s1.INIT=8'h8F;
  LUT3 main_sdram_choose_req_ce_s0 (
    .F(main_sdram_choose_req_ce),
    .I0(main_sdram_choose_req_ce_4),
    .I1(main_sdram_choose_req_ce_5),
    .I2(main_sdram_choose_req_ce_8) 
);
defparam main_sdram_choose_req_ce_s0.INIT=8'hF1;
  LUT4 main_data_port_dat_w_127_s0 (
    .F(main_data_port_dat_w[127]),
    .I0(main_cpu_dbus_dat_w[31]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[127]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_127_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_126_s0 (
    .F(main_data_port_dat_w[126]),
    .I0(main_cpu_dbus_dat_w[30]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[126]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_126_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_125_s0 (
    .F(main_data_port_dat_w[125]),
    .I0(main_cpu_dbus_dat_w[29]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[125]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_125_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_124_s0 (
    .F(main_data_port_dat_w[124]),
    .I0(main_cpu_dbus_dat_w[28]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[124]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_124_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_123_s0 (
    .F(main_data_port_dat_w[123]),
    .I0(main_cpu_dbus_dat_w[27]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[123]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_123_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_122_s0 (
    .F(main_data_port_dat_w[122]),
    .I0(main_cpu_dbus_dat_w[26]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[122]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_122_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_121_s0 (
    .F(main_data_port_dat_w[121]),
    .I0(main_cpu_dbus_dat_w[25]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[121]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_121_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_120_s0 (
    .F(main_data_port_dat_w[120]),
    .I0(main_cpu_dbus_dat_w[24]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[120]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_120_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_119_s0 (
    .F(main_data_port_dat_w[119]),
    .I0(main_cpu_dbus_dat_w[23]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[119]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_119_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_118_s0 (
    .F(main_data_port_dat_w[118]),
    .I0(main_cpu_dbus_dat_w[22]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[118]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_118_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_117_s0 (
    .F(main_data_port_dat_w[117]),
    .I0(main_cpu_dbus_dat_w[21]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[117]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_117_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_116_s0 (
    .F(main_data_port_dat_w[116]),
    .I0(main_cpu_dbus_dat_w[20]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[116]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_116_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_115_s0 (
    .F(main_data_port_dat_w[115]),
    .I0(main_cpu_dbus_dat_w[19]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[115]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_115_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_114_s0 (
    .F(main_data_port_dat_w[114]),
    .I0(main_cpu_dbus_dat_w[18]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[114]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_114_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_113_s0 (
    .F(main_data_port_dat_w[113]),
    .I0(main_cpu_dbus_dat_w[17]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[113]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_113_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_112_s0 (
    .F(main_data_port_dat_w[112]),
    .I0(main_cpu_dbus_dat_w[16]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[112]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_112_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_111_s0 (
    .F(main_data_port_dat_w[111]),
    .I0(main_cpu_dbus_dat_w[15]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[111]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_111_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_110_s0 (
    .F(main_data_port_dat_w[110]),
    .I0(main_cpu_dbus_dat_w[14]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[110]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_110_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_109_s0 (
    .F(main_data_port_dat_w[109]),
    .I0(main_cpu_dbus_dat_w[13]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[109]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_109_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_108_s0 (
    .F(main_data_port_dat_w[108]),
    .I0(main_cpu_dbus_dat_w[12]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[108]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_108_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_107_s0 (
    .F(main_data_port_dat_w[107]),
    .I0(main_cpu_dbus_dat_w[11]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[107]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_107_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_106_s0 (
    .F(main_data_port_dat_w[106]),
    .I0(main_cpu_dbus_dat_w[10]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[106]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_106_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_105_s0 (
    .F(main_data_port_dat_w[105]),
    .I0(main_cpu_dbus_dat_w[9]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[105]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_105_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_104_s0 (
    .F(main_data_port_dat_w[104]),
    .I0(main_cpu_dbus_dat_w[8]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[104]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_104_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_103_s0 (
    .F(main_data_port_dat_w[103]),
    .I0(main_cpu_dbus_dat_w[7]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[103]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_103_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_102_s0 (
    .F(main_data_port_dat_w[102]),
    .I0(main_cpu_dbus_dat_w[6]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[102]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_102_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_101_s0 (
    .F(main_data_port_dat_w[101]),
    .I0(main_cpu_dbus_dat_w[5]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[101]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_101_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_100_s0 (
    .F(main_data_port_dat_w[100]),
    .I0(main_cpu_dbus_dat_w[4]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[100]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_100_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_99_s0 (
    .F(main_data_port_dat_w[99]),
    .I0(main_cpu_dbus_dat_w[3]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[99]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_99_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_98_s0 (
    .F(main_data_port_dat_w[98]),
    .I0(main_cpu_dbus_dat_w[2]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[98]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_98_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_97_s0 (
    .F(main_data_port_dat_w[97]),
    .I0(main_cpu_dbus_dat_w[1]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[97]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_97_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_96_s0 (
    .F(main_data_port_dat_w[96]),
    .I0(main_cpu_dbus_dat_w[0]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[96]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_96_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_95_s0 (
    .F(main_data_port_dat_w[95]),
    .I0(main_cpu_dbus_dat_w[31]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[95]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_95_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_94_s0 (
    .F(main_data_port_dat_w[94]),
    .I0(main_cpu_dbus_dat_w[30]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[94]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_94_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_93_s0 (
    .F(main_data_port_dat_w[93]),
    .I0(main_cpu_dbus_dat_w[29]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[93]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_93_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_92_s0 (
    .F(main_data_port_dat_w[92]),
    .I0(main_cpu_dbus_dat_w[28]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[92]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_92_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_91_s0 (
    .F(main_data_port_dat_w[91]),
    .I0(main_cpu_dbus_dat_w[27]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[91]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_91_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_90_s0 (
    .F(main_data_port_dat_w[90]),
    .I0(main_cpu_dbus_dat_w[26]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[90]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_90_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_89_s0 (
    .F(main_data_port_dat_w[89]),
    .I0(main_cpu_dbus_dat_w[25]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[89]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_89_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_88_s0 (
    .F(main_data_port_dat_w[88]),
    .I0(main_cpu_dbus_dat_w[24]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[88]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_88_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_87_s0 (
    .F(main_data_port_dat_w[87]),
    .I0(main_cpu_dbus_dat_w[23]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[87]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_87_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_86_s0 (
    .F(main_data_port_dat_w[86]),
    .I0(main_cpu_dbus_dat_w[22]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[86]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_86_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_85_s0 (
    .F(main_data_port_dat_w[85]),
    .I0(main_cpu_dbus_dat_w[21]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[85]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_85_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_84_s0 (
    .F(main_data_port_dat_w[84]),
    .I0(main_cpu_dbus_dat_w[20]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[84]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_84_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_83_s0 (
    .F(main_data_port_dat_w[83]),
    .I0(main_cpu_dbus_dat_w[19]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[83]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_83_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_82_s0 (
    .F(main_data_port_dat_w[82]),
    .I0(main_cpu_dbus_dat_w[18]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[82]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_82_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_81_s0 (
    .F(main_data_port_dat_w[81]),
    .I0(main_cpu_dbus_dat_w[17]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[81]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_81_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_80_s0 (
    .F(main_data_port_dat_w[80]),
    .I0(main_cpu_dbus_dat_w[16]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[80]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_80_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_79_s0 (
    .F(main_data_port_dat_w[79]),
    .I0(main_cpu_dbus_dat_w[15]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[79]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_79_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_78_s0 (
    .F(main_data_port_dat_w[78]),
    .I0(main_cpu_dbus_dat_w[14]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[78]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_78_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_77_s0 (
    .F(main_data_port_dat_w[77]),
    .I0(main_cpu_dbus_dat_w[13]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[77]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_77_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_76_s0 (
    .F(main_data_port_dat_w[76]),
    .I0(main_cpu_dbus_dat_w[12]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[76]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_76_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_75_s0 (
    .F(main_data_port_dat_w[75]),
    .I0(main_cpu_dbus_dat_w[11]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[75]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_75_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_74_s0 (
    .F(main_data_port_dat_w[74]),
    .I0(main_cpu_dbus_dat_w[10]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[74]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_74_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_73_s0 (
    .F(main_data_port_dat_w[73]),
    .I0(main_cpu_dbus_dat_w[9]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[73]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_73_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_72_s0 (
    .F(main_data_port_dat_w[72]),
    .I0(main_cpu_dbus_dat_w[8]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[72]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_72_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_71_s0 (
    .F(main_data_port_dat_w[71]),
    .I0(main_cpu_dbus_dat_w[7]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[71]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_71_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_70_s0 (
    .F(main_data_port_dat_w[70]),
    .I0(main_cpu_dbus_dat_w[6]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[70]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_70_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_69_s0 (
    .F(main_data_port_dat_w[69]),
    .I0(main_cpu_dbus_dat_w[5]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[69]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_69_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_68_s0 (
    .F(main_data_port_dat_w[68]),
    .I0(main_cpu_dbus_dat_w[4]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[68]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_68_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_67_s0 (
    .F(main_data_port_dat_w[67]),
    .I0(main_cpu_dbus_dat_w[3]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[67]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_67_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_66_s0 (
    .F(main_data_port_dat_w[66]),
    .I0(main_cpu_dbus_dat_w[2]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[66]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_66_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_65_s0 (
    .F(main_data_port_dat_w[65]),
    .I0(main_cpu_dbus_dat_w[1]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[65]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_65_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_64_s0 (
    .F(main_data_port_dat_w[64]),
    .I0(main_cpu_dbus_dat_w[0]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[64]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_64_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_63_s0 (
    .F(main_data_port_dat_w[63]),
    .I0(main_cpu_dbus_dat_w[31]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[63]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_63_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_62_s0 (
    .F(main_data_port_dat_w[62]),
    .I0(main_cpu_dbus_dat_w[30]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[62]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_62_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_61_s0 (
    .F(main_data_port_dat_w[61]),
    .I0(main_cpu_dbus_dat_w[29]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[61]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_61_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_60_s0 (
    .F(main_data_port_dat_w[60]),
    .I0(main_cpu_dbus_dat_w[28]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[60]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_60_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_59_s0 (
    .F(main_data_port_dat_w[59]),
    .I0(main_cpu_dbus_dat_w[27]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[59]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_59_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_58_s0 (
    .F(main_data_port_dat_w[58]),
    .I0(main_cpu_dbus_dat_w[26]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[58]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_58_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_57_s0 (
    .F(main_data_port_dat_w[57]),
    .I0(main_cpu_dbus_dat_w[25]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[57]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_57_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_56_s0 (
    .F(main_data_port_dat_w[56]),
    .I0(main_cpu_dbus_dat_w[24]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[56]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_56_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_55_s0 (
    .F(main_data_port_dat_w[55]),
    .I0(main_cpu_dbus_dat_w[23]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[55]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_55_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_54_s0 (
    .F(main_data_port_dat_w[54]),
    .I0(main_cpu_dbus_dat_w[22]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[54]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_54_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_53_s0 (
    .F(main_data_port_dat_w[53]),
    .I0(main_cpu_dbus_dat_w[21]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[53]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_53_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_52_s0 (
    .F(main_data_port_dat_w[52]),
    .I0(main_cpu_dbus_dat_w[20]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[52]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_52_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_51_s0 (
    .F(main_data_port_dat_w[51]),
    .I0(main_cpu_dbus_dat_w[19]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[51]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_51_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_50_s0 (
    .F(main_data_port_dat_w[50]),
    .I0(main_cpu_dbus_dat_w[18]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[50]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_50_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_49_s0 (
    .F(main_data_port_dat_w[49]),
    .I0(main_cpu_dbus_dat_w[17]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[49]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_49_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_48_s0 (
    .F(main_data_port_dat_w[48]),
    .I0(main_cpu_dbus_dat_w[16]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[48]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_48_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_47_s0 (
    .F(main_data_port_dat_w[47]),
    .I0(main_cpu_dbus_dat_w[15]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[47]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_47_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_46_s0 (
    .F(main_data_port_dat_w[46]),
    .I0(main_cpu_dbus_dat_w[14]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[46]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_46_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_45_s0 (
    .F(main_data_port_dat_w[45]),
    .I0(main_cpu_dbus_dat_w[13]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[45]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_45_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_44_s0 (
    .F(main_data_port_dat_w[44]),
    .I0(main_cpu_dbus_dat_w[12]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[44]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_44_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_43_s0 (
    .F(main_data_port_dat_w[43]),
    .I0(main_cpu_dbus_dat_w[11]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[43]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_43_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_42_s0 (
    .F(main_data_port_dat_w[42]),
    .I0(main_cpu_dbus_dat_w[10]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[42]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_42_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_41_s0 (
    .F(main_data_port_dat_w[41]),
    .I0(main_cpu_dbus_dat_w[9]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[41]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_41_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_40_s0 (
    .F(main_data_port_dat_w[40]),
    .I0(main_cpu_dbus_dat_w[8]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[40]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_40_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_39_s0 (
    .F(main_data_port_dat_w[39]),
    .I0(main_cpu_dbus_dat_w[7]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[39]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_39_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_38_s0 (
    .F(main_data_port_dat_w[38]),
    .I0(main_cpu_dbus_dat_w[6]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[38]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_38_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_37_s0 (
    .F(main_data_port_dat_w[37]),
    .I0(main_cpu_dbus_dat_w[5]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[37]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_37_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_36_s0 (
    .F(main_data_port_dat_w[36]),
    .I0(main_cpu_dbus_dat_w[4]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[36]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_36_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_35_s0 (
    .F(main_data_port_dat_w[35]),
    .I0(main_cpu_dbus_dat_w[3]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[35]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_35_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_34_s0 (
    .F(main_data_port_dat_w[34]),
    .I0(main_cpu_dbus_dat_w[2]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[34]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_34_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_33_s0 (
    .F(main_data_port_dat_w[33]),
    .I0(main_cpu_dbus_dat_w[1]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[33]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_33_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_32_s0 (
    .F(main_data_port_dat_w[32]),
    .I0(main_cpu_dbus_dat_w[0]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[32]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_32_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_31_s0 (
    .F(main_data_port_dat_w[31]),
    .I0(main_cpu_dbus_dat_w[31]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[31]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_31_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_30_s0 (
    .F(main_data_port_dat_w[30]),
    .I0(main_cpu_dbus_dat_w[30]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[30]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_30_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_29_s0 (
    .F(main_data_port_dat_w[29]),
    .I0(main_cpu_dbus_dat_w[29]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[29]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_29_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_28_s0 (
    .F(main_data_port_dat_w[28]),
    .I0(main_cpu_dbus_dat_w[28]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[28]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_28_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_27_s0 (
    .F(main_data_port_dat_w[27]),
    .I0(main_cpu_dbus_dat_w[27]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[27]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_27_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_26_s0 (
    .F(main_data_port_dat_w[26]),
    .I0(main_cpu_dbus_dat_w[26]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[26]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_26_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_25_s0 (
    .F(main_data_port_dat_w[25]),
    .I0(main_cpu_dbus_dat_w[25]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[25]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_25_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_24_s0 (
    .F(main_data_port_dat_w[24]),
    .I0(main_cpu_dbus_dat_w[24]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[24]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_24_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_23_s0 (
    .F(main_data_port_dat_w[23]),
    .I0(main_cpu_dbus_dat_w[23]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[23]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_23_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_22_s0 (
    .F(main_data_port_dat_w[22]),
    .I0(main_cpu_dbus_dat_w[22]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[22]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_22_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_21_s0 (
    .F(main_data_port_dat_w[21]),
    .I0(main_cpu_dbus_dat_w[21]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[21]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_21_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_20_s0 (
    .F(main_data_port_dat_w[20]),
    .I0(main_cpu_dbus_dat_w[20]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[20]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_20_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_19_s0 (
    .F(main_data_port_dat_w[19]),
    .I0(main_cpu_dbus_dat_w[19]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[19]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_19_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_18_s0 (
    .F(main_data_port_dat_w[18]),
    .I0(main_cpu_dbus_dat_w[18]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[18]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_18_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_17_s0 (
    .F(main_data_port_dat_w[17]),
    .I0(main_cpu_dbus_dat_w[17]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[17]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_17_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_16_s0 (
    .F(main_data_port_dat_w[16]),
    .I0(main_cpu_dbus_dat_w[16]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[16]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_16_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_15_s0 (
    .F(main_data_port_dat_w[15]),
    .I0(main_cpu_dbus_dat_w[15]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[15]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_15_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_14_s0 (
    .F(main_data_port_dat_w[14]),
    .I0(main_cpu_dbus_dat_w[14]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[14]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_14_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_13_s0 (
    .F(main_data_port_dat_w[13]),
    .I0(main_cpu_dbus_dat_w[13]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[13]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_13_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_12_s0 (
    .F(main_data_port_dat_w[12]),
    .I0(main_cpu_dbus_dat_w[12]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[12]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_12_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_11_s0 (
    .F(main_data_port_dat_w[11]),
    .I0(main_cpu_dbus_dat_w[11]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[11]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_11_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_10_s0 (
    .F(main_data_port_dat_w[10]),
    .I0(main_cpu_dbus_dat_w[10]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[10]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_10_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_9_s0 (
    .F(main_data_port_dat_w[9]),
    .I0(main_cpu_dbus_dat_w[9]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[9]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_9_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_8_s0 (
    .F(main_data_port_dat_w[8]),
    .I0(main_cpu_dbus_dat_w[8]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[8]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_8_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_7_s0 (
    .F(main_data_port_dat_w[7]),
    .I0(main_cpu_dbus_dat_w[7]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[7]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_7_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_6_s0 (
    .F(main_data_port_dat_w[6]),
    .I0(main_cpu_dbus_dat_w[6]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[6]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_6_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_5_s0 (
    .F(main_data_port_dat_w[5]),
    .I0(main_cpu_dbus_dat_w[5]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[5]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_5_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_4_s0 (
    .F(main_data_port_dat_w[4]),
    .I0(main_cpu_dbus_dat_w[4]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[4]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_4_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_3_s0 (
    .F(main_data_port_dat_w[3]),
    .I0(main_cpu_dbus_dat_w[3]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[3]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_3_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_2_s0 (
    .F(main_data_port_dat_w[2]),
    .I0(main_cpu_dbus_dat_w[2]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[2]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_2_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_1_s0 (
    .F(main_data_port_dat_w[1]),
    .I0(main_cpu_dbus_dat_w[1]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[1]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_1_s0.INIT=16'hF088;
  LUT4 main_data_port_dat_w_0_s0 (
    .F(main_data_port_dat_w[0]),
    .I0(main_cpu_dbus_dat_w[0]),
    .I1(main_data_port_dat_w_127_4),
    .I2(main_wishbone_bridge_rdata_converter_converter_source_payload_data[0]),
    .I3(main_data_port_dat_w_127_9) 
);
defparam main_data_port_dat_w_0_s0.INIT=16'hF088;
  LUT4 n11702_s0 (
    .F(n11702_3),
    .I0(n11702_4),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(main_wishbone_bridge_cmd_count[0]),
    .I3(n12862_6) 
);
defparam n11702_s0.INIT=16'hFF40;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s0 (
    .F(main_vfb_dma_fifo_syncfifo_re),
    .I0(main_vfb_dma_fifo_level0[14]),
    .I1(main_vfb_dma_fifo_syncfifo_re_4),
    .I2(main_vfb_dma_fifo_readable),
    .I3(main_vfb_dma_res_fifo_do_read_7) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s0.INIT=16'h0BBB;
  LUT4 main_vfb_cdc_cdc_graycounter0_q_next_binary_2_s0 (
    .F(main_vfb_cdc_cdc_graycounter0_q_next_binary[2]),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter0_ce),
    .I3(main_vfb_cdc_cdc_graycounter0_q_binary[2]) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_next_binary_2_s0.INIT=16'h7F80;
  LUT3 main_vfb_cdc_cdc_graycounter0_q_next_0_s0 (
    .F(main_vfb_cdc_cdc_graycounter0_q_next[0]),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter0_ce),
    .I2(main_vfb_cdc_cdc_graycounter0_q_binary[1]) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_next_0_s0.INIT=8'h1E;
  LUT4 main_vfb_cdc_cdc_graycounter0_q_next_1_s0 (
    .F(main_vfb_cdc_cdc_graycounter0_q_next[1]),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter0_ce),
    .I2(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I3(main_vfb_cdc_cdc_graycounter0_q_binary[2]) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_next_1_s0.INIT=16'h07F8;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_binary_2_s0 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next_binary[2]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter1_ce),
    .I3(main_vfb_cdc_cdc_graycounter1_q_binary[2]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_binary_2_s0.INIT=16'h7F80;
  LUT3 main_vfb_cdc_cdc_graycounter1_q_next_binary_1_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next_binary[1]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter1_ce),
    .I2(main_vfb_cdc_cdc_graycounter1_q_binary[1]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_binary_1_s1.INIT=8'h78;
  LUT4 clk_rise_s0 (
    .F(clk_rise),
    .I0(clk_rise_4),
    .I1(clk_rise_5),
    .I2(clk_rise_6),
    .I3(clk_rise_7) 
);
defparam clk_rise_s0.INIT=16'h1000;
  LUT4 n14702_s0 (
    .F(n14702_3),
    .I0(n14702_4),
    .I1(n14702_15),
    .I2(mosi_latch),
    .I3(n14702_6) 
);
defparam n14702_s0.INIT=16'hFFF8;
  LUT3 builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1_s1 (
    .F(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[1]) 
);
defparam builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1_s1.INIT=8'h10;
  LUT2 builder_csr_interconnect_dat_r_7_s0 (
    .F(builder_csr_interconnect_dat_r[7]),
    .I0(builder_csr_interconnect_dat_r_7_5),
    .I1(builder_csr_interconnect_dat_r_7_6) 
);
defparam builder_csr_interconnect_dat_r_7_s0.INIT=4'h7;
  LUT4 builder_csr_interconnect_dat_r_8_s0 (
    .F(builder_csr_interconnect_dat_r[8]),
    .I0(builder_csr_bankarray_interface7_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface9_bank_bus_dat_r[8]),
    .I3(builder_csr_interconnect_dat_r_8_5) 
);
defparam builder_csr_interconnect_dat_r_8_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_9_s0 (
    .F(builder_csr_interconnect_dat_r[9]),
    .I0(builder_csr_bankarray_interface7_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface9_bank_bus_dat_r[9]),
    .I3(builder_csr_interconnect_dat_r_9_5) 
);
defparam builder_csr_interconnect_dat_r_9_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_10_s0 (
    .F(builder_csr_interconnect_dat_r[10]),
    .I0(builder_csr_bankarray_interface7_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface9_bank_bus_dat_r[10]),
    .I3(builder_csr_interconnect_dat_r_10_5) 
);
defparam builder_csr_interconnect_dat_r_10_s0.INIT=16'hFEFF;
  LUT4 builder_csr_interconnect_dat_r_11_s0 (
    .F(builder_csr_interconnect_dat_r[11]),
    .I0(builder_csr_bankarray_interface7_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface8_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface9_bank_bus_dat_r[11]),
    .I3(builder_csr_interconnect_dat_r_11_5) 
);
defparam builder_csr_interconnect_dat_r_11_s0.INIT=16'hFEFF;
  LUT3 builder_csr_interconnect_dat_r_12_s0 (
    .F(builder_csr_interconnect_dat_r[12]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[12]),
    .I2(builder_csr_interconnect_dat_r_12_5) 
);
defparam builder_csr_interconnect_dat_r_12_s0.INIT=8'hEF;
  LUT3 builder_csr_interconnect_dat_r_13_s0 (
    .F(builder_csr_interconnect_dat_r[13]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[13]),
    .I2(builder_csr_interconnect_dat_r_13_5) 
);
defparam builder_csr_interconnect_dat_r_13_s0.INIT=8'hEF;
  LUT3 builder_csr_interconnect_dat_r_14_s0 (
    .F(builder_csr_interconnect_dat_r[14]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[14]),
    .I2(builder_csr_interconnect_dat_r_14_5) 
);
defparam builder_csr_interconnect_dat_r_14_s0.INIT=8'hEF;
  LUT3 builder_csr_interconnect_dat_r_15_s0 (
    .F(builder_csr_interconnect_dat_r[15]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[15]),
    .I2(builder_csr_interconnect_dat_r_15_5) 
);
defparam builder_csr_interconnect_dat_r_15_s0.INIT=8'hEF;
  LUT2 builder_csr_interconnect_dat_r_16_s0 (
    .F(builder_csr_interconnect_dat_r[16]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .I1(builder_csr_interconnect_dat_r_16_5) 
);
defparam builder_csr_interconnect_dat_r_16_s0.INIT=4'hB;
  LUT4 builder_csr_interconnect_dat_r_17_s0 (
    .F(builder_csr_interconnect_dat_r[17]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[17]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[17]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[17]) 
);
defparam builder_csr_interconnect_dat_r_17_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_18_s0 (
    .F(builder_csr_interconnect_dat_r[18]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[18]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[18]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[18]) 
);
defparam builder_csr_interconnect_dat_r_18_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_19_s0 (
    .F(builder_csr_interconnect_dat_r[19]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[19]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[19]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[19]) 
);
defparam builder_csr_interconnect_dat_r_19_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_20_s0 (
    .F(builder_csr_interconnect_dat_r[20]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[20]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[20]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[20]) 
);
defparam builder_csr_interconnect_dat_r_20_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_21_s0 (
    .F(builder_csr_interconnect_dat_r[21]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[21]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[21]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[21]) 
);
defparam builder_csr_interconnect_dat_r_21_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_22_s0 (
    .F(builder_csr_interconnect_dat_r[22]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[22]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[22]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[22]) 
);
defparam builder_csr_interconnect_dat_r_22_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_23_s0 (
    .F(builder_csr_interconnect_dat_r[23]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[23]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[23]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[23]) 
);
defparam builder_csr_interconnect_dat_r_23_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_24_s0 (
    .F(builder_csr_interconnect_dat_r[24]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[24]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[24]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[24]) 
);
defparam builder_csr_interconnect_dat_r_24_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_25_s0 (
    .F(builder_csr_interconnect_dat_r[25]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[25]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[25]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[25]) 
);
defparam builder_csr_interconnect_dat_r_25_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_26_s0 (
    .F(builder_csr_interconnect_dat_r[26]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[26]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[26]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[26]) 
);
defparam builder_csr_interconnect_dat_r_26_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_27_s0 (
    .F(builder_csr_interconnect_dat_r[27]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[27]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[27]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[27]) 
);
defparam builder_csr_interconnect_dat_r_27_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_28_s0 (
    .F(builder_csr_interconnect_dat_r[28]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[28]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[28]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[28]) 
);
defparam builder_csr_interconnect_dat_r_28_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_29_s0 (
    .F(builder_csr_interconnect_dat_r[29]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[29]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[29]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[29]) 
);
defparam builder_csr_interconnect_dat_r_29_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_30_s0 (
    .F(builder_csr_interconnect_dat_r[30]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[30]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[30]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[30]) 
);
defparam builder_csr_interconnect_dat_r_30_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_31_s0 (
    .F(builder_csr_interconnect_dat_r[31]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[31]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[31]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[31]) 
);
defparam builder_csr_interconnect_dat_r_31_s0.INIT=16'hFFFE;
  LUT4 builder_csr_interconnect_dat_r_0_s0 (
    .F(builder_csr_interconnect_dat_r[0]),
    .I0(builder_csr_interconnect_dat_r_0_4),
    .I1(builder_csr_interconnect_dat_r_0_5),
    .I2(builder_csr_bankarray_sel_r),
    .I3(builder_csr_interconnect_dat_r_0_6) 
);
defparam builder_csr_interconnect_dat_r_0_s0.INIT=16'h10FF;
  LUT3 builder_csr_interconnect_dat_r_1_s0 (
    .F(builder_csr_interconnect_dat_r[1]),
    .I0(builder_csr_interconnect_dat_r_1_4),
    .I1(builder_csr_bankarray_sel_r),
    .I2(builder_csr_interconnect_dat_r_1_5) 
);
defparam builder_csr_interconnect_dat_r_1_s0.INIT=8'h8F;
  LUT4 builder_csr_interconnect_dat_r_2_s0 (
    .F(builder_csr_interconnect_dat_r[2]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .I1(builder_csr_interconnect_dat_r_2_4),
    .I2(builder_csr_interconnect_dat_r_2_5),
    .I3(builder_csr_interconnect_dat_r_2_6) 
);
defparam builder_csr_interconnect_dat_r_2_s0.INIT=16'hEFFF;
  LUT4 builder_csr_interconnect_dat_r_3_s0 (
    .F(builder_csr_interconnect_dat_r[3]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I1(builder_csr_interconnect_dat_r_3_4),
    .I2(builder_csr_interconnect_dat_r_3_5),
    .I3(builder_csr_interconnect_dat_r_3_6) 
);
defparam builder_csr_interconnect_dat_r_3_s0.INIT=16'hEFFF;
  LUT4 builder_csr_interconnect_dat_r_4_s0 (
    .F(builder_csr_interconnect_dat_r[4]),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .I1(builder_csr_interconnect_dat_r_4_4),
    .I2(builder_csr_interconnect_dat_r_4_5),
    .I3(builder_csr_interconnect_dat_r_4_6) 
);
defparam builder_csr_interconnect_dat_r_4_s0.INIT=16'hEFFF;
  LUT4 builder_csr_interconnect_dat_r_5_s0 (
    .F(builder_csr_interconnect_dat_r[5]),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .I1(builder_csr_interconnect_dat_r_5_4),
    .I2(builder_csr_interconnect_dat_r_5_5),
    .I3(builder_csr_interconnect_dat_r_5_6) 
);
defparam builder_csr_interconnect_dat_r_5_s0.INIT=16'hEFFF;
  LUT4 builder_csr_interconnect_dat_r_6_s0 (
    .F(builder_csr_interconnect_dat_r[6]),
    .I0(builder_csr_interconnect_dat_r_6_4),
    .I1(builder_csr_interconnect_dat_r_6_5),
    .I2(builder_csr_interconnect_dat_r_6_6),
    .I3(builder_csr_interconnect_dat_r_6_7) 
);
defparam builder_csr_interconnect_dat_r_6_s0.INIT=16'h8FFF;
  LUT2 n34744_s0 (
    .F(n34744_3),
    .I0(builder_multiregimpl12_regs1),
    .I1(dvi_rst) 
);
defparam n34744_s0.INIT=4'hE;
  LUT4 n19210_s0 (
    .F(n19210_3),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I1(n19210_4),
    .I2(n19210_5),
    .I3(n19210_9) 
);
defparam n19210_s0.INIT=16'h004F;
  LUT4 n19444_s0 (
    .F(n19444_3),
    .I0(n19444_10),
    .I1(main_socbushandler_pipe_valid_source_valid),
    .I2(main_socbushandler_pipe_valid_sink_ready_4),
    .I3(main_socbushandler_pipe_valid_sink_ready_5) 
);
defparam n19444_s0.INIT=16'h0CAF;
  LUT4 n19945_s0 (
    .F(n19945_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I2(n19945_9),
    .I3(n19945_7) 
);
defparam n19945_s0.INIT=16'h00FE;
  LUT4 n34799_s0 (
    .F(n34799_3),
    .I0(n6502_11),
    .I1(n6782_5),
    .I2(n6502_5),
    .I3(n34799_4) 
);
defparam n34799_s0.INIT=16'h00FE;
  LUT4 n20123_s0 (
    .F(n20123_3),
    .I0(n20123_4),
    .I1(n20123_5),
    .I2(n20123_6),
    .I3(n20123_7) 
);
defparam n20123_s0.INIT=16'h0777;
  LUT2 n20175_s0 (
    .F(n20175_3),
    .I0(n20175_4),
    .I1(n20175_10) 
);
defparam n20175_s0.INIT=4'h4;
  LUT4 n20235_s0 (
    .F(n20235_3),
    .I0(n20235_4),
    .I1(n20235_5),
    .I2(n20123_6),
    .I3(n20123_7) 
);
defparam n20235_s0.INIT=16'h0777;
  LUT2 n20287_s0 (
    .F(n20287_3),
    .I0(n20175_4),
    .I1(n20287_8) 
);
defparam n20287_s0.INIT=4'h4;
  LUT2 n20839_s0 (
    .F(n20839_3),
    .I0(main_uart_rx_trigger_d),
    .I1(main_uart_rx_fifo_readable) 
);
defparam n20839_s0.INIT=4'h4;
  LUT3 n21007_s0 (
    .F(n21007_3),
    .I0(n21007_4),
    .I1(main_timer_load_storage[31]),
    .I2(main_timer_en_storage) 
);
defparam n21007_s0.INIT=8'h5C;
  LUT3 n21008_s0 (
    .F(n21008_3),
    .I0(main_timer_load_storage[30]),
    .I1(n21008_4),
    .I2(main_timer_en_storage) 
);
defparam n21008_s0.INIT=8'hCA;
  LUT3 n21009_s0 (
    .F(n21009_3),
    .I0(main_timer_load_storage[29]),
    .I1(n21009_4),
    .I2(main_timer_en_storage) 
);
defparam n21009_s0.INIT=8'hCA;
  LUT3 n21010_s0 (
    .F(n21010_3),
    .I0(main_timer_load_storage[28]),
    .I1(n21010_4),
    .I2(main_timer_en_storage) 
);
defparam n21010_s0.INIT=8'h3A;
  LUT3 n21011_s0 (
    .F(n21011_3),
    .I0(main_timer_load_storage[27]),
    .I1(n21011_4),
    .I2(main_timer_en_storage) 
);
defparam n21011_s0.INIT=8'hCA;
  LUT3 n21012_s0 (
    .F(n21012_3),
    .I0(main_timer_load_storage[26]),
    .I1(n21012_4),
    .I2(main_timer_en_storage) 
);
defparam n21012_s0.INIT=8'hCA;
  LUT3 n21013_s0 (
    .F(n21013_3),
    .I0(main_timer_load_storage[25]),
    .I1(n21013_4),
    .I2(main_timer_en_storage) 
);
defparam n21013_s0.INIT=8'hCA;
  LUT3 n21014_s0 (
    .F(n21014_3),
    .I0(main_timer_load_storage[24]),
    .I1(n21014_4),
    .I2(main_timer_en_storage) 
);
defparam n21014_s0.INIT=8'hCA;
  LUT3 n21015_s0 (
    .F(n21015_3),
    .I0(main_timer_load_storage[23]),
    .I1(n21015_4),
    .I2(main_timer_en_storage) 
);
defparam n21015_s0.INIT=8'hCA;
  LUT3 n21016_s0 (
    .F(n21016_3),
    .I0(main_timer_load_storage[22]),
    .I1(n21016_4),
    .I2(main_timer_en_storage) 
);
defparam n21016_s0.INIT=8'hCA;
  LUT3 n21017_s0 (
    .F(n21017_3),
    .I0(main_timer_load_storage[21]),
    .I1(n21017_4),
    .I2(main_timer_en_storage) 
);
defparam n21017_s0.INIT=8'hCA;
  LUT3 n21018_s0 (
    .F(n21018_3),
    .I0(main_timer_load_storage[20]),
    .I1(n21018_4),
    .I2(main_timer_en_storage) 
);
defparam n21018_s0.INIT=8'hCA;
  LUT3 n21019_s0 (
    .F(n21019_3),
    .I0(main_timer_load_storage[19]),
    .I1(n21019_4),
    .I2(main_timer_en_storage) 
);
defparam n21019_s0.INIT=8'hCA;
  LUT3 n21020_s0 (
    .F(n21020_3),
    .I0(main_timer_load_storage[18]),
    .I1(n21020_4),
    .I2(main_timer_en_storage) 
);
defparam n21020_s0.INIT=8'hCA;
  LUT3 n21021_s0 (
    .F(n21021_3),
    .I0(main_timer_load_storage[17]),
    .I1(n21021_4),
    .I2(main_timer_en_storage) 
);
defparam n21021_s0.INIT=8'hCA;
  LUT3 n21022_s0 (
    .F(n21022_3),
    .I0(main_timer_load_storage[16]),
    .I1(n21022_4),
    .I2(main_timer_en_storage) 
);
defparam n21022_s0.INIT=8'hCA;
  LUT3 n21023_s0 (
    .F(n21023_3),
    .I0(main_timer_load_storage[15]),
    .I1(n21023_4),
    .I2(main_timer_en_storage) 
);
defparam n21023_s0.INIT=8'hCA;
  LUT3 n21024_s0 (
    .F(n21024_3),
    .I0(main_timer_load_storage[14]),
    .I1(n21024_4),
    .I2(main_timer_en_storage) 
);
defparam n21024_s0.INIT=8'hCA;
  LUT3 n21025_s0 (
    .F(n21025_3),
    .I0(main_timer_load_storage[13]),
    .I1(n21025_4),
    .I2(main_timer_en_storage) 
);
defparam n21025_s0.INIT=8'hCA;
  LUT3 n21026_s0 (
    .F(n21026_3),
    .I0(main_timer_load_storage[12]),
    .I1(n21026_4),
    .I2(main_timer_en_storage) 
);
defparam n21026_s0.INIT=8'hCA;
  LUT3 n21027_s0 (
    .F(n21027_3),
    .I0(main_timer_load_storage[11]),
    .I1(n21027_4),
    .I2(main_timer_en_storage) 
);
defparam n21027_s0.INIT=8'hCA;
  LUT3 n21028_s0 (
    .F(n21028_3),
    .I0(main_timer_load_storage[10]),
    .I1(n21028_4),
    .I2(main_timer_en_storage) 
);
defparam n21028_s0.INIT=8'hCA;
  LUT3 n21029_s0 (
    .F(n21029_3),
    .I0(main_timer_load_storage[9]),
    .I1(n21029_4),
    .I2(main_timer_en_storage) 
);
defparam n21029_s0.INIT=8'hCA;
  LUT3 n21030_s0 (
    .F(n21030_3),
    .I0(main_timer_load_storage[8]),
    .I1(n21030_4),
    .I2(main_timer_en_storage) 
);
defparam n21030_s0.INIT=8'hCA;
  LUT3 n21031_s0 (
    .F(n21031_3),
    .I0(main_timer_load_storage[7]),
    .I1(n21031_4),
    .I2(main_timer_en_storage) 
);
defparam n21031_s0.INIT=8'hCA;
  LUT3 n21032_s0 (
    .F(n21032_3),
    .I0(main_timer_load_storage[6]),
    .I1(n21032_4),
    .I2(main_timer_en_storage) 
);
defparam n21032_s0.INIT=8'hCA;
  LUT3 n21033_s0 (
    .F(n21033_3),
    .I0(main_timer_load_storage[5]),
    .I1(n21033_4),
    .I2(main_timer_en_storage) 
);
defparam n21033_s0.INIT=8'hCA;
  LUT3 n21034_s0 (
    .F(n21034_3),
    .I0(main_timer_load_storage[4]),
    .I1(n21034_4),
    .I2(main_timer_en_storage) 
);
defparam n21034_s0.INIT=8'hCA;
  LUT3 n21035_s0 (
    .F(n21035_3),
    .I0(main_timer_load_storage[3]),
    .I1(n21035_4),
    .I2(main_timer_en_storage) 
);
defparam n21035_s0.INIT=8'hCA;
  LUT3 n21036_s0 (
    .F(n21036_3),
    .I0(main_timer_load_storage[2]),
    .I1(n21036_4),
    .I2(main_timer_en_storage) 
);
defparam n21036_s0.INIT=8'hCA;
  LUT3 n21037_s0 (
    .F(n21037_3),
    .I0(main_timer_load_storage[1]),
    .I1(n21037_4),
    .I2(main_timer_en_storage) 
);
defparam n21037_s0.INIT=8'hCA;
  LUT3 n21038_s0 (
    .F(n21038_3),
    .I0(main_timer_load_storage[0]),
    .I1(n21038_4),
    .I2(main_timer_en_storage) 
);
defparam n21038_s0.INIT=8'hCA;
  LUT4 n21145_s0 (
    .F(n21145_3),
    .I0(main_watchdog_cycles_storage[28]),
    .I1(main_watchdog_remaining_status[28]),
    .I2(n21145_4),
    .I3(n34864_5) 
);
defparam n21145_s0.INIT=16'hAA3C;
  LUT4 n21148_s0 (
    .F(n21148_3),
    .I0(main_watchdog_cycles_storage[25]),
    .I1(main_watchdog_remaining_status[25]),
    .I2(n21148_4),
    .I3(n34864_5) 
);
defparam n21148_s0.INIT=16'hAA3C;
  LUT4 n21149_s0 (
    .F(n21149_3),
    .I0(main_watchdog_cycles_storage[24]),
    .I1(main_watchdog_remaining_status[24]),
    .I2(n21149_4),
    .I3(n34864_5) 
);
defparam n21149_s0.INIT=16'hAA3C;
  LUT4 n21150_s0 (
    .F(n21150_3),
    .I0(main_watchdog_cycles_storage[23]),
    .I1(main_watchdog_remaining_status[23]),
    .I2(n21150_4),
    .I3(n34864_5) 
);
defparam n21150_s0.INIT=16'hAA3C;
  LUT4 n21153_s0 (
    .F(n21153_3),
    .I0(main_watchdog_cycles_storage[20]),
    .I1(main_watchdog_remaining_status[20]),
    .I2(n21153_7),
    .I3(n34864_5) 
);
defparam n21153_s0.INIT=16'hAA3C;
  LUT4 n21157_s0 (
    .F(n21157_3),
    .I0(main_watchdog_cycles_storage[16]),
    .I1(main_watchdog_remaining_status[16]),
    .I2(n21157_7),
    .I3(n34864_5) 
);
defparam n21157_s0.INIT=16'hAA3C;
  LUT4 n21160_s0 (
    .F(n21160_3),
    .I0(main_watchdog_cycles_storage[13]),
    .I1(main_watchdog_remaining_status[13]),
    .I2(n21160_4),
    .I3(n34864_5) 
);
defparam n21160_s0.INIT=16'hAA3C;
  LUT4 n21162_s0 (
    .F(n21162_3),
    .I0(main_watchdog_cycles_storage[11]),
    .I1(main_watchdog_remaining_status[11]),
    .I2(n21162_4),
    .I3(n34864_5) 
);
defparam n21162_s0.INIT=16'hAA3C;
  LUT4 n21163_s0 (
    .F(n21163_3),
    .I0(main_watchdog_cycles_storage[10]),
    .I1(main_watchdog_remaining_status[10]),
    .I2(n21163_4),
    .I3(n34864_5) 
);
defparam n21163_s0.INIT=16'hAA3C;
  LUT4 n21165_s0 (
    .F(n21165_3),
    .I0(main_watchdog_cycles_storage[8]),
    .I1(main_watchdog_remaining_status[8]),
    .I2(n21165_4),
    .I3(n34864_5) 
);
defparam n21165_s0.INIT=16'hAA3C;
  LUT4 n21166_s0 (
    .F(n21166_3),
    .I0(main_watchdog_cycles_storage[7]),
    .I1(main_watchdog_remaining_status[7]),
    .I2(n21166_4),
    .I3(n34864_5) 
);
defparam n21166_s0.INIT=16'hAA3C;
  LUT4 n21168_s0 (
    .F(n21168_3),
    .I0(main_watchdog_cycles_storage[5]),
    .I1(main_watchdog_remaining_status[5]),
    .I2(n21168_4),
    .I3(n34864_5) 
);
defparam n21168_s0.INIT=16'hAA3C;
  LUT4 n21169_s0 (
    .F(n21169_3),
    .I0(main_watchdog_cycles_storage[4]),
    .I1(main_watchdog_remaining_status[4]),
    .I2(n21169_4),
    .I3(n34864_5) 
);
defparam n21169_s0.INIT=16'hAA3C;
  LUT4 n21171_s0 (
    .F(n21171_3),
    .I0(main_watchdog_cycles_storage[2]),
    .I1(main_watchdog_remaining_status[2]),
    .I2(n21171_4),
    .I3(n34864_5) 
);
defparam n21171_s0.INIT=16'hAA3C;
  LUT4 n21172_s0 (
    .F(n21172_3),
    .I0(main_watchdog_cycles_storage[1]),
    .I1(main_watchdog_remaining_status[1]),
    .I2(main_watchdog_remaining_status[0]),
    .I3(n34864_5) 
);
defparam n21172_s0.INIT=16'hAAC3;
  LUT4 n21141_s0 (
    .F(n21141_3),
    .I0(main_watchdog_remaining_status[30]),
    .I1(main_watchdog_remaining_status[31]),
    .I2(n21145_4),
    .I3(n21141_4) 
);
defparam n21141_s0.INIT=16'h1000;
  LUT3 n34893_s0 (
    .F(n34893_3),
    .I0(main_sdram_bankmachine0_twtpcon_ready),
    .I1(main_sdram_bankmachine0_twtpcon_count[1]),
    .I2(main_sdram_bankmachine0_twtpcon_count[0]) 
);
defparam n34893_s0.INIT=8'h10;
  LUT3 n34894_s0 (
    .F(n34894_3),
    .I0(main_sdram_bankmachine0_trccon_ready),
    .I1(main_sdram_bankmachine0_trccon_count[1]),
    .I2(main_sdram_bankmachine0_trccon_count[0]) 
);
defparam n34894_s0.INIT=8'h10;
  LUT3 n34895_s0 (
    .F(n34895_3),
    .I0(main_sdram_bankmachine0_trascon_ready),
    .I1(main_sdram_bankmachine0_trascon_count[1]),
    .I2(main_sdram_bankmachine0_trascon_count[0]) 
);
defparam n34895_s0.INIT=8'h10;
  LUT3 n34922_s0 (
    .F(n34922_3),
    .I0(main_sdram_bankmachine1_twtpcon_ready),
    .I1(main_sdram_bankmachine1_twtpcon_count[1]),
    .I2(main_sdram_bankmachine1_twtpcon_count[0]) 
);
defparam n34922_s0.INIT=8'h10;
  LUT3 n34923_s0 (
    .F(n34923_3),
    .I0(main_sdram_bankmachine1_trccon_ready),
    .I1(main_sdram_bankmachine1_trccon_count[1]),
    .I2(main_sdram_bankmachine1_trccon_count[0]) 
);
defparam n34923_s0.INIT=8'h10;
  LUT3 n34924_s0 (
    .F(n34924_3),
    .I0(main_sdram_bankmachine1_trascon_ready),
    .I1(main_sdram_bankmachine1_trascon_count[1]),
    .I2(main_sdram_bankmachine1_trascon_count[0]) 
);
defparam n34924_s0.INIT=8'h10;
  LUT3 n34951_s0 (
    .F(n34951_3),
    .I0(main_sdram_bankmachine2_twtpcon_ready),
    .I1(main_sdram_bankmachine2_twtpcon_count[1]),
    .I2(main_sdram_bankmachine2_twtpcon_count[0]) 
);
defparam n34951_s0.INIT=8'h10;
  LUT3 n34952_s0 (
    .F(n34952_3),
    .I0(main_sdram_bankmachine2_trccon_ready),
    .I1(main_sdram_bankmachine2_trccon_count[1]),
    .I2(main_sdram_bankmachine2_trccon_count[0]) 
);
defparam n34952_s0.INIT=8'h10;
  LUT3 n34953_s0 (
    .F(n34953_3),
    .I0(main_sdram_bankmachine2_trascon_ready),
    .I1(main_sdram_bankmachine2_trascon_count[1]),
    .I2(main_sdram_bankmachine2_trascon_count[0]) 
);
defparam n34953_s0.INIT=8'h10;
  LUT3 n34980_s0 (
    .F(n34980_3),
    .I0(main_sdram_bankmachine3_twtpcon_ready),
    .I1(main_sdram_bankmachine3_twtpcon_count[1]),
    .I2(main_sdram_bankmachine3_twtpcon_count[0]) 
);
defparam n34980_s0.INIT=8'h10;
  LUT3 n34981_s0 (
    .F(n34981_3),
    .I0(main_sdram_bankmachine3_trccon_ready),
    .I1(main_sdram_bankmachine3_trccon_count[1]),
    .I2(main_sdram_bankmachine3_trccon_count[0]) 
);
defparam n34981_s0.INIT=8'h10;
  LUT3 n34982_s0 (
    .F(n34982_3),
    .I0(main_sdram_bankmachine3_trascon_ready),
    .I1(main_sdram_bankmachine3_trascon_count[1]),
    .I2(main_sdram_bankmachine3_trascon_count[0]) 
);
defparam n34982_s0.INIT=8'h10;
  LUT2 n22176_s0 (
    .F(n22176_3),
    .I0(main_sdram_trrdcon_ready),
    .I1(main_sdram_trrdcon_count) 
);
defparam n22176_s0.INIT=4'h9;
  LUT3 n34992_s0 (
    .F(n34992_3),
    .I0(main_sdram_trrdcon_ready),
    .I1(main_sdram_trrdcon_count),
    .I2(n34992_6) 
);
defparam n34992_s0.INIT=8'hF4;
  LUT2 n22185_s0 (
    .F(n22185_3),
    .I0(main_sdram_tccdcon_ready),
    .I1(main_sdram_tccdcon_count) 
);
defparam n22185_s0.INIT=4'h9;
  LUT3 n34994_s0 (
    .F(n34994_3),
    .I0(main_sdram_tccdcon_ready),
    .I1(main_sdram_tccdcon_count),
    .I2(n34994_4) 
);
defparam n34994_s0.INIT=8'hF4;
  LUT3 n34995_s1 (
    .F(n34995_4),
    .I0(main_sdram_twtrcon_ready),
    .I1(main_sdram_twtrcon_count[1]),
    .I2(main_sdram_twtrcon_count[0]) 
);
defparam n34995_s1.INIT=8'h10;
  LUT3 n34996_s0 (
    .F(n22447_3),
    .I0(builder_basesoc_new_master_rdata_valid2),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I2(main_wishbone_bridge_rdata_converter_converter_demux[1]) 
);
defparam n34996_s0.INIT=8'h80;
  LUT4 n22212_s0 (
    .F(n22212_3),
    .I0(n22212_14),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(n22212_5),
    .I3(n22212_6) 
);
defparam n22212_s0.INIT=16'hF2FF;
  LUT3 n35031_s1 (
    .F(n35031_4),
    .I0(builder_basesoc_spimaster_state[1]),
    .I1(builder_basesoc_spimaster_state[0]),
    .I2(n35031_5) 
);
defparam n35031_s1.INIT=8'hE0;
  LUT4 n22223_s0 (
    .F(n22223_3),
    .I0(n22212_14),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(n22223_4),
    .I3(n22223_5) 
);
defparam n22223_s0.INIT=16'hF8FF;
  LUT4 n22234_s0 (
    .F(n22234_3),
    .I0(n22234_4),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(n22234_5),
    .I3(n22234_6) 
);
defparam n22234_s0.INIT=16'hF2FF;
  LUT4 n22245_s0 (
    .F(n22245_3),
    .I0(n22234_4),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(n22245_4),
    .I3(n22245_5) 
);
defparam n22245_s0.INIT=16'hF8FF;
  LUT3 n22984_s0 (
    .F(n22984_3),
    .I0(spisdcard_mosi_d),
    .I1(spisdcard_miso_d),
    .I2(loopback_storage) 
);
defparam n22984_s0.INIT=8'hAC;
  LUT2 n35256_s0 (
    .F(n35256_3),
    .I0(sys_rst),
    .I1(n35256_6) 
);
defparam n35256_s0.INIT=4'hE;
  LUT2 n35260_s0 (
    .F(n35260_3),
    .I0(sys_rst),
    .I1(n35260_4) 
);
defparam n35260_s0.INIT=4'hE;
  LUT2 n35261_s0 (
    .F(n35261_3),
    .I0(sys_rst),
    .I1(n35261_6) 
);
defparam n35261_s0.INIT=4'hE;
  LUT2 n35264_s0 (
    .F(n35264_3),
    .I0(sys_rst),
    .I1(n34992_6) 
);
defparam n35264_s0.INIT=4'hE;
  LUT2 n35266_s0 (
    .F(n35266_3),
    .I0(sys_rst),
    .I1(n35266_6) 
);
defparam n35266_s0.INIT=4'hE;
  LUT2 n35272_s1 (
    .F(n35272_4),
    .I0(sys_rst),
    .I1(main_vfb_litedramdmareader_enable_storage) 
);
defparam n35272_s1.INIT=4'hB;
  LUT3 n35301_s0 (
    .F(n35301_3),
    .I0(clk_rise),
    .I1(n35031_5),
    .I2(sys_rst) 
);
defparam n35301_s0.INIT=8'hF4;
  LUT3 n28861_s1 (
    .F(n28861_4),
    .I0(main_phase_sel),
    .I1(main_phase_sys2x),
    .I2(main_phase_sys) 
);
defparam n28861_s1.INIT=8'h14;
  LUT4 n34979_s1 (
    .F(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine3_state[2]),
    .I1(main_sdram_bankmachine3_trccon_ready),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam n34979_s1.INIT=16'h4000;
  LUT4 n34950_s1 (
    .F(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(main_sdram_bankmachine2_trccon_ready),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam n34950_s1.INIT=16'h4000;
  LUT4 n30657_s0 (
    .F(n30657_3),
    .I0(main_phase_sel),
    .I1(main_sdram_dfi_p0_wrdata_en),
    .I2(main_wr_data_en_d),
    .I3(main_full_rate_phy_dfi_p0_wrdata_15_6) 
);
defparam n30657_s0.INIT=16'hF400;
  LUT3 n30705_s1 (
    .F(n30705_5),
    .I0(main_wr_data_en_d),
    .I1(n7824_5),
    .I2(n7824_6) 
);
defparam n30705_s1.INIT=8'h01;
  LUT3 builder_wishbone2axi0_next_state_0_s7 (
    .F(builder_wishbone2axi0_next_state[0]),
    .I0(builder_wishbone2axi0_next_state_0_14),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_next_state_1_19) 
);
defparam builder_wishbone2axi0_next_state_0_s7.INIT=8'hE0;
  LUT3 main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s6 (
    .F(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0),
    .I0(n20175_4),
    .I1(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s6.INIT=8'hF4;
  LUT4 main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_s5 (
    .F(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0),
    .I0(n20175_4),
    .I1(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_11) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_s5.INIT=16'hFFF4;
  LUT4 builder_wishbone2axi1_next_state_0_s7 (
    .F(builder_wishbone2axi1_next_state[0]),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(builder_fsm0_state),
    .I2(builder_wishbone2axi1_next_state_0_13),
    .I3(builder_wishbone2axi1_state[0]) 
);
defparam builder_wishbone2axi1_next_state_0_s7.INIT=16'h440F;
  LUT3 main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s6 (
    .F(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0),
    .I0(n20175_4),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14) 
);
defparam main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s6.INIT=8'hF4;
  LUT4 main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_s5 (
    .F(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0),
    .I0(n20175_4),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14),
    .I3(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_11) 
);
defparam main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_s5.INIT=16'hFFF4;
  LUT4 builder_axi2axilite0_next_state_1_s7 (
    .F(builder_axi2axilite0_next_state[1]),
    .I0(builder_axi2axilite0_next_state_1_15),
    .I1(builder_axi2axilite0_next_state_1_20),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_axi2axilite0_next_state_1_s7.INIT=16'h00F4;
  LUT4 builder_axi2axilite0_next_state_0_s6 (
    .F(builder_axi2axilite0_next_state[0]),
    .I0(builder_axi2axilite0_next_state_0_12),
    .I1(builder_axi2axilite0_next_state_1_15),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam builder_axi2axilite0_next_state_0_s6.INIT=16'h05FC;
  LUT4 main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s6 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0),
    .I0(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I1(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_14),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I3(main_basesoc_socbushandler_pipe_valid_source_valid) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s6.INIT=16'h8000;
  LUT3 main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value_ce0_s5 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value_ce0),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_axi2axilite0_state[1]),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value_ce0_s5.INIT=8'h71;
  LUT3 builder_axi2axilite1_next_state_1_s7 (
    .F(builder_axi2axilite1_next_state[1]),
    .I0(builder_axi2axilite1_next_state_1_15),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_state[0]) 
);
defparam builder_axi2axilite1_next_state_1_s7.INIT=8'h0E;
  LUT4 builder_axi2axilite1_next_state_0_s6 (
    .F(builder_axi2axilite1_next_state[0]),
    .I0(builder_axi2axilite1_next_state_0_12),
    .I1(builder_axi2axilite1_next_state_0_13),
    .I2(builder_axi2axilite1_state[1]),
    .I3(builder_axi2axilite1_state[0]) 
);
defparam builder_axi2axilite1_next_state_0_s6.INIT=16'h05FC;
  LUT3 main_socbushandler_cmd_done_axi2axilite1_next_value_ce0_s5 (
    .F(main_socbushandler_cmd_done_axi2axilite1_next_value_ce0),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_socbushandler_cmd_done_axi2axilite1_next_value0) 
);
defparam main_socbushandler_cmd_done_axi2axilite1_next_value_ce0_s5.INIT=8'h71;
  LUT4 builder_axi2axilite_next_state_0_s6 (
    .F(builder_axi2axilite_next_state[0]),
    .I0(builder_axi2axilite_next_state_0_12),
    .I1(builder_axi2axilite_state[0]),
    .I2(builder_axi2axilite_next_state_0_13),
    .I3(builder_axi2axilite_state[1]) 
);
defparam builder_axi2axilite_next_state_0_s6.INIT=16'h030E;
  LUT4 builder_axi2axilite2_next_state_1_s7 (
    .F(builder_axi2axilite2_next_state[1]),
    .I0(builder_axi2axilite2_next_state_1_15),
    .I1(builder_axi2axilite2_next_state_1_19),
    .I2(builder_axi2axilite2_state[1]),
    .I3(builder_axi2axilite2_state[0]) 
);
defparam builder_axi2axilite2_next_state_1_s7.INIT=16'h00F4;
  LUT4 builder_axi2axilite2_next_state_0_s6 (
    .F(builder_axi2axilite2_next_state[0]),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I1(builder_axi2axilite2_next_state_1_15),
    .I2(builder_axi2axilite2_state[1]),
    .I3(builder_axi2axilite2_state[0]) 
);
defparam builder_axi2axilite2_next_state_0_s6.INIT=16'h05FC;
  LUT3 builder_basesoc_bankmachine0_next_state_2_s9 (
    .F(builder_basesoc_bankmachine0_next_state[2]),
    .I0(builder_basesoc_bankmachine0_next_state_2_15),
    .I1(builder_basesoc_bankmachine0_next_state_2_16),
    .I2(builder_basesoc_bankmachine0_next_state_1_22) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s9.INIT=8'h10;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s13 (
    .F(builder_basesoc_bankmachine0_next_state[1]),
    .I0(builder_basesoc_bankmachine0_next_state_1_23),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]),
    .I3(builder_basesoc_bankmachine0_state[0]) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine0_next_state_0_s13 (
    .F(builder_basesoc_bankmachine0_next_state[0]),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(builder_basesoc_bankmachine0_next_state_0_21),
    .I2(builder_basesoc_bankmachine0_state[0]),
    .I3(builder_basesoc_bankmachine0_state[1]) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s13.INIT=16'hCDFC;
  LUT4 builder_basesoc_bankmachine1_next_state_2_s9 (
    .F(builder_basesoc_bankmachine1_next_state[2]),
    .I0(builder_basesoc_bankmachine1_next_state_2_15),
    .I1(builder_basesoc_bankmachine1_next_state_1_22),
    .I2(builder_basesoc_bankmachine1_next_state_2_16),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s9.INIT=16'h0C05;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s13 (
    .F(builder_basesoc_bankmachine1_next_state[1]),
    .I0(builder_basesoc_bankmachine1_next_state_1_23),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s13 (
    .F(builder_basesoc_bankmachine1_next_state[0]),
    .I0(builder_basesoc_bankmachine1_next_state_0_21),
    .I1(builder_basesoc_bankmachine1_next_state_0_22),
    .I2(builder_basesoc_bankmachine1_next_state_0_23),
    .I3(builder_basesoc_bankmachine1_next_state_0_24) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s13.INIT=16'h10FF;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s9 (
    .F(builder_basesoc_bankmachine2_next_state[2]),
    .I0(builder_basesoc_bankmachine2_next_state_2_15),
    .I1(builder_basesoc_bankmachine2_next_state_2_16),
    .I2(builder_basesoc_bankmachine2_next_state_2_17),
    .I3(builder_basesoc_bankmachine2_next_state_2_18) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s9.INIT=16'h001F;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s13 (
    .F(builder_basesoc_bankmachine2_next_state[1]),
    .I0(builder_basesoc_bankmachine2_next_state_1_23),
    .I1(main_sdram_bankmachine2_row_opened),
    .I2(builder_basesoc_bankmachine2_next_state_1_33),
    .I3(builder_basesoc_bankmachine2_next_state_1_25) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s13.INIT=16'hFFB0;
  LUT4 builder_basesoc_bankmachine2_next_state_0_s13 (
    .F(builder_basesoc_bankmachine2_next_state[0]),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(builder_basesoc_bankmachine2_next_state_0_21),
    .I2(builder_basesoc_bankmachine2_state[0]),
    .I3(builder_basesoc_bankmachine2_state[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s13.INIT=16'hCDFC;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s9 (
    .F(builder_basesoc_bankmachine3_next_state[2]),
    .I0(builder_basesoc_bankmachine3_next_state_2_25),
    .I1(builder_basesoc_bankmachine3_next_state_2_16),
    .I2(builder_basesoc_bankmachine3_next_state_2_17),
    .I3(builder_basesoc_bankmachine3_next_state_1_29) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s9.INIT=16'h0D00;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s13 (
    .F(builder_basesoc_bankmachine3_next_state[1]),
    .I0(builder_basesoc_bankmachine3_next_state_1_23),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]),
    .I3(builder_basesoc_bankmachine3_state[0]) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s13.INIT=16'hBC02;
  LUT4 builder_basesoc_bankmachine3_next_state_0_s13 (
    .F(builder_basesoc_bankmachine3_next_state[0]),
    .I0(builder_basesoc_bankmachine3_state[2]),
    .I1(builder_basesoc_bankmachine3_next_state_0_21),
    .I2(builder_basesoc_bankmachine3_state[0]),
    .I3(builder_basesoc_bankmachine3_state[1]) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s13.INIT=16'hCDFC;
  LUT3 builder_basesoc_fullmemorywe_next_state_1_s10 (
    .F(builder_basesoc_fullmemorywe_next_state_1_15),
    .I0(n11485_3),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_fullmemorywe_state[0]) 
);
defparam builder_basesoc_fullmemorywe_next_state_1_s10.INIT=8'h2C;
  LUT4 builder_basesoc_fullmemorywe_next_state_0_s3 (
    .F(builder_basesoc_fullmemorywe_next_state[0]),
    .I0(builder_basesoc_fullmemorywe_next_state_0_8),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_fullmemorywe_state_1_8),
    .I3(builder_basesoc_fullmemorywe_state[0]) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s3.INIT=16'hEEF0;
  LUT2 builder_basesoc_spimaster_next_state_1_s6 (
    .F(builder_basesoc_spimaster_next_state[1]),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]) 
);
defparam builder_basesoc_spimaster_next_state_1_s6.INIT=4'h6;
  LUT4 builder_sync_rhs_self1_10_s4 (
    .F(builder_sync_rhs_self1[10]),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_sync_rhs_self1_10_10),
    .I2(main_sdram_cmd_payload_a[10]),
    .I3(builder_sync_rhs_self1_10_11) 
);
defparam builder_sync_rhs_self1_10_s4.INIT=16'hFF40;
  LUT3 n22479_s1 (
    .F(n22479_4),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I1(builder_basesoc_new_master_rdata_valid2),
    .I2(main_wishbone_bridge_rdata_converter_converter_demux[1]) 
);
defparam n22479_s1.INIT=8'h40;
  LUT3 n22511_s1 (
    .F(n22511_4),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[1]),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I2(builder_basesoc_new_master_rdata_valid2) 
);
defparam n22511_s1.INIT=8'h40;
  LUT3 n22543_s1 (
    .F(n22543_4),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[1]),
    .I2(builder_basesoc_new_master_rdata_valid2) 
);
defparam n22543_s1.INIT=8'h10;
  LUT4 main_por_count_15_s3 (
    .F(main_por_count_15_8),
    .I0(main_por_count_15_9),
    .I1(main_por_count_15_10),
    .I2(main_por_count_15_11),
    .I3(main_por_count_15_12) 
);
defparam main_por_count_15_s3.INIT=16'h7FFF;
  LUT4 n26184_s1 (
    .F(n26184_4),
    .I0(n26184_5),
    .I1(n20123_6),
    .I2(n26184_6),
    .I3(sys_rst) 
);
defparam n26184_s1.INIT=16'hFF07;
  LUT2 n24565_s1 (
    .F(n24565_4),
    .I0(sys_rst),
    .I1(builder_basesoc_rs232phytx_state) 
);
defparam n24565_s1.INIT=4'hB;
  LUT2 n24566_s1 (
    .F(n24566_4),
    .I0(sys_rst),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam n24566_s1.INIT=4'hB;
  LUT2 n24893_s1 (
    .F(n24893_4),
    .I0(sys_rst),
    .I1(main_leds_done) 
);
defparam n24893_s1.INIT=4'hE;
  LUT3 n25021_s1 (
    .F(n25021_4),
    .I0(n25021_7),
    .I1(main_sdram_cmd_payload_cas),
    .I2(n34994_4) 
);
defparam n25021_s1.INIT=8'h07;
  LUT2 n25023_s1 (
    .F(n25023_4),
    .I0(main_sdram_cmd_payload_a[10]),
    .I1(n25021_7) 
);
defparam n25023_s1.INIT=4'h7;
  LUT3 n25024_s1 (
    .F(n25024_4),
    .I0(n25021_7),
    .I1(main_sdram_cmd_payload_we),
    .I2(n35266_6) 
);
defparam n25024_s1.INIT=8'h07;
  LUT4 n25044_s1 (
    .F(n25044_4),
    .I0(n25044_5),
    .I1(n25044_6),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_choose_cmd_ce_4) 
);
defparam n25044_s1.INIT=16'h3AFF;
  LUT3 n25045_s1 (
    .F(n25045_4),
    .I0(n25045_5),
    .I1(main_sdram_choose_cmd_ce_5),
    .I2(n25045_6) 
);
defparam n25045_s1.INIT=8'hDF;
  LUT4 n25891_s1 (
    .F(n25891_4),
    .I0(n35031_5),
    .I1(builder_basesoc_spimaster_state[0]),
    .I2(n25891_5),
    .I3(cs_storage[0]) 
);
defparam n25891_s1.INIT=16'h70FF;
  LUT4 main_rx_phase_31_s4 (
    .F(main_rx_phase_31_9),
    .I0(main_rx_phase_31_10),
    .I1(main_rx_phase_31_11),
    .I2(main_rx_phase[31]),
    .I3(builder_basesoc_rs232phyrx_state) 
);
defparam main_rx_phase_31_s4.INIT=16'hB4FF;
  LUT2 main_tx_phase_2_s4 (
    .F(main_tx_phase_2_9),
    .I0(builder_basesoc_rs232phytx_state),
    .I1(main_tx_phase[2]) 
);
defparam main_tx_phase_2_s4.INIT=4'h7;
  LUT4 main_tx_phase_5_s4 (
    .F(main_tx_phase_5_9),
    .I0(main_tx_phase[4]),
    .I1(main_tx_phase_4_10),
    .I2(main_tx_phase[5]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_5_s4.INIT=16'hE1FF;
  LUT3 main_tx_phase_7_s4 (
    .F(main_tx_phase_7_9),
    .I0(main_tx_phase[7]),
    .I1(main_tx_phase_7_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_7_s4.INIT=8'h9F;
  LUT3 main_tx_phase_9_s4 (
    .F(main_tx_phase_9_9),
    .I0(main_tx_phase[9]),
    .I1(main_tx_phase_9_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_9_s4.INIT=8'h9F;
  LUT4 main_tx_phase_10_s4 (
    .F(main_tx_phase_10_9),
    .I0(main_tx_phase[9]),
    .I1(main_tx_phase_9_10),
    .I2(main_tx_phase[10]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_10_s4.INIT=16'hE1FF;
  LUT4 main_tx_phase_11_s4 (
    .F(main_tx_phase_11_9),
    .I0(main_tx_phase_9_10),
    .I1(main_tx_phase_11_10),
    .I2(main_tx_phase[11]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_11_s4.INIT=16'hB4FF;
  LUT3 main_tx_phase_12_s4 (
    .F(main_tx_phase_12_9),
    .I0(main_tx_phase[12]),
    .I1(main_tx_phase_12_15),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_12_s4.INIT=8'h6F;
  LUT4 main_tx_phase_13_s4 (
    .F(main_tx_phase_13_9),
    .I0(main_tx_phase[12]),
    .I1(main_tx_phase_12_15),
    .I2(main_tx_phase[13]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_13_s4.INIT=16'hB4FF;
  LUT4 main_tx_phase_14_s4 (
    .F(main_tx_phase_14_9),
    .I0(main_tx_phase_12_15),
    .I1(main_tx_phase_14_10),
    .I2(main_tx_phase[14]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_14_s4.INIT=16'h78FF;
  LUT4 main_tx_phase_15_s4 (
    .F(main_tx_phase_15_9),
    .I0(main_tx_phase_12_15),
    .I1(main_tx_phase_15_12),
    .I2(main_tx_phase[15]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_15_s4.INIT=16'h78FF;
  LUT3 main_tx_phase_17_s4 (
    .F(main_tx_phase_17_9),
    .I0(main_tx_phase[17]),
    .I1(main_tx_phase_17_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_17_s4.INIT=8'h9F;
  LUT4 main_tx_phase_18_s4 (
    .F(main_tx_phase_18_9),
    .I0(main_tx_phase[17]),
    .I1(main_tx_phase_17_10),
    .I2(main_tx_phase[18]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_18_s4.INIT=16'hE1FF;
  LUT3 main_tx_phase_20_s4 (
    .F(main_tx_phase_20_9),
    .I0(main_tx_phase[20]),
    .I1(main_tx_phase_20_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_20_s4.INIT=8'h9F;
  LUT3 main_tx_phase_23_s4 (
    .F(main_tx_phase_23_9),
    .I0(main_tx_phase[23]),
    .I1(main_tx_phase_23_10),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_23_s4.INIT=8'h9F;
  LUT4 builder_rr_write_grant_s2 (
    .F(builder_rr_write_grant_6),
    .I0(builder_rr_write_grant_7),
    .I1(builder_rr_write_grant_8),
    .I2(builder_rr_write_grant_9),
    .I3(builder_rr_write_grant_10) 
);
defparam builder_rr_write_grant_s2.INIT=16'h4000;
  LUT4 builder_rr_read_grant_s2 (
    .F(builder_rr_read_grant_6),
    .I0(builder_rr_read_grant_14),
    .I1(builder_rr_read_grant_8),
    .I2(builder_rr_read_grant_9),
    .I3(n26204_5) 
);
defparam builder_rr_read_grant_s2.INIT=16'h4000;
  LUT4 builder_wr_lock_counter_7_s4 (
    .F(builder_wr_lock_counter_7_8),
    .I0(n6502_4),
    .I1(builder_wr_lock_counter_7_14),
    .I2(builder_wr_lock_counter_7_10),
    .I3(n20123_3) 
);
defparam builder_wr_lock_counter_7_s4.INIT=16'hFF01;
  LUT4 builder_rd_lock_counter_7_s4 (
    .F(builder_rd_lock_counter_7_8),
    .I0(builder_rd_lock_counter_7_9),
    .I1(builder_rd_lock_counter_7_22),
    .I2(n20175_4),
    .I3(n20175_10) 
);
defparam builder_rd_lock_counter_7_s4.INIT=16'h8F88;
  LUT4 builder_axirequestcounter0_counter_7_s4 (
    .F(builder_axirequestcounter0_counter_7_8),
    .I0(n6502_4),
    .I1(builder_axirequestcounter0_empty),
    .I2(builder_wr_lock_counter_7_14),
    .I3(n20235_3) 
);
defparam builder_axirequestcounter0_counter_7_s4.INIT=16'hFF01;
  LUT4 builder_axirequestcounter1_counter_7_s4 (
    .F(builder_axirequestcounter1_counter_7_8),
    .I0(builder_rd_lock_counter_7_9),
    .I1(builder_axirequestcounter1_counter_7_13),
    .I2(n20175_4),
    .I3(n20287_8) 
);
defparam builder_axirequestcounter1_counter_7_s4.INIT=16'h8F88;
  LUT3 main_uart_tx_pending_s3 (
    .F(main_uart_tx_pending_8),
    .I0(main_uart_pending_r[0]),
    .I1(main_uart_pending_re),
    .I2(n20835_5) 
);
defparam main_uart_tx_pending_s3.INIT=8'hF8;
  LUT2 main_uart_tx_fifo_level0_4_s3 (
    .F(main_uart_tx_fifo_level0_4_8),
    .I0(main_uart_tx_fifo_syncfifo_re),
    .I1(main_uart_tx_fifo_wrport_we) 
);
defparam main_uart_tx_fifo_level0_4_s3.INIT=4'h6;
  LUT2 main_uart_rx_fifo_level0_4_s3 (
    .F(main_uart_rx_fifo_level0_4_8),
    .I0(main_uart_rx_fifo_syncfifo_re),
    .I1(main_uart_rx_fifo_wrport_we) 
);
defparam main_uart_rx_fifo_level0_4_s3.INIT=4'h6;
  LUT3 main_timer_zero_pending_s3 (
    .F(main_timer_zero_pending_8),
    .I0(main_timer_pending_r),
    .I1(main_timer_pending_re),
    .I2(n21073_5) 
);
defparam main_timer_zero_pending_s3.INIT=8'hF8;
  LUT3 main_watchdog_wdt_pending_s3 (
    .F(main_watchdog_wdt_pending_8),
    .I0(main_watchdog_pending_r),
    .I1(main_watchdog_pending_re),
    .I2(n21210_5) 
);
defparam main_watchdog_wdt_pending_s3.INIT=8'hF8;
  LUT2 main_vfb_dma_res_fifo_level_14_s3 (
    .F(main_vfb_dma_res_fifo_level_14_8),
    .I0(main_vfb_dma_res_fifo_wrport_we_1_2),
    .I1(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_level_14_s3.INIT=4'h9;
  LUT2 main_vfb_dma_fifo_readable_s3 (
    .F(main_vfb_dma_fifo_readable_8),
    .I0(main_vfb_dma_fifo_syncfifo_re),
    .I1(main_vfb_dma_res_fifo_do_read_7) 
);
defparam main_vfb_dma_fifo_readable_s3.INIT=4'hB;
  LUT3 builder_basesoc_refresher_state_1_s6 (
    .F(builder_basesoc_refresher_state_1_11),
    .I0(builder_basesoc_refresher_next_state_1_18),
    .I1(builder_basesoc_refresher_next_state_0_14),
    .I2(builder_basesoc_refresher_state_1_12) 
);
defparam builder_basesoc_refresher_state_1_s6.INIT=8'hFE;
  LUT4 builder_axilite2wishbone_next_state_1_s12 (
    .F(builder_axilite2wishbone_next_state[1]),
    .I0(n6782_4),
    .I1(builder_axilite2wishbone_next_state_1_26),
    .I2(builder_axilite2wishbone_next_state_1_18),
    .I3(builder_axilite2wishbone_next_state_1_19) 
);
defparam builder_axilite2wishbone_next_state_1_s12.INIT=16'hB0FF;
  LUT4 builder_axilite2wishbone_next_state_0_s8 (
    .F(builder_axilite2wishbone_next_state[0]),
    .I0(builder_axilite2wishbone_next_state_0_13),
    .I1(builder_axilite2wishbone_next_state_2_20),
    .I2(builder_axilite2wishbone_state[0]),
    .I3(builder_axilite2wishbone_next_state_0_14) 
);
defparam builder_axilite2wishbone_next_state_0_s8.INIT=16'h00F8;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s10 (
    .F(builder_basesoc_axilitesram0_next_state[1]),
    .I0(builder_basesoc_axilitesram0_next_state_1_15),
    .I1(builder_basesoc_axilitesram0_state[1]),
    .I2(builder_basesoc_axilitesram0_next_state_1_16),
    .I3(builder_basesoc_axilitesram0_next_state_1_17) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s10.INIT=16'hFFE0;
  LUT4 builder_basesoc_axilitesram0_next_state_0_s8 (
    .F(builder_basesoc_axilitesram0_next_state[0]),
    .I0(builder_basesoc_axilitesram0_next_state_0_13),
    .I1(builder_basesoc_axilitesram0_state[0]),
    .I2(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I3(builder_basesoc_axilitesram0_next_state_1_17) 
);
defparam builder_basesoc_axilitesram0_next_state_0_s8.INIT=16'hFFF4;
  LUT4 builder_basesoc_axilitesram1_next_state_1_s10 (
    .F(builder_basesoc_axilitesram1_next_state[1]),
    .I0(builder_basesoc_axilitesram1_next_state_1_15),
    .I1(builder_basesoc_axilitesram1_next_state_1_16),
    .I2(builder_basesoc_axilitesram1_next_state_1_17),
    .I3(builder_basesoc_axilitesram1_next_state_1_18) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s10.INIT=16'hFF04;
  LUT4 builder_basesoc_axilitesram1_next_state_0_s8 (
    .F(builder_basesoc_axilitesram1_next_state[0]),
    .I0(builder_basesoc_axilitesram1_next_state_0_13),
    .I1(builder_basesoc_axilitesram1_state[0]),
    .I2(main_ram_port_adr_reg_axilitesram1_next_value_ce0),
    .I3(builder_basesoc_axilitesram1_next_state_1_18) 
);
defparam builder_basesoc_axilitesram1_next_state_0_s8.INIT=16'hFFF4;
  LUT4 builder_basesoc_refresher_next_state_1_s14 (
    .F(builder_basesoc_refresher_next_state_1_18),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_refresher_state[1]),
    .I2(builder_basesoc_refresher_state[0]),
    .I3(builder_sync_rhs_self1_10_10) 
);
defparam builder_basesoc_refresher_next_state_1_s14.INIT=16'h1000;
  LUT3 builder_basesoc_refresher_next_state_0_s10 (
    .F(builder_basesoc_refresher_next_state_0_14),
    .I0(builder_basesoc_refresher_state[0]),
    .I1(builder_basesoc_refresher_state[1]),
    .I2(main_sdram_postponer_req_o) 
);
defparam builder_basesoc_refresher_next_state_0_s10.INIT=8'h90;
  LUT4 builder_basesoc_multiplexer_next_state_2_s11 (
    .F(builder_basesoc_multiplexer_next_state[2]),
    .I0(builder_basesoc_multiplexer_next_state_2_33),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(main_sdram_time0_4_9),
    .I3(builder_basesoc_multiplexer_next_state_2_17) 
);
defparam builder_basesoc_multiplexer_next_state_2_s11.INIT=16'h00E0;
  LUT4 builder_basesoc_multiplexer_next_state_1_s11 (
    .F(builder_basesoc_multiplexer_next_state[1]),
    .I0(builder_basesoc_multiplexer_next_state_1_16),
    .I1(main_sdram_time1_3_9),
    .I2(builder_basesoc_multiplexer_next_state_1_17),
    .I3(builder_basesoc_multiplexer_next_state_1_18) 
);
defparam builder_basesoc_multiplexer_next_state_1_s11.INIT=16'hFFF4;
  LUT3 builder_basesoc_multiplexer_next_state_0_s11 (
    .F(builder_basesoc_multiplexer_next_state[0]),
    .I0(builder_basesoc_multiplexer_next_state_0_16),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_next_state_0_17) 
);
defparam builder_basesoc_multiplexer_next_state_0_s11.INIT=8'hF4;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s10 (
    .F(builder_basesoc_axilite2csr_next_state[1]),
    .I0(builder_basesoc_axilite2csr_next_state_1_15),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_next_state_1_16),
    .I3(builder_basesoc_axilite2csr_next_state_1_17) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s10.INIT=16'hFFE0;
  LUT4 builder_basesoc_axilite2csr_next_state_0_s8 (
    .F(builder_basesoc_axilite2csr_next_state[0]),
    .I0(builder_basesoc_axilite2csr_next_state_0_20),
    .I1(builder_basesoc_axilite2csr_next_state_0_14),
    .I2(builder_basesoc_axilite2csr_next_state_1_17),
    .I3(builder_basesoc_axilite2csr_next_state_0_15) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s8.INIT=16'hFFF1;
  LUT3 n23117_s5 (
    .F(n23117_9),
    .I0(n23117_15),
    .I1(main_bus_errors[1]),
    .I2(n23117_11) 
);
defparam n23117_s5.INIT=8'h8F;
  LUT3 n23118_s5 (
    .F(n23118_9),
    .I0(n23117_15),
    .I1(main_bus_errors[0]),
    .I2(n23118_10) 
);
defparam n23118_s5.INIT=8'h8F;
  LUT2 n23252_s6 (
    .F(n23252_10),
    .I0(n23252_11),
    .I1(n23252_12) 
);
defparam n23252_s6.INIT=4'h7;
  LUT2 n23254_s6 (
    .F(n23254_10),
    .I0(n23254_11),
    .I1(n23254_12) 
);
defparam n23254_s6.INIT=4'h7;
  LUT2 n23256_s6 (
    .F(n23256_10),
    .I0(n23256_11),
    .I1(n23256_12) 
);
defparam n23256_s6.INIT=4'h7;
  LUT3 n23258_s8 (
    .F(n23258_12),
    .I0(n23258_13),
    .I1(n23258_14),
    .I2(n23258_15) 
);
defparam n23258_s8.INIT=8'h7F;
  LUT4 n23260_s8 (
    .F(n23260_12),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[11]),
    .I2(n23260_14),
    .I3(n23260_15) 
);
defparam n23260_s8.INIT=16'h8FFF;
  LUT4 n23262_s8 (
    .F(n23262_12),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[10]),
    .I2(n23262_14),
    .I3(n23262_15) 
);
defparam n23262_s8.INIT=16'h8FFF;
  LUT4 n23264_s8 (
    .F(n23264_12),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[9]),
    .I2(n23264_13),
    .I3(n23264_14) 
);
defparam n23264_s8.INIT=16'h8FFF;
  LUT4 n23266_s8 (
    .F(n23266_12),
    .I0(n23266_19),
    .I1(main_sdram_phaseinjector1_wrdata_storage[8]),
    .I2(n23266_14),
    .I3(n23266_15) 
);
defparam n23266_s8.INIT=16'h8FFF;
  LUT4 n23268_s10 (
    .F(n23268_14),
    .I0(n23268_15),
    .I1(n23268_16),
    .I2(n23268_17),
    .I3(n23268_18) 
);
defparam n23268_s10.INIT=16'hBFFF;
  LUT4 n23270_s10 (
    .F(n23270_14),
    .I0(n23270_24),
    .I1(main_sdram_phaseinjector1_address_storage[6]),
    .I2(n23270_16),
    .I3(n23270_17) 
);
defparam n23270_s10.INIT=16'hF8FF;
  LUT3 n23272_s10 (
    .F(n23272_14),
    .I0(n23272_15),
    .I1(n23272_16),
    .I2(n23272_17) 
);
defparam n23272_s10.INIT=8'h7F;
  LUT4 n23274_s10 (
    .F(n23274_14),
    .I0(n23274_22),
    .I1(main_sdram_phaseinjector0_wrdata_storage[4]),
    .I2(n23274_16),
    .I3(n23274_17) 
);
defparam n23274_s10.INIT=16'h8FFF;
  LUT3 n23276_s11 (
    .F(n23276_15),
    .I0(n23276_16),
    .I1(n23276_17),
    .I2(n23276_18) 
);
defparam n23276_s11.INIT=8'h7F;
  LUT4 n23278_s11 (
    .F(n23278_15),
    .I0(n23278_16),
    .I1(n23278_17),
    .I2(n23278_18),
    .I3(n23278_19) 
);
defparam n23278_s11.INIT=16'h7FFF;
  LUT4 n23280_s13 (
    .F(n23280_17),
    .I0(n23280_18),
    .I1(n23280_19),
    .I2(n23280_20),
    .I3(n23280_21) 
);
defparam n23280_s13.INIT=16'hFFBF;
  LUT4 n23282_s13 (
    .F(n23282_17),
    .I0(n23282_18),
    .I1(n23282_19),
    .I2(n23282_20),
    .I3(n23282_21) 
);
defparam n23282_s13.INIT=16'h7FFF;
  LUT3 n23400_s5 (
    .F(n23400_9),
    .I0(n23430_8),
    .I1(cs_storage[15]),
    .I2(n23400_10) 
);
defparam n23400_s5.INIT=8'h8F;
  LUT3 n23402_s5 (
    .F(n23402_9),
    .I0(n23430_8),
    .I1(cs_storage[14]),
    .I2(n23402_10) 
);
defparam n23402_s5.INIT=8'h8F;
  LUT3 n23404_s5 (
    .F(n23404_9),
    .I0(n23430_8),
    .I1(cs_storage[13]),
    .I2(n23404_10) 
);
defparam n23404_s5.INIT=8'h8F;
  LUT3 n23406_s5 (
    .F(n23406_9),
    .I0(n23430_8),
    .I1(cs_storage[12]),
    .I2(n23406_10) 
);
defparam n23406_s5.INIT=8'h8F;
  LUT3 n23408_s5 (
    .F(n23408_9),
    .I0(n23430_8),
    .I1(cs_storage[11]),
    .I2(n23408_10) 
);
defparam n23408_s5.INIT=8'h8F;
  LUT3 n23410_s5 (
    .F(n23410_9),
    .I0(n23430_8),
    .I1(cs_storage[10]),
    .I2(n23410_10) 
);
defparam n23410_s5.INIT=8'h8F;
  LUT3 n23412_s5 (
    .F(n23412_9),
    .I0(n23430_8),
    .I1(cs_storage[9]),
    .I2(n23412_10) 
);
defparam n23412_s5.INIT=8'h8F;
  LUT3 n23414_s5 (
    .F(n23414_9),
    .I0(n23430_8),
    .I1(cs_storage[8]),
    .I2(n23414_10) 
);
defparam n23414_s5.INIT=8'h8F;
  LUT4 n23416_s7 (
    .F(n23416_11),
    .I0(n23117_15),
    .I1(mosi_storage[7]),
    .I2(n23416_12),
    .I3(n23416_13) 
);
defparam n23416_s7.INIT=16'h8FFF;
  LUT4 n23418_s7 (
    .F(n23418_11),
    .I0(n23117_15),
    .I1(mosi_storage[6]),
    .I2(n23418_12),
    .I3(n23418_13) 
);
defparam n23418_s7.INIT=16'h8FFF;
  LUT4 n23420_s7 (
    .F(n23420_11),
    .I0(n23117_15),
    .I1(mosi_storage[5]),
    .I2(n23420_12),
    .I3(n23420_13) 
);
defparam n23420_s7.INIT=16'h8FFF;
  LUT4 n23422_s7 (
    .F(n23422_11),
    .I0(n23117_15),
    .I1(mosi_storage[4]),
    .I2(n23422_12),
    .I3(n23422_13) 
);
defparam n23422_s7.INIT=16'h8FFF;
  LUT4 n23424_s7 (
    .F(n23424_11),
    .I0(n23260_19),
    .I1(storage[3]),
    .I2(n23424_12),
    .I3(n23424_13) 
);
defparam n23424_s7.INIT=16'h8FFF;
  LUT4 n23426_s7 (
    .F(n23426_11),
    .I0(n23430_8),
    .I1(cs_storage[2]),
    .I2(n23426_12),
    .I3(n23426_13) 
);
defparam n23426_s7.INIT=16'h8FFF;
  LUT4 n23429_s9 (
    .F(n23429_13),
    .I0(n23117_15),
    .I1(mosi_storage[0]),
    .I2(n23429_14),
    .I3(n23429_15) 
);
defparam n23429_s9.INIT=16'h8FFF;
  LUT3 n23527_s5 (
    .F(n23527_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[31]),
    .I2(n23527_10) 
);
defparam n23527_s5.INIT=8'h8F;
  LUT3 n23529_s5 (
    .F(n23529_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[30]),
    .I2(n23529_10) 
);
defparam n23529_s5.INIT=8'h8F;
  LUT3 n23531_s5 (
    .F(n23531_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[29]),
    .I2(n23531_10) 
);
defparam n23531_s5.INIT=8'h8F;
  LUT3 n23533_s5 (
    .F(n23533_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[28]),
    .I2(n23533_10) 
);
defparam n23533_s5.INIT=8'h8F;
  LUT3 n23535_s5 (
    .F(n23535_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[27]),
    .I2(n23535_10) 
);
defparam n23535_s5.INIT=8'h8F;
  LUT3 n23537_s5 (
    .F(n23537_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[26]),
    .I2(n23537_10) 
);
defparam n23537_s5.INIT=8'h8F;
  LUT3 n23539_s5 (
    .F(n23539_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[25]),
    .I2(n23539_10) 
);
defparam n23539_s5.INIT=8'h8F;
  LUT3 n23541_s5 (
    .F(n23541_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[24]),
    .I2(n23541_10) 
);
defparam n23541_s5.INIT=8'h8F;
  LUT3 n23543_s5 (
    .F(n23543_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[23]),
    .I2(n23543_10) 
);
defparam n23543_s5.INIT=8'h8F;
  LUT3 n23545_s5 (
    .F(n23545_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[22]),
    .I2(n23545_10) 
);
defparam n23545_s5.INIT=8'h8F;
  LUT3 n23547_s5 (
    .F(n23547_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[21]),
    .I2(n23547_10) 
);
defparam n23547_s5.INIT=8'h8F;
  LUT3 n23549_s5 (
    .F(n23549_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[20]),
    .I2(n23549_10) 
);
defparam n23549_s5.INIT=8'h8F;
  LUT3 n23551_s5 (
    .F(n23551_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[19]),
    .I2(n23551_10) 
);
defparam n23551_s5.INIT=8'h8F;
  LUT3 n23553_s5 (
    .F(n23553_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[18]),
    .I2(n23553_10) 
);
defparam n23553_s5.INIT=8'h8F;
  LUT3 n23555_s5 (
    .F(n23555_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[17]),
    .I2(n23555_10) 
);
defparam n23555_s5.INIT=8'h8F;
  LUT3 n23557_s5 (
    .F(n23557_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[16]),
    .I2(n23557_10) 
);
defparam n23557_s5.INIT=8'h8F;
  LUT3 n23559_s5 (
    .F(n23559_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[15]),
    .I2(n23559_10) 
);
defparam n23559_s5.INIT=8'h8F;
  LUT3 n23561_s5 (
    .F(n23561_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[14]),
    .I2(n23561_10) 
);
defparam n23561_s5.INIT=8'h8F;
  LUT3 n23563_s5 (
    .F(n23563_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[13]),
    .I2(n23563_10) 
);
defparam n23563_s5.INIT=8'h8F;
  LUT3 n23565_s5 (
    .F(n23565_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[12]),
    .I2(n23565_10) 
);
defparam n23565_s5.INIT=8'h8F;
  LUT3 n23567_s5 (
    .F(n23567_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[11]),
    .I2(n23567_10) 
);
defparam n23567_s5.INIT=8'h8F;
  LUT3 n23569_s5 (
    .F(n23569_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[10]),
    .I2(n23569_10) 
);
defparam n23569_s5.INIT=8'h8F;
  LUT3 n23571_s5 (
    .F(n23571_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[9]),
    .I2(n23571_10) 
);
defparam n23571_s5.INIT=8'h8F;
  LUT3 n23573_s5 (
    .F(n23573_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[8]),
    .I2(n23573_10) 
);
defparam n23573_s5.INIT=8'h8F;
  LUT3 n23575_s5 (
    .F(n23575_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[7]),
    .I2(n23575_10) 
);
defparam n23575_s5.INIT=8'h8F;
  LUT3 n23577_s5 (
    .F(n23577_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[6]),
    .I2(n23577_10) 
);
defparam n23577_s5.INIT=8'h8F;
  LUT3 n23579_s5 (
    .F(n23579_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[5]),
    .I2(n23579_10) 
);
defparam n23579_s5.INIT=8'h8F;
  LUT3 n23581_s5 (
    .F(n23581_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[4]),
    .I2(n23581_10) 
);
defparam n23581_s5.INIT=8'h8F;
  LUT3 n23583_s5 (
    .F(n23583_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[3]),
    .I2(n23583_10) 
);
defparam n23583_s5.INIT=8'h8F;
  LUT3 n23585_s5 (
    .F(n23585_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[2]),
    .I2(n23585_10) 
);
defparam n23585_s5.INIT=8'h8F;
  LUT3 n23587_s5 (
    .F(n23587_9),
    .I0(n23191_8),
    .I1(main_timer_reload_storage[1]),
    .I2(n23587_10) 
);
defparam n23587_s5.INIT=8'h8F;
  LUT4 n23588_s10 (
    .F(n23588_14),
    .I0(n23274_22),
    .I1(main_timer_zero_trigger),
    .I2(n23588_15),
    .I3(n23588_16) 
);
defparam n23588_s10.INIT=16'hFFF8;
  LUT4 n23717_s6 (
    .F(n23717_10),
    .I0(n23430_8),
    .I1(main_uart_rx_pending),
    .I2(n23717_11),
    .I3(n23717_12) 
);
defparam n23717_s6.INIT=16'hF8FF;
  LUT4 n23718_s12 (
    .F(n23718_16),
    .I0(n23718_23),
    .I1(n23718_18),
    .I2(n23718_19),
    .I3(n23718_20) 
);
defparam n23718_s12.INIT=16'h7FFF;
  LUT3 n23764_s5 (
    .F(n23764_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[22]),
    .I2(n23764_10) 
);
defparam n23764_s5.INIT=8'h8F;
  LUT3 n23766_s5 (
    .F(n23766_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[21]),
    .I2(n23766_10) 
);
defparam n23766_s5.INIT=8'h8F;
  LUT3 n23768_s5 (
    .F(n23768_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[20]),
    .I2(n23768_10) 
);
defparam n23768_s5.INIT=8'h8F;
  LUT3 n23770_s5 (
    .F(n23770_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[19]),
    .I2(n23770_10) 
);
defparam n23770_s5.INIT=8'h8F;
  LUT3 n23772_s5 (
    .F(n23772_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[18]),
    .I2(n23772_10) 
);
defparam n23772_s5.INIT=8'h8F;
  LUT3 n23774_s5 (
    .F(n23774_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[17]),
    .I2(n23774_10) 
);
defparam n23774_s5.INIT=8'h8F;
  LUT3 n23776_s5 (
    .F(n23776_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[16]),
    .I2(n23776_10) 
);
defparam n23776_s5.INIT=8'h8F;
  LUT3 n23778_s5 (
    .F(n23778_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[15]),
    .I2(n23778_10) 
);
defparam n23778_s5.INIT=8'h8F;
  LUT3 n23780_s5 (
    .F(n23780_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[14]),
    .I2(n23780_10) 
);
defparam n23780_s5.INIT=8'h8F;
  LUT3 n23782_s5 (
    .F(n23782_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[13]),
    .I2(n23782_10) 
);
defparam n23782_s5.INIT=8'h8F;
  LUT3 n23784_s5 (
    .F(n23784_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[12]),
    .I2(n23784_10) 
);
defparam n23784_s5.INIT=8'h8F;
  LUT3 n23786_s5 (
    .F(n23786_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[11]),
    .I2(n23786_10) 
);
defparam n23786_s5.INIT=8'h8F;
  LUT3 n23788_s5 (
    .F(n23788_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[10]),
    .I2(n23788_10) 
);
defparam n23788_s5.INIT=8'h8F;
  LUT3 n23790_s5 (
    .F(n23790_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[9]),
    .I2(n23790_10) 
);
defparam n23790_s5.INIT=8'h8F;
  LUT3 n23792_s5 (
    .F(n23792_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[8]),
    .I2(n23792_10) 
);
defparam n23792_s5.INIT=8'h8F;
  LUT3 n23794_s5 (
    .F(n23794_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[7]),
    .I2(n23794_10) 
);
defparam n23794_s5.INIT=8'h8F;
  LUT3 n23796_s5 (
    .F(n23796_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[6]),
    .I2(n23796_10) 
);
defparam n23796_s5.INIT=8'h8F;
  LUT3 n23798_s5 (
    .F(n23798_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[5]),
    .I2(n23798_10) 
);
defparam n23798_s5.INIT=8'h8F;
  LUT3 n23800_s5 (
    .F(n23800_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[4]),
    .I2(n23800_10) 
);
defparam n23800_s5.INIT=8'h8F;
  LUT3 n23802_s5 (
    .F(n23802_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[3]),
    .I2(n23802_10) 
);
defparam n23802_s5.INIT=8'h8F;
  LUT3 n23804_s5 (
    .F(n23804_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[2]),
    .I2(n23804_10) 
);
defparam n23804_s5.INIT=8'h8F;
  LUT3 n23806_s5 (
    .F(n23806_9),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[1]),
    .I2(n23806_10) 
);
defparam n23806_s5.INIT=8'h8F;
  LUT3 n23807_s9 (
    .F(n23807_13),
    .I0(n23807_14),
    .I1(n23807_15),
    .I2(n23807_16) 
);
defparam n23807_s9.INIT=8'h7F;
  LUT4 n23930_s10 (
    .F(n23930_14),
    .I0(n23260_19),
    .I1(main_vtg_vsync_start_storage[11]),
    .I2(n23930_15),
    .I3(n23930_16) 
);
defparam n23930_s10.INIT=16'h8FFF;
  LUT4 n23932_s10 (
    .F(n23932_14),
    .I0(n23932_15),
    .I1(n23932_16),
    .I2(n23932_17),
    .I3(n23932_18) 
);
defparam n23932_s10.INIT=16'hBFFF;
  LUT3 n23934_s10 (
    .F(n23934_14),
    .I0(n23934_15),
    .I1(n23934_16),
    .I2(n23934_17) 
);
defparam n23934_s10.INIT=8'h7F;
  LUT4 n23936_s10 (
    .F(n23936_14),
    .I0(n23260_19),
    .I1(main_vtg_vsync_start_storage[8]),
    .I2(n23936_15),
    .I3(n23936_16) 
);
defparam n23936_s10.INIT=16'h8FFF;
  LUT4 n23938_s10 (
    .F(n23938_14),
    .I0(n23938_15),
    .I1(n23938_16),
    .I2(n23938_17),
    .I3(n23938_18) 
);
defparam n23938_s10.INIT=16'hBFFF;
  LUT4 n23940_s10 (
    .F(n23940_14),
    .I0(n23940_22),
    .I1(main_vtg_vsync_end_storage[6]),
    .I2(n23940_16),
    .I3(n23940_17) 
);
defparam n23940_s10.INIT=16'h8FFF;
  LUT3 n23942_s10 (
    .F(n23942_14),
    .I0(n23942_15),
    .I1(n23942_16),
    .I2(n23942_17) 
);
defparam n23942_s10.INIT=8'h7F;
  LUT3 n23944_s10 (
    .F(n23944_14),
    .I0(n23944_15),
    .I1(n23944_16),
    .I2(n23944_17) 
);
defparam n23944_s10.INIT=8'h7F;
  LUT4 n23946_s10 (
    .F(n23946_14),
    .I0(n23260_19),
    .I1(main_vtg_vsync_start_storage[3]),
    .I2(n23946_15),
    .I3(n23946_16) 
);
defparam n23946_s10.INIT=16'h8FFF;
  LUT4 n23948_s10 (
    .F(n23948_14),
    .I0(n23948_15),
    .I1(n23948_16),
    .I2(n23948_17),
    .I3(n23948_18) 
);
defparam n23948_s10.INIT=16'hBFFF;
  LUT3 n23950_s10 (
    .F(n23950_14),
    .I0(n23950_15),
    .I1(n23950_16),
    .I2(n23950_17) 
);
defparam n23950_s10.INIT=8'h7F;
  LUT4 n23951_s11 (
    .F(n23951_15),
    .I0(n23951_16),
    .I1(n23951_17),
    .I2(n23951_18),
    .I3(n23951_19) 
);
defparam n23951_s11.INIT=16'h7FFF;
  LUT3 n24090_s5 (
    .F(n24090_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[24]),
    .I2(n24090_10) 
);
defparam n24090_s5.INIT=8'h8F;
  LUT3 n24092_s5 (
    .F(n24092_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[23]),
    .I2(n24092_10) 
);
defparam n24092_s5.INIT=8'h8F;
  LUT3 n24094_s5 (
    .F(n24094_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[22]),
    .I2(n24094_10) 
);
defparam n24094_s5.INIT=8'h8F;
  LUT3 n24096_s5 (
    .F(n24096_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[21]),
    .I2(n24096_10) 
);
defparam n24096_s5.INIT=8'h8F;
  LUT3 n24098_s5 (
    .F(n24098_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[20]),
    .I2(n24098_10) 
);
defparam n24098_s5.INIT=8'h8F;
  LUT3 n24100_s5 (
    .F(n24100_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[19]),
    .I2(n24100_10) 
);
defparam n24100_s5.INIT=8'h8F;
  LUT3 n24102_s5 (
    .F(n24102_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[18]),
    .I2(n24102_10) 
);
defparam n24102_s5.INIT=8'h8F;
  LUT3 n24104_s5 (
    .F(n24104_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[17]),
    .I2(n24104_10) 
);
defparam n24104_s5.INIT=8'h8F;
  LUT3 n24106_s5 (
    .F(n24106_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[16]),
    .I2(n24106_10) 
);
defparam n24106_s5.INIT=8'h8F;
  LUT3 n24108_s5 (
    .F(n24108_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[15]),
    .I2(n24108_10) 
);
defparam n24108_s5.INIT=8'h8F;
  LUT3 n24110_s5 (
    .F(n24110_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[14]),
    .I2(n24110_10) 
);
defparam n24110_s5.INIT=8'h8F;
  LUT3 n24112_s5 (
    .F(n24112_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[13]),
    .I2(n24112_10) 
);
defparam n24112_s5.INIT=8'h8F;
  LUT3 n24114_s5 (
    .F(n24114_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[12]),
    .I2(n24114_10) 
);
defparam n24114_s5.INIT=8'h8F;
  LUT3 n24116_s5 (
    .F(n24116_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[11]),
    .I2(n24116_10) 
);
defparam n24116_s5.INIT=8'h8F;
  LUT3 n24118_s5 (
    .F(n24118_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[10]),
    .I2(n24118_10) 
);
defparam n24118_s5.INIT=8'h8F;
  LUT3 n24120_s5 (
    .F(n24120_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[9]),
    .I2(n24120_10) 
);
defparam n24120_s5.INIT=8'h8F;
  LUT3 n24122_s5 (
    .F(n24122_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[8]),
    .I2(n24122_10) 
);
defparam n24122_s5.INIT=8'h8F;
  LUT3 n24124_s5 (
    .F(n24124_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[7]),
    .I2(n24124_10) 
);
defparam n24124_s5.INIT=8'h8F;
  LUT3 n24126_s5 (
    .F(n24126_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[6]),
    .I2(n24126_10) 
);
defparam n24126_s5.INIT=8'h8F;
  LUT3 n24128_s5 (
    .F(n24128_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[5]),
    .I2(n24128_10) 
);
defparam n24128_s5.INIT=8'h8F;
  LUT3 n24130_s5 (
    .F(n24130_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[4]),
    .I2(n24130_10) 
);
defparam n24130_s5.INIT=8'h8F;
  LUT3 n24132_s5 (
    .F(n24132_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[3]),
    .I2(n24132_10) 
);
defparam n24132_s5.INIT=8'h8F;
  LUT3 n24134_s5 (
    .F(n24134_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[2]),
    .I2(n24134_10) 
);
defparam n24134_s5.INIT=8'h8F;
  LUT3 n24136_s5 (
    .F(n24136_9),
    .I0(n23117_15),
    .I1(main_watchdog_remaining_status[1]),
    .I2(n24136_10) 
);
defparam n24136_s5.INIT=8'h8F;
  LUT3 n24137_s8 (
    .F(n24137_12),
    .I0(n24137_13),
    .I1(n24137_14),
    .I2(n24137_15) 
);
defparam n24137_s8.INIT=8'h7F;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s11 (
    .F(builder_basesoc_axilitesram0_next_state_2_15),
    .I0(builder_basesoc_axilitesram0_next_state_1_15),
    .I1(builder_basesoc_axilitesram0_state[2]),
    .I2(builder_basesoc_axilitesram0_next_state_2_20),
    .I3(builder_basesoc_axilitesram0_next_state_2_17) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s11.INIT=16'hF400;
  LUT3 builder_basesoc_axilitesram1_next_state_2_s11 (
    .F(builder_basesoc_axilitesram1_next_state_2_15),
    .I0(n19444_10),
    .I1(builder_basesoc_axilitesram1_next_state_2_16),
    .I2(main_ram_we_0_5) 
);
defparam builder_basesoc_axilitesram1_next_state_2_s11.INIT=8'hF4;
  LUT3 builder_basesoc_axilite2csr_next_state_2_s11 (
    .F(builder_basesoc_axilite2csr_next_state_2_15),
    .I0(builder_basesoc_axilite2csr_next_state_1_15),
    .I1(builder_basesoc_axilite2csr_next_state_2_16),
    .I2(builder_basesoc_axilite2csr_next_state_2_17) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s11.INIT=8'hF4;
  LUT4 n23428_s9 (
    .F(n23428_13),
    .I0(n23430_8),
    .I1(cs_storage[1]),
    .I2(n23428_14),
    .I3(n23428_15) 
);
defparam n23428_s9.INIT=16'h8FFF;
  LUT2 main_adapted_interface_adapted_interface_adr_30_s5 (
    .F(main_adapted_interface_adapted_interface_adr[30]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[30]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_30_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_29_s5 (
    .F(main_adapted_interface_adapted_interface_adr[29]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[29]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_29_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_28_s5 (
    .F(main_adapted_interface_adapted_interface_adr[28]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[28]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_28_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_27_s5 (
    .F(main_adapted_interface_adapted_interface_adr[27]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[27]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_27_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_26_s5 (
    .F(main_adapted_interface_adapted_interface_adr[26]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[26]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_26_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_25_s5 (
    .F(main_adapted_interface_adapted_interface_adr[25]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[25]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_25_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_24_s5 (
    .F(main_adapted_interface_adapted_interface_adr[24]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[24]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_24_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_23_s5 (
    .F(main_adapted_interface_adapted_interface_adr[23]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[23]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_23_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_22_s5 (
    .F(main_adapted_interface_adapted_interface_adr[22]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[22]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_22_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_21_s5 (
    .F(main_adapted_interface_adapted_interface_adr[21]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[21]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_21_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_20_s5 (
    .F(main_adapted_interface_adapted_interface_adr[20]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[20]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_20_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_19_s5 (
    .F(main_adapted_interface_adapted_interface_adr[19]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[19]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_19_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_18_s5 (
    .F(main_adapted_interface_adapted_interface_adr[18]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[18]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_18_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_17_s5 (
    .F(main_adapted_interface_adapted_interface_adr[17]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[17]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_17_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_16_s5 (
    .F(main_adapted_interface_adapted_interface_adr[16]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[16]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_16_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_15_s5 (
    .F(main_adapted_interface_adapted_interface_adr[15]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[15]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_15_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_14_s5 (
    .F(main_adapted_interface_adapted_interface_adr[14]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[14]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_14_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_13_s5 (
    .F(main_adapted_interface_adapted_interface_adr[13]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[13]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_13_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_12_s56 (
    .F(main_adapted_interface_adapted_interface_adr[12]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[12]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_12_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_11_s56 (
    .F(main_adapted_interface_adapted_interface_adr[11]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[11]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_11_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_10_s56 (
    .F(main_adapted_interface_adapted_interface_adr[10]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[10]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_10_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_9_s56 (
    .F(main_adapted_interface_adapted_interface_adr[9]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[9]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_9_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_8_s56 (
    .F(main_adapted_interface_adapted_interface_adr[8]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[8]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_8_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_7_s56 (
    .F(main_adapted_interface_adapted_interface_adr[7]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[7]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_7_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_6_s56 (
    .F(main_adapted_interface_adapted_interface_adr[6]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[6]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_6_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_5_s56 (
    .F(main_adapted_interface_adapted_interface_adr[5]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[5]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_5_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_4_s56 (
    .F(main_adapted_interface_adapted_interface_adr[4]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[4]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_4_s56.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_3_s5 (
    .F(main_adapted_interface_adapted_interface_adr[3]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_3_s5.INIT=4'h8;
  LUT2 main_adapted_interface_adapted_interface_adr_2_s5 (
    .F(main_adapted_interface_adapted_interface_adr[2]),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_2_s5.INIT=4'h8;
  LUT4 main_basesoc_adr_13_s6 (
    .F(main_basesoc_adr[13]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[13]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_13_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_12_s6 (
    .F(main_basesoc_adr[12]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[12]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_12_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_11_s6 (
    .F(main_basesoc_adr[11]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[11]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_11_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_10_s6 (
    .F(main_basesoc_adr[10]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[10]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_10_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_9_s6 (
    .F(main_basesoc_adr[9]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[9]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_9_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_8_s6 (
    .F(main_basesoc_adr[8]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[8]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_8_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_7_s6 (
    .F(main_basesoc_adr[7]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[7]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_7_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_6_s6 (
    .F(main_basesoc_adr[6]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[6]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_6_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_5_s6 (
    .F(main_basesoc_adr[5]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[5]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_5_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_4_s6 (
    .F(main_basesoc_adr[4]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[4]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_4_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_3_s6 (
    .F(main_basesoc_adr[3]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[3]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_3_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_2_s6 (
    .F(main_basesoc_adr[2]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[2]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_2_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_1_s6 (
    .F(main_basesoc_adr[1]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[1]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_1_s6.INIT=16'hF888;
  LUT4 main_basesoc_adr_0_s6 (
    .F(main_basesoc_adr[0]),
    .I0(main_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(main_basesoc_port_adr_reg[0]),
    .I3(main_basesoc_adr_13_12) 
);
defparam main_basesoc_adr_0_s6.INIT=16'hF888;
  LUT4 main_ram_adr_10_s17 (
    .F(main_ram_adr[10]),
    .I0(main_socbushandler_ax_beat_payload_addr[12]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[10]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_10_s17.INIT=16'hF888;
  LUT4 main_ram_adr_9_s17 (
    .F(main_ram_adr[9]),
    .I0(main_socbushandler_ax_beat_payload_addr[11]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[9]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_9_s17.INIT=16'hF888;
  LUT4 main_ram_adr_8_s17 (
    .F(main_ram_adr[8]),
    .I0(main_socbushandler_ax_beat_payload_addr[10]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[8]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_8_s17.INIT=16'hF888;
  LUT4 main_ram_adr_7_s17 (
    .F(main_ram_adr[7]),
    .I0(main_socbushandler_ax_beat_payload_addr[9]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[7]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_7_s17.INIT=16'hF888;
  LUT4 main_ram_adr_6_s17 (
    .F(main_ram_adr[6]),
    .I0(main_socbushandler_ax_beat_payload_addr[8]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[6]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_6_s17.INIT=16'hF888;
  LUT4 main_ram_adr_5_s17 (
    .F(main_ram_adr[5]),
    .I0(main_socbushandler_ax_beat_payload_addr[7]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[5]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_5_s17.INIT=16'hF888;
  LUT4 main_ram_adr_4_s17 (
    .F(main_ram_adr[4]),
    .I0(main_socbushandler_ax_beat_payload_addr[6]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[4]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_4_s17.INIT=16'hF888;
  LUT4 main_ram_adr_3_s17 (
    .F(main_ram_adr[3]),
    .I0(main_socbushandler_ax_beat_payload_addr[5]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[3]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_3_s17.INIT=16'hF888;
  LUT4 main_ram_adr_2_s17 (
    .F(main_ram_adr[2]),
    .I0(main_socbushandler_ax_beat_payload_addr[4]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[2]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_2_s17.INIT=16'hF888;
  LUT4 main_ram_adr_1_s17 (
    .F(main_ram_adr[1]),
    .I0(main_socbushandler_ax_beat_payload_addr[3]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[1]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_1_s17.INIT=16'hF888;
  LUT4 main_ram_adr_0_s17 (
    .F(main_ram_adr[0]),
    .I0(main_socbushandler_ax_beat_payload_addr[2]),
    .I1(n19444_10),
    .I2(main_ram_port_adr_reg[0]),
    .I3(main_ram_adr_10_23) 
);
defparam main_ram_adr_0_s17.INIT=16'hF888;
  LUT4 builder_basesoc_adr_5_s5 (
    .F(builder_basesoc_adr[5]),
    .I0(builder_basesoc_adr_5_14),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .I2(builder_basesoc_port_adr_reg[5]),
    .I3(builder_basesoc_adr_5_12) 
);
defparam builder_basesoc_adr_5_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_4_s5 (
    .F(builder_basesoc_adr[4]),
    .I0(builder_basesoc_adr_5_14),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .I2(builder_basesoc_port_adr_reg[4]),
    .I3(builder_basesoc_adr_5_12) 
);
defparam builder_basesoc_adr_4_s5.INIT=16'hF888;
  LUT4 builder_basesoc_adr_3_s5 (
    .F(builder_basesoc_adr[3]),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .I3(builder_basesoc_adr_3_13) 
);
defparam builder_basesoc_adr_3_s5.INIT=16'hFF80;
  LUT4 builder_basesoc_adr_2_s5 (
    .F(builder_basesoc_adr[2]),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .I3(builder_basesoc_adr_2_13) 
);
defparam builder_basesoc_adr_2_s5.INIT=16'hFF80;
  LUT4 builder_basesoc_adr_1_s5 (
    .F(builder_basesoc_adr[1]),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .I3(builder_basesoc_adr_1_13) 
);
defparam builder_basesoc_adr_1_s5.INIT=16'hFF80;
  LUT4 builder_basesoc_adr_0_s5 (
    .F(builder_basesoc_adr[0]),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .I3(builder_basesoc_adr_0_13) 
);
defparam builder_basesoc_adr_0_s5.INIT=16'hFF80;
  LUT4 n23058_s5 (
    .F(n23058_10),
    .I0(main_scratch_storage[31]),
    .I1(n23191_8),
    .I2(main_bus_errors[31]),
    .I3(n23117_15) 
);
defparam n23058_s5.INIT=16'hF888;
  LUT4 n23060_s5 (
    .F(n23060_10),
    .I0(main_scratch_storage[30]),
    .I1(n23191_8),
    .I2(main_bus_errors[30]),
    .I3(n23117_15) 
);
defparam n23060_s5.INIT=16'hF888;
  LUT4 n23062_s5 (
    .F(n23062_10),
    .I0(main_scratch_storage[29]),
    .I1(n23191_8),
    .I2(main_bus_errors[29]),
    .I3(n23117_15) 
);
defparam n23062_s5.INIT=16'hF888;
  LUT4 n23064_s5 (
    .F(n23064_10),
    .I0(main_scratch_storage[28]),
    .I1(n23191_8),
    .I2(main_bus_errors[28]),
    .I3(n23117_15) 
);
defparam n23064_s5.INIT=16'hF888;
  LUT4 n23066_s5 (
    .F(n23066_10),
    .I0(main_scratch_storage[27]),
    .I1(n23191_8),
    .I2(main_bus_errors[27]),
    .I3(n23117_15) 
);
defparam n23066_s5.INIT=16'hF888;
  LUT4 n23068_s5 (
    .F(n23068_10),
    .I0(main_scratch_storage[26]),
    .I1(n23191_8),
    .I2(main_bus_errors[26]),
    .I3(n23117_15) 
);
defparam n23068_s5.INIT=16'hF888;
  LUT4 n23070_s5 (
    .F(n23070_10),
    .I0(main_scratch_storage[25]),
    .I1(n23191_8),
    .I2(main_bus_errors[25]),
    .I3(n23117_15) 
);
defparam n23070_s5.INIT=16'hF888;
  LUT4 n23072_s5 (
    .F(n23072_10),
    .I0(main_scratch_storage[24]),
    .I1(n23191_8),
    .I2(main_bus_errors[24]),
    .I3(n23117_15) 
);
defparam n23072_s5.INIT=16'hF888;
  LUT4 n23074_s5 (
    .F(n23074_10),
    .I0(main_scratch_storage[23]),
    .I1(n23191_8),
    .I2(main_bus_errors[23]),
    .I3(n23117_15) 
);
defparam n23074_s5.INIT=16'hF888;
  LUT4 n23076_s5 (
    .F(n23076_10),
    .I0(main_scratch_storage[22]),
    .I1(n23191_8),
    .I2(main_bus_errors[22]),
    .I3(n23117_15) 
);
defparam n23076_s5.INIT=16'hF888;
  LUT4 n23078_s5 (
    .F(n23078_10),
    .I0(main_scratch_storage[21]),
    .I1(n23191_8),
    .I2(main_bus_errors[21]),
    .I3(n23117_15) 
);
defparam n23078_s5.INIT=16'hF888;
  LUT4 n23080_s5 (
    .F(n23080_10),
    .I0(main_scratch_storage[20]),
    .I1(n23191_8),
    .I2(main_bus_errors[20]),
    .I3(n23117_15) 
);
defparam n23080_s5.INIT=16'hF888;
  LUT4 n23082_s5 (
    .F(n23082_10),
    .I0(main_scratch_storage[19]),
    .I1(n23191_8),
    .I2(main_bus_errors[19]),
    .I3(n23117_15) 
);
defparam n23082_s5.INIT=16'hF888;
  LUT4 n23084_s5 (
    .F(n23084_10),
    .I0(main_scratch_storage[18]),
    .I1(n23191_8),
    .I2(main_bus_errors[18]),
    .I3(n23117_15) 
);
defparam n23084_s5.INIT=16'hF888;
  LUT4 n23086_s5 (
    .F(n23086_10),
    .I0(main_scratch_storage[17]),
    .I1(n23191_8),
    .I2(main_bus_errors[17]),
    .I3(n23117_15) 
);
defparam n23086_s5.INIT=16'hF888;
  LUT4 n23088_s5 (
    .F(n23088_10),
    .I0(main_scratch_storage[16]),
    .I1(n23191_8),
    .I2(main_bus_errors[16]),
    .I3(n23117_15) 
);
defparam n23088_s5.INIT=16'hF888;
  LUT4 n23090_s5 (
    .F(n23090_10),
    .I0(main_scratch_storage[15]),
    .I1(n23191_8),
    .I2(main_bus_errors[15]),
    .I3(n23117_15) 
);
defparam n23090_s5.INIT=16'hF888;
  LUT4 n23092_s5 (
    .F(n23092_10),
    .I0(main_scratch_storage[14]),
    .I1(n23191_8),
    .I2(main_bus_errors[14]),
    .I3(n23117_15) 
);
defparam n23092_s5.INIT=16'hF888;
  LUT4 n23094_s5 (
    .F(n23094_10),
    .I0(main_scratch_storage[13]),
    .I1(n23191_8),
    .I2(main_bus_errors[13]),
    .I3(n23117_15) 
);
defparam n23094_s5.INIT=16'hF888;
  LUT4 n23096_s5 (
    .F(n23096_10),
    .I0(main_scratch_storage[12]),
    .I1(n23191_8),
    .I2(main_bus_errors[12]),
    .I3(n23117_15) 
);
defparam n23096_s5.INIT=16'hF888;
  LUT4 n23098_s5 (
    .F(n23098_10),
    .I0(main_scratch_storage[11]),
    .I1(n23191_8),
    .I2(main_bus_errors[11]),
    .I3(n23117_15) 
);
defparam n23098_s5.INIT=16'hF888;
  LUT4 n23100_s5 (
    .F(n23100_10),
    .I0(main_scratch_storage[10]),
    .I1(n23191_8),
    .I2(main_bus_errors[10]),
    .I3(n23117_15) 
);
defparam n23100_s5.INIT=16'hF888;
  LUT4 n23102_s5 (
    .F(n23102_10),
    .I0(main_scratch_storage[9]),
    .I1(n23191_8),
    .I2(main_bus_errors[9]),
    .I3(n23117_15) 
);
defparam n23102_s5.INIT=16'hF888;
  LUT4 n23104_s5 (
    .F(n23104_10),
    .I0(main_scratch_storage[8]),
    .I1(n23191_8),
    .I2(main_bus_errors[8]),
    .I3(n23117_15) 
);
defparam n23104_s5.INIT=16'hF888;
  LUT4 n23106_s5 (
    .F(n23106_10),
    .I0(main_scratch_storage[7]),
    .I1(n23191_8),
    .I2(main_bus_errors[7]),
    .I3(n23117_15) 
);
defparam n23106_s5.INIT=16'hF888;
  LUT4 n23108_s5 (
    .F(n23108_10),
    .I0(main_scratch_storage[6]),
    .I1(n23191_8),
    .I2(main_bus_errors[6]),
    .I3(n23117_15) 
);
defparam n23108_s5.INIT=16'hF888;
  LUT4 n23110_s5 (
    .F(n23110_10),
    .I0(main_scratch_storage[5]),
    .I1(n23191_8),
    .I2(main_bus_errors[5]),
    .I3(n23117_15) 
);
defparam n23110_s5.INIT=16'hF888;
  LUT4 n23112_s5 (
    .F(n23112_10),
    .I0(main_scratch_storage[4]),
    .I1(n23191_8),
    .I2(main_bus_errors[4]),
    .I3(n23117_15) 
);
defparam n23112_s5.INIT=16'hF888;
  LUT4 n23114_s5 (
    .F(n23114_10),
    .I0(main_scratch_storage[3]),
    .I1(n23191_8),
    .I2(main_bus_errors[3]),
    .I3(n23117_15) 
);
defparam n23114_s5.INIT=16'hF888;
  LUT4 n23116_s5 (
    .F(n23116_10),
    .I0(main_scratch_storage[2]),
    .I1(n23191_8),
    .I2(main_bus_errors[2]),
    .I3(n23117_15) 
);
defparam n23116_s5.INIT=16'hF888;
  LUT4 n23190_s5 (
    .F(n23190_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_multiregimpl13_regs1),
    .I2(joypad_out_clk_d),
    .I3(n23191_8) 
);
defparam n23190_s5.INIT=16'hF888;
  LUT4 n24076_s5 (
    .F(n24076_10),
    .I0(main_watchdog_cycles_storage[31]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[31]),
    .I3(n23117_15) 
);
defparam n24076_s5.INIT=16'hF888;
  LUT4 n24078_s5 (
    .F(n24078_10),
    .I0(main_watchdog_cycles_storage[30]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[30]),
    .I3(n23117_15) 
);
defparam n24078_s5.INIT=16'hF888;
  LUT4 n24080_s5 (
    .F(n24080_10),
    .I0(main_watchdog_cycles_storage[29]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[29]),
    .I3(n23117_15) 
);
defparam n24080_s5.INIT=16'hF888;
  LUT4 n24082_s5 (
    .F(n24082_10),
    .I0(main_watchdog_cycles_storage[28]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[28]),
    .I3(n23117_15) 
);
defparam n24082_s5.INIT=16'hF888;
  LUT4 n24084_s5 (
    .F(n24084_10),
    .I0(main_watchdog_cycles_storage[27]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[27]),
    .I3(n23117_15) 
);
defparam n24084_s5.INIT=16'hF888;
  LUT4 n24086_s5 (
    .F(n24086_10),
    .I0(main_watchdog_cycles_storage[26]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[26]),
    .I3(n23117_15) 
);
defparam n24086_s5.INIT=16'hF888;
  LUT4 n24088_s5 (
    .F(n24088_10),
    .I0(main_watchdog_cycles_storage[25]),
    .I1(n23191_8),
    .I2(main_watchdog_remaining_status[25]),
    .I3(n23117_15) 
);
defparam n24088_s5.INIT=16'hF888;
  LUT4 n23746_s7 (
    .F(n23746_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[31]),
    .I2(main_vfb_litedramdmareader_length_storage[31]),
    .I3(n23191_8) 
);
defparam n23746_s7.INIT=16'hF888;
  LUT4 n23748_s7 (
    .F(n23748_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[30]),
    .I2(main_vfb_litedramdmareader_length_storage[30]),
    .I3(n23191_8) 
);
defparam n23748_s7.INIT=16'hF888;
  LUT4 n23750_s7 (
    .F(n23750_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[29]),
    .I2(main_vfb_litedramdmareader_length_storage[29]),
    .I3(n23191_8) 
);
defparam n23750_s7.INIT=16'hF888;
  LUT4 n23752_s7 (
    .F(n23752_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[28]),
    .I2(main_vfb_litedramdmareader_length_storage[28]),
    .I3(n23191_8) 
);
defparam n23752_s7.INIT=16'hF888;
  LUT4 n23754_s7 (
    .F(n23754_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[27]),
    .I2(main_vfb_litedramdmareader_length_storage[27]),
    .I3(n23191_8) 
);
defparam n23754_s7.INIT=16'hF888;
  LUT4 n23756_s7 (
    .F(n23756_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[26]),
    .I2(main_vfb_litedramdmareader_length_storage[26]),
    .I3(n23191_8) 
);
defparam n23756_s7.INIT=16'hF888;
  LUT4 n23758_s7 (
    .F(n23758_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[25]),
    .I2(main_vfb_litedramdmareader_length_storage[25]),
    .I3(n23191_8) 
);
defparam n23758_s7.INIT=16'hF888;
  LUT4 n23760_s7 (
    .F(n23760_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[24]),
    .I2(main_vfb_litedramdmareader_length_storage[24]),
    .I3(n23191_8) 
);
defparam n23760_s7.INIT=16'hF888;
  LUT4 n23762_s7 (
    .F(n23762_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[23]),
    .I2(main_vfb_litedramdmareader_length_storage[23]),
    .I3(n23191_8) 
);
defparam n23762_s7.INIT=16'hF888;
  LUT3 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s14  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_16 ),
    .I0(main_vfb_dma_res_fifo_wrport_we_1_2),
    .I1(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_17 ),
    .I2(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_18 ) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s14 .INIT=8'h40;
  LUT4 main_vfb_dma_res_fifo_wrport_we_1_s0 (
    .F(main_vfb_dma_res_fifo_wrport_we_1_2),
    .I0(main_sdram_bankmachine0_wrport_we_4),
    .I1(main_vfb_dma_res_fifo_wrport_we_1_3),
    .I2(main_sdram_bankmachine3_wrport_we_4),
    .I3(main_vfb_dma_res_fifo_wrport_we_1_4) 
);
defparam main_vfb_dma_res_fifo_wrport_we_1_s0.INIT=16'h0001;
  LUT2 n14514_s3 (
    .F(n14514_7),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q_binary[0]) 
);
defparam n14514_s3.INIT=4'h6;
  LUT3 n14513_s2 (
    .F(n14513_5),
    .I0(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter0_q_binary[2]) 
);
defparam n14513_s2.INIT=8'h78;
  LUT2 n14524_s3 (
    .F(n14524_7),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]) 
);
defparam n14524_s3.INIT=4'h6;
  LUT3 n14523_s2 (
    .F(n14523_5),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter1_q_binary[2]) 
);
defparam n14523_s2.INIT=8'h78;
  LUT3 n22624_s3 (
    .F(n22624_7),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[2]) 
);
defparam n22624_s3.INIT=8'h78;
  LUT4 n22623_s3 (
    .F(n22623_7),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[2]),
    .I3(main_vfb_dma_res_fifo_consume[3]) 
);
defparam n22623_s3.INIT=16'h7F80;
  LUT3 n22621_s3 (
    .F(n22621_7),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(n22622_8),
    .I2(main_vfb_dma_res_fifo_consume[5]) 
);
defparam n22621_s3.INIT=8'h78;
  LUT4 n22620_s3 (
    .F(n22620_7),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(main_vfb_dma_res_fifo_consume[5]),
    .I2(n22622_8),
    .I3(main_vfb_dma_res_fifo_consume[6]) 
);
defparam n22620_s3.INIT=16'h7F80;
  LUT4 n22616_s3 (
    .F(n22616_7),
    .I0(main_vfb_dma_res_fifo_consume[8]),
    .I1(main_vfb_dma_res_fifo_consume[9]),
    .I2(n22618_8),
    .I3(main_vfb_dma_res_fifo_consume[10]) 
);
defparam n22616_s3.INIT=16'h7F80;
  LUT3 n22614_s3 (
    .F(n22614_7),
    .I0(main_vfb_dma_res_fifo_consume[11]),
    .I1(n22615_8),
    .I2(main_vfb_dma_res_fifo_consume[12]) 
);
defparam n22614_s3.INIT=8'h78;
  LUT4 n22613_s2 (
    .F(n22613_5),
    .I0(main_vfb_dma_res_fifo_consume[11]),
    .I1(main_vfb_dma_res_fifo_consume[12]),
    .I2(n22615_8),
    .I3(main_vfb_dma_res_fifo_consume[13]) 
);
defparam n22613_s2.INIT=16'h7F80;
  LUT2 n20709_s3 (
    .F(n20709_8),
    .I0(main_tx_phase[2]),
    .I1(main_tx_phase[3]) 
);
defparam n20709_s3.INIT=4'h6;
  LUT4 n20706_s3 (
    .F(n20706_8),
    .I0(main_tx_phase[4]),
    .I1(main_tx_phase[5]),
    .I2(main_tx_phase_4_10),
    .I3(main_tx_phase[6]) 
);
defparam n20706_s3.INIT=16'h01FE;
  LUT3 n20704_s3 (
    .F(n20704_8),
    .I0(main_tx_phase[7]),
    .I1(main_tx_phase_7_10),
    .I2(main_tx_phase[8]) 
);
defparam n20704_s3.INIT=8'h1E;
  LUT4 n20696_s3 (
    .F(n20696_8),
    .I0(main_tx_phase[15]),
    .I1(main_tx_phase_12_15),
    .I2(main_tx_phase_15_12),
    .I3(main_tx_phase[16]) 
);
defparam n20696_s3.INIT=16'h40BF;
  LUT4 n20693_s3 (
    .F(n20693_8),
    .I0(main_tx_phase[17]),
    .I1(main_tx_phase[18]),
    .I2(main_tx_phase_17_10),
    .I3(main_tx_phase[19]) 
);
defparam n20693_s3.INIT=16'h01FE;
  LUT3 n20691_s3 (
    .F(n20691_8),
    .I0(main_tx_phase[20]),
    .I1(main_tx_phase_20_10),
    .I2(main_tx_phase[21]) 
);
defparam n20691_s3.INIT=8'h1E;
  LUT4 n20690_s3 (
    .F(n20690_8),
    .I0(main_tx_phase[20]),
    .I1(main_tx_phase_20_10),
    .I2(main_tx_phase[21]),
    .I3(main_tx_phase[22]) 
);
defparam n20690_s3.INIT=16'h1FE0;
  LUT4 n20686_s3 (
    .F(n20686_8),
    .I0(n20688_9),
    .I1(main_tx_phase[24]),
    .I2(main_tx_phase[25]),
    .I3(main_tx_phase[26]) 
);
defparam n20686_s3.INIT=16'hBF40;
  LUT4 n20683_s3 (
    .F(n20683_8),
    .I0(n20688_9),
    .I1(main_tx_phase[28]),
    .I2(n20684_11),
    .I3(main_tx_phase[29]) 
);
defparam n20683_s3.INIT=16'hBF40;
  LUT4 n20681_s3 (
    .F(n20681_8),
    .I0(n20688_9),
    .I1(main_tx_phase[30]),
    .I2(n20682_9),
    .I3(main_tx_phase[31]) 
);
defparam n20681_s3.INIT=16'hBF40;
  LUT2 n20786_s3 (
    .F(n20786_8),
    .I0(main_rx_phase[3]),
    .I1(main_rx_phase[2]) 
);
defparam n20786_s3.INIT=4'h6;
  LUT4 n20783_s3 (
    .F(n20783_8),
    .I0(main_rx_phase[4]),
    .I1(main_rx_phase[5]),
    .I2(n20783_9),
    .I3(main_rx_phase[6]) 
);
defparam n20783_s3.INIT=16'h01FE;
  LUT3 n20781_s3 (
    .F(n20781_8),
    .I0(main_rx_phase[7]),
    .I1(n20781_9),
    .I2(main_rx_phase[8]) 
);
defparam n20781_s3.INIT=8'h1E;
  LUT3 n20773_s3 (
    .F(n20773_8),
    .I0(n20773_9),
    .I1(n20773_14),
    .I2(main_rx_phase[16]) 
);
defparam n20773_s3.INIT=8'h4B;
  LUT2 n20770_s3 (
    .F(n20770_8),
    .I0(main_rx_phase[19]),
    .I1(n20770_9) 
);
defparam n20770_s3.INIT=4'h9;
  LUT2 n20767_s3 (
    .F(n20767_8),
    .I0(main_rx_phase[22]),
    .I1(n20767_9) 
);
defparam n20767_s3.INIT=4'h6;
  LUT3 n20764_s3 (
    .F(n20764_8),
    .I0(main_rx_phase_31_10),
    .I1(main_rx_phase[24]),
    .I2(main_rx_phase[25]) 
);
defparam n20764_s3.INIT=8'hB4;
  LUT3 n20762_s3 (
    .F(n20762_8),
    .I0(main_rx_phase[26]),
    .I1(n20763_9),
    .I2(main_rx_phase[27]) 
);
defparam n20762_s3.INIT=8'h78;
  LUT2 n20760_s3 (
    .F(n20760_8),
    .I0(main_rx_phase[29]),
    .I1(n20760_11) 
);
defparam n20760_s3.INIT=4'h6;
  LUT3 n20759_s3 (
    .F(n20759_8),
    .I0(main_rx_phase[29]),
    .I1(n20760_11),
    .I2(main_rx_phase[30]) 
);
defparam n20759_s3.INIT=8'h78;
  LUT2 main_vfb_dma_res_fifo_consume_c_13_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[13]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_13_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_13_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_12_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[12]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_12_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_12_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_11_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[11]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_11_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_11_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_10_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[10]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_10_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_10_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_9_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[9]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_9_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_9_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_8_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[8]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_8_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_8_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_7_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[7]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_7_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_7_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_6_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[6]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_6_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_6_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_5_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[5]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_5_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_5_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_4_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[4]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_4_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_4_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_3_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[3]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_3_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_3_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_2_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[2]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_2_17) 
);
defparam main_vfb_dma_res_fifo_consume_c_2_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_1_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[1]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_1_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_1_s0.INIT=4'h1;
  LUT2 main_vfb_dma_res_fifo_consume_c_0_s0 (
    .F(main_vfb_dma_res_fifo_consume_c[0]),
    .I0(sys_rst),
    .I1(main_vfb_dma_res_fifo_consume_0_19) 
);
defparam main_vfb_dma_res_fifo_consume_c_0_s0.INIT=4'h1;
  LUT3 builder_sync_rhs_self6_s5 (
    .F(builder_sync_rhs_self6_10),
    .I0(builder_basesoc_multiplexer_state[2]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(n34994_4) 
);
defparam builder_sync_rhs_self6_s5.INIT=8'h40;
  LUT3 builder_sync_rhs_self5_s5 (
    .F(builder_sync_rhs_self5_10),
    .I0(builder_basesoc_multiplexer_state[2]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(n34994_4) 
);
defparam builder_sync_rhs_self5_s5.INIT=8'hB0;
  LUT4 builder_sync_rhs_self1_0_s5 (
    .F(builder_sync_rhs_self1_0_10),
    .I0(builder_sync_rhs_self1_0_11),
    .I1(builder_sync_rhs_self1_0_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_0_s5.INIT=16'h3500;
  LUT4 builder_sync_rhs_self1_1_s5 (
    .F(builder_sync_rhs_self1_1_10),
    .I0(builder_sync_rhs_self1_1_11),
    .I1(builder_sync_rhs_self1_1_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_1_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_2_s5 (
    .F(builder_sync_rhs_self1_2_10),
    .I0(builder_sync_rhs_self1_2_11),
    .I1(builder_sync_rhs_self1_2_12),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_2_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_3_s5 (
    .F(builder_sync_rhs_self1_3_10),
    .I0(builder_sync_rhs_self1_3_11),
    .I1(builder_sync_rhs_self1_3_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_3_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_4_s5 (
    .F(builder_sync_rhs_self1_4_10),
    .I0(builder_sync_rhs_self1_4_11),
    .I1(builder_sync_rhs_self1_4_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_4_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_5_s5 (
    .F(builder_sync_rhs_self1_5_10),
    .I0(builder_sync_rhs_self1_5_11),
    .I1(builder_sync_rhs_self1_5_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_5_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_6_s5 (
    .F(builder_sync_rhs_self1_6_10),
    .I0(builder_sync_rhs_self1_6_11),
    .I1(builder_sync_rhs_self1_6_12),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_6_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_7_s5 (
    .F(builder_sync_rhs_self1_7_10),
    .I0(builder_sync_rhs_self1_7_11),
    .I1(builder_sync_rhs_self1_7_12),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_7_s5.INIT=16'h3A00;
  LUT4 builder_sync_rhs_self1_8_s5 (
    .F(builder_sync_rhs_self1_8_10),
    .I0(builder_sync_rhs_self1_8_11),
    .I1(builder_sync_rhs_self1_8_12),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_8_s5.INIT=16'hC500;
  LUT4 builder_sync_rhs_self1_9_s5 (
    .F(builder_sync_rhs_self1_9_10),
    .I0(builder_sync_rhs_self1_9_11),
    .I1(builder_sync_rhs_self1_9_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_9_s5.INIT=16'h3500;
  LUT4 builder_sync_rhs_self1_11_s5 (
    .F(builder_sync_rhs_self1_11_10),
    .I0(builder_sync_rhs_self1_11_11),
    .I1(builder_sync_rhs_self1_11_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_11_s5.INIT=16'h3500;
  LUT4 builder_sync_rhs_self1_12_s5 (
    .F(builder_sync_rhs_self1_12_10),
    .I0(builder_sync_rhs_self1_12_11),
    .I1(builder_sync_rhs_self1_12_12),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_12_s5.INIT=16'h3500;
  LUT4 main_tag_port_we_s5 (
    .F(main_tag_port_we_10),
    .I0(main_tag_port_we_11),
    .I1(builder_basesoc_fullmemorywe_state[0]),
    .I2(main_tag_di_dirty),
    .I3(main_tag_port_we_14) 
);
defparam main_tag_port_we_s5.INIT=16'hFFF2;
  LUT2 n22302_s1 (
    .F(n22302_5),
    .I0(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .I1(main_wishbone_bridge_rdata_converter_converter_demux[1]) 
);
defparam n22302_s1.INIT=4'h6;
  LUT2 n22290_s1 (
    .F(n22290_5),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[1]) 
);
defparam n22290_s1.INIT=4'h6;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[0]),
    .I0(main_vfb_litedramdmareader_offset[0]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s2.INIT=4'h4;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_1_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[1]),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_1_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_2_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[2]),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I2(main_vfb_litedramdmareader_offset[2]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_2_s2.INIT=16'h7800;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[3]),
    .I0(main_vfb_litedramdmareader_offset[0]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_7),
    .I2(main_vfb_litedramdmareader_offset[3]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[4]),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[5]),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I2(main_vfb_litedramdmareader_offset[5]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_5_s2.INIT=16'h7800;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[6]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_7),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[7]),
    .I0(main_vfb_litedramdmareader_offset[7]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_9),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[8]),
    .I0(main_vfb_litedramdmareader_offset[7]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_9),
    .I2(main_vfb_litedramdmareader_offset[8]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_8_s2.INIT=16'h7800;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[9]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_9),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_7),
    .I2(main_vfb_litedramdmareader_offset[9]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[10]),
    .I0(main_vfb_litedramdmareader_offset[10]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_9),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_12_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[12]),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I2(main_vfb_litedramdmareader_offset[12]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_12_s2.INIT=16'h7800;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[13]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7),
    .I2(main_vfb_litedramdmareader_offset[13]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[14]),
    .I0(main_vfb_litedramdmareader_offset[14]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_15_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[15]),
    .I0(main_vfb_litedramdmareader_offset[14]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9),
    .I2(main_vfb_litedramdmareader_offset[15]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_15_s2.INIT=16'h7800;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[16]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7),
    .I2(main_vfb_litedramdmareader_offset[16]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[17]),
    .I0(main_vfb_litedramdmareader_offset[17]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_12),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[18]),
    .I0(main_vfb_litedramdmareader_offset[17]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_12),
    .I2(main_vfb_litedramdmareader_offset[18]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_18_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[19]),
    .I0(main_vfb_litedramdmareader_offset[19]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s2.INIT=8'h60;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[20]),
    .I0(main_vfb_litedramdmareader_offset[19]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I2(main_vfb_litedramdmareader_offset[20]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_20_s2.INIT=16'h7800;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[21]),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_7),
    .I2(main_vfb_litedramdmareader_offset[21]),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_s2.INIT=16'h7800;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s2 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[22]),
    .I0(main_vfb_litedramdmareader_offset[22]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_9),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s2.INIT=8'h60;
  LUT4 mosi_latch_s7 (
    .F(mosi_latch),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(control_storage[0]),
    .I3(control_re) 
);
defparam mosi_latch_s7.INIT=16'h1000;
  LUT4 count_spimaster_next_value_1_s6 (
    .F(count_spimaster_next_value[1]),
    .I0(count[1]),
    .I1(count[0]),
    .I2(n22941_6),
    .I3(n35031_5) 
);
defparam count_spimaster_next_value_1_s6.INIT=16'h6000;
  LUT3 miso_latch_s5 (
    .F(miso_latch),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(clk_rise) 
);
defparam miso_latch_s5.INIT=8'h80;
  LUT2 main_tag_di_dirty_s6 (
    .F(main_tag_di_dirty),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14) 
);
defparam main_tag_di_dirty_s6.INIT=4'h8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_27),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_25),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_13_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_13_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_13_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_13_s7.INIT=16'h4F44;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s7.INIT=16'hF444;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_15_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_15),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_15_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_25),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_27),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_3_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_4_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_5_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_6_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_7_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_8_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_9_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_10_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_11_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_12_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[13]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_13_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_13_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_13_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_14_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[14]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_14_s7.INIT=16'h8F88;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_15_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[15]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_15_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[16]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_16) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s7.INIT=16'hFFE0;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[17]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[18]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[19]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[21]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[22]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[23]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[24]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14),
    .I1(builder_axi2axilite_next_state_1_15),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_15),
    .I3(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_11) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s7.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[25]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[27]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[28]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[29]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_21),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_19),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s7.INIT=16'h4F44;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[30]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s7.INIT=16'hF444;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[31]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_31_14),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_31_15),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s7.INIT=16'h8F88;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s7 (
    .F(main_socbushandler_ax_burst_valid),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_23),
    .I3(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_17) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s7.INIT=16'hF100;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s7 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_20),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I3(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_22) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s7.INIT=16'h0D00;
  LUT4 main_socbushandler_ax_burst_payload_addr_2_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_25),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(builder_axi2axilite1_next_state_0_13),
    .I3(main_socbushandler_ax_burst_payload_addr_2_17) 
);
defparam main_socbushandler_ax_burst_payload_addr_2_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_3_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[3]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14) 
);
defparam main_socbushandler_ax_burst_payload_addr_3_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_4_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[4]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14) 
);
defparam main_socbushandler_ax_burst_payload_addr_4_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_5_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[5]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_5_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_6_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[6]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_6_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_7_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[7]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_7_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_8_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[8]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_8_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_9_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[9]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_9_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_10_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[10]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_10_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_11_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[11]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_11_s7.INIT=16'hF888;
  LUT4 main_socbushandler_ax_burst_payload_addr_12_s7 (
    .F(main_socbushandler_ax_burst_payload_addr[12]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19),
    .I1(main_socbushandler_ax_burst_payload_addr_2_19),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21) 
);
defparam main_socbushandler_ax_burst_payload_addr_12_s7.INIT=16'hF888;
  LUT2 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s7 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s7.INIT=4'h4;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_2_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_27),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_2_25),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_2_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_3_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_3_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_4_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_4_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_5_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_5_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_6_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_6_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_7_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_7_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_8_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_8_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_9_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_9_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_10_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_10_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_11_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_11_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_12_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_12_s7.INIT=16'hF088;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_13_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_13_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_13_15),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_13_s7.INIT=16'h0F44;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_14_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_14_s7.INIT=16'hF044;
  LUT4 main_basesoc_socbushandler_ax_burst_payload_addr_15_s7 (
    .F(main_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I1(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_15),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam main_basesoc_socbushandler_ax_burst_payload_addr_15_s7.INIT=16'h0F44;
  LUT3 main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s6 (
    .F(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1),
    .I0(main_socbushandler_wishbone2axi1_data_done),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s6.INIT=8'h10;
  LUT3 main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_s6 (
    .F(main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1),
    .I0(main_socbushandler_wishbone2axi0_data_done),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13),
    .I2(main_ram_we_1_4) 
);
defparam main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1_s6.INIT=8'h10;
  LUT3 builder_comb_rhs_self62_s2 (
    .F(builder_comb_rhs_self62),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self62_s2.INIT=8'h40;
  LUT3 builder_comb_rhs_self59_s2 (
    .F(builder_comb_rhs_self59),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self59_s2.INIT=8'h40;
  LUT3 builder_comb_rhs_self56_s2 (
    .F(builder_comb_rhs_self56),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self56_s2.INIT=8'h40;
  LUT3 builder_comb_rhs_self53_s2 (
    .F(builder_comb_rhs_self53),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_wishbone_bridge_cmd_we) 
);
defparam builder_comb_rhs_self53_s2.INIT=8'h40;
  LUT4 builder_sync_rhs_self8_0_s2 (
    .F(builder_sync_rhs_self8[0]),
    .I0(builder_sync_rhs_self8_0_8),
    .I1(builder_sync_rhs_self8_0_9),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self8_0_s2.INIT=16'h3500;
  LUT4 builder_sync_rhs_self8_9_s2 (
    .F(builder_sync_rhs_self8[9]),
    .I0(builder_sync_rhs_self8_9_8),
    .I1(builder_sync_rhs_self8_9_9),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self8_9_s2.INIT=16'h3500;
  LUT4 builder_sync_rhs_self8_10_s2 (
    .F(builder_sync_rhs_self8[10]),
    .I0(builder_sync_rhs_self8_10_8),
    .I1(builder_sync_rhs_self8_10_9),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self8_10_s2.INIT=16'h3A00;
  LUT4 builder_sync_rhs_self8_11_s2 (
    .F(builder_sync_rhs_self8[11]),
    .I0(builder_sync_rhs_self8_11_8),
    .I1(builder_sync_rhs_self8_11_9),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self8_11_s2.INIT=16'h3500;
  LUT4 builder_sync_rhs_self8_12_s2 (
    .F(builder_sync_rhs_self8[12]),
    .I0(builder_sync_rhs_self8_12_8),
    .I1(builder_sync_rhs_self8_12_9),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self8_12_s2.INIT=16'h3500;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_0_s14 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[0]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_0_s14.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_1_s16 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[1]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_1_s16.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_2_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[2]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_2_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_3_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[3]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_3_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_4_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[4]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_4_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_5_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[5]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_5_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_6_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[6]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_6_s12.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_7_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[7]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_7_s13.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_8_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[8]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_8_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_9_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[9]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_9_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_10_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[10]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_10_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_11_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[11]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_11_s11.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_12_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[12]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_12_s13.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_13_s9 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_13_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[13]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_13_s9.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_14_s9 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_14_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[14]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_14_s9.INIT=8'h40;
  LUT3 builder_basesoc_axiliteinterface_w_payload_data_15_s11 (
    .F(builder_basesoc_axiliteinterface_w_payload_data_15_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(main_cpu_dbus_dat_w[15]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_15_s11.INIT=8'h40;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_13_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[13]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[13]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_13_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_12_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[12]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[12]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_12_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_11_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[11]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[11]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_11_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_10_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[10]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[10]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_10_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_9_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[9]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[9]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_9_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_8_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[8]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[8]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_8_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_7_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[7]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[7]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_7_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_6_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[6]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[6]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_6_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_5_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[5]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[5]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_5_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_4_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[4]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[4]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_4_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_3_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[3]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[3]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_3_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_2_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[2]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[2]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_2_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_1_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[1]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[1]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_1_s1.INIT=4'h8;
  LUT2 main_basesoc_port_adr_reg_axilitesram0_next_value0_0_s1 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value0[0]),
    .I0(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I1(main_basesoc_adr[0]) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value0_0_s1.INIT=4'h8;
  LUT2 main_ram_port_adr_reg_axilitesram1_next_value_ce0_s1 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value_ce0),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value_ce0_s1.INIT=4'h4;
  LUT4 n7354_s1 (
    .F(n7354_5),
    .I0(main_tx_count[2]),
    .I1(n7354_6),
    .I2(main_tx_count[3]),
    .I3(main_tx_tick) 
);
defparam n7354_s1.INIT=16'h7800;
  LUT4 n7421_s1 (
    .F(n7421_5),
    .I0(main_rx_count[2]),
    .I1(n7421_6),
    .I2(main_rx_count[3]),
    .I3(main_rx_tick) 
);
defparam n7421_s1.INIT=16'h7800;
  LUT2 main_rx_source_payload_data_7_s1 (
    .F(main_rx_source_payload_data[7]),
    .I0(main_rx_data[7]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_7_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_6_s1 (
    .F(main_rx_source_payload_data[6]),
    .I0(main_rx_data[6]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_6_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_5_s1 (
    .F(main_rx_source_payload_data[5]),
    .I0(main_rx_data[5]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_5_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_4_s1 (
    .F(main_rx_source_payload_data[4]),
    .I0(main_rx_data[4]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_4_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_3_s1 (
    .F(main_rx_source_payload_data[3]),
    .I0(main_rx_data[3]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_3_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_2_s1 (
    .F(main_rx_source_payload_data[2]),
    .I0(main_rx_data[2]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_2_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_1_s1 (
    .F(main_rx_source_payload_data[1]),
    .I0(main_rx_data[1]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_1_s1.INIT=4'h8;
  LUT2 main_rx_source_payload_data_0_s1 (
    .F(main_rx_source_payload_data[0]),
    .I0(main_rx_data[0]),
    .I1(n7444_4) 
);
defparam main_rx_source_payload_data_0_s1.INIT=4'h8;
  LUT2 main_watchdog_wdt_trigger_s1 (
    .F(main_watchdog_wdt_trigger),
    .I0(main_watchdog_control_storage[8]),
    .I1(main_watchdog_execute) 
);
defparam main_watchdog_wdt_trigger_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_15_s1 (
    .F(main_sdram_slave_p0_rddata[15]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[15]) 
);
defparam main_sdram_slave_p0_rddata_15_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_14_s1 (
    .F(main_sdram_slave_p0_rddata[14]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[14]) 
);
defparam main_sdram_slave_p0_rddata_14_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_13_s1 (
    .F(main_sdram_slave_p0_rddata[13]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[13]) 
);
defparam main_sdram_slave_p0_rddata_13_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_12_s1 (
    .F(main_sdram_slave_p0_rddata[12]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[12]) 
);
defparam main_sdram_slave_p0_rddata_12_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_11_s1 (
    .F(main_sdram_slave_p0_rddata[11]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[11]) 
);
defparam main_sdram_slave_p0_rddata_11_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_10_s1 (
    .F(main_sdram_slave_p0_rddata[10]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[10]) 
);
defparam main_sdram_slave_p0_rddata_10_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_9_s1 (
    .F(main_sdram_slave_p0_rddata[9]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[9]) 
);
defparam main_sdram_slave_p0_rddata_9_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_8_s1 (
    .F(main_sdram_slave_p0_rddata[8]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[8]) 
);
defparam main_sdram_slave_p0_rddata_8_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_7_s1 (
    .F(main_sdram_slave_p0_rddata[7]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[7]) 
);
defparam main_sdram_slave_p0_rddata_7_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_6_s1 (
    .F(main_sdram_slave_p0_rddata[6]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[6]) 
);
defparam main_sdram_slave_p0_rddata_6_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_5_s1 (
    .F(main_sdram_slave_p0_rddata[5]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[5]) 
);
defparam main_sdram_slave_p0_rddata_5_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_4_s1 (
    .F(main_sdram_slave_p0_rddata[4]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[4]) 
);
defparam main_sdram_slave_p0_rddata_4_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_3_s1 (
    .F(main_sdram_slave_p0_rddata[3]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[3]) 
);
defparam main_sdram_slave_p0_rddata_3_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_2_s1 (
    .F(main_sdram_slave_p0_rddata[2]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[2]) 
);
defparam main_sdram_slave_p0_rddata_2_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_1_s1 (
    .F(main_sdram_slave_p0_rddata[1]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[1]) 
);
defparam main_sdram_slave_p0_rddata_1_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p0_rddata_0_s1 (
    .F(main_sdram_slave_p0_rddata[0]),
    .I0(main_sdram_storage[0]),
    .I1(main_rddata_d[0]) 
);
defparam main_sdram_slave_p0_rddata_0_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_15_s1 (
    .F(main_sdram_slave_p1_rddata[15]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[15]) 
);
defparam main_sdram_slave_p1_rddata_15_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_14_s1 (
    .F(main_sdram_slave_p1_rddata[14]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[14]) 
);
defparam main_sdram_slave_p1_rddata_14_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_13_s1 (
    .F(main_sdram_slave_p1_rddata[13]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[13]) 
);
defparam main_sdram_slave_p1_rddata_13_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_12_s1 (
    .F(main_sdram_slave_p1_rddata[12]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[12]) 
);
defparam main_sdram_slave_p1_rddata_12_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_11_s1 (
    .F(main_sdram_slave_p1_rddata[11]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[11]) 
);
defparam main_sdram_slave_p1_rddata_11_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_10_s1 (
    .F(main_sdram_slave_p1_rddata[10]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[10]) 
);
defparam main_sdram_slave_p1_rddata_10_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_9_s1 (
    .F(main_sdram_slave_p1_rddata[9]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[9]) 
);
defparam main_sdram_slave_p1_rddata_9_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_8_s1 (
    .F(main_sdram_slave_p1_rddata[8]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[8]) 
);
defparam main_sdram_slave_p1_rddata_8_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_7_s1 (
    .F(main_sdram_slave_p1_rddata[7]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[7]) 
);
defparam main_sdram_slave_p1_rddata_7_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_6_s1 (
    .F(main_sdram_slave_p1_rddata[6]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[6]) 
);
defparam main_sdram_slave_p1_rddata_6_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_5_s1 (
    .F(main_sdram_slave_p1_rddata[5]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[5]) 
);
defparam main_sdram_slave_p1_rddata_5_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_4_s1 (
    .F(main_sdram_slave_p1_rddata[4]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[4]) 
);
defparam main_sdram_slave_p1_rddata_4_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_3_s1 (
    .F(main_sdram_slave_p1_rddata[3]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[3]) 
);
defparam main_sdram_slave_p1_rddata_3_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_2_s1 (
    .F(main_sdram_slave_p1_rddata[2]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[2]) 
);
defparam main_sdram_slave_p1_rddata_2_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_1_s1 (
    .F(main_sdram_slave_p1_rddata[1]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[1]) 
);
defparam main_sdram_slave_p1_rddata_1_s1.INIT=4'h8;
  LUT2 main_sdram_slave_p1_rddata_0_s1 (
    .F(main_sdram_slave_p1_rddata[0]),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata[0]) 
);
defparam main_sdram_slave_p1_rddata_0_s1.INIT=4'h8;
  LUT3 main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_s1 (
    .F(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1]),
    .I0(n11702_4),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(main_wishbone_bridge_cmd_count[1]) 
);
defparam main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_1_s1.INIT=8'h14;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_20_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[20]),
    .I0(main_tag_port_dat_r[11]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_20_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_19_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[19]),
    .I0(main_tag_port_dat_r[10]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_19_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_18_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18]),
    .I0(main_tag_port_dat_r[9]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_18_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_17_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[17]),
    .I0(main_tag_port_dat_r[8]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_17_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_16_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[16]),
    .I0(main_tag_port_dat_r[7]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_16_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_15_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[15]),
    .I0(main_tag_port_dat_r[6]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_15_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_14_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[14]),
    .I0(main_tag_port_dat_r[5]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_14_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_13_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[13]),
    .I0(main_tag_port_dat_r[4]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_13_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_12_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[12]),
    .I0(main_tag_port_dat_r[3]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_12_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_11_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[11]),
    .I0(main_tag_port_dat_r[2]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_11_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_10_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[10]),
    .I0(main_tag_port_dat_r[1]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_10_s2.INIT=4'h8;
  LUT2 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_9_s2 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[9]),
    .I0(main_tag_port_dat_r[0]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_9_s2.INIT=4'h8;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[11]),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_9),
    .I2(main_vtg_source_payload_hcount[11]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[10]),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_9),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_10_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[9]),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_6),
    .I2(main_vtg_source_payload_hcount[9]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[7]),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_8),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[6]),
    .I0(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_9),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_7),
    .I2(main_vtg_source_payload_hcount[6]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s1.INIT=16'h7800;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[5]),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_9),
    .I2(main_vtg_source_payload_hcount[5]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_5_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[4]),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_9),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_4_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[3]),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_6),
    .I2(main_vtg_source_payload_hcount[3]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_1_s1 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[1]),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(main_vtg_source_payload_hcount[1]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_1_s1.INIT=8'h60;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s1 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13041_3),
    .I2(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_7) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s1.INIT=16'h8000;
  LUT4 main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_s1 (
    .F(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6),
    .I0(n13071_3),
    .I1(n13056_3),
    .I2(builder_basesoc_clockdomainsrenamer_state),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6_s1.INIT=16'h7000;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[11]),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_9),
    .I2(main_vtg_source_payload_vcount[11]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_10_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[10]),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_9),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_10_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[9]),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6),
    .I2(main_vtg_source_payload_vcount[9]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[7]),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_8),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[6]),
    .I0(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_9),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_7),
    .I2(main_vtg_source_payload_vcount[6]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s1.INIT=16'h7800;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_5_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[5]),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_9),
    .I2(main_vtg_source_payload_vcount[5]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_5_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[4]),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_9),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_4_s1.INIT=8'h60;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[3]),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_6),
    .I2(main_vtg_source_payload_vcount[3]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s1.INIT=16'h7800;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_1_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[1]),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_1_s1.INIT=8'h60;
  LUT2 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_s1 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[0]),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_0_s1.INIT=4'h4;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s1 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13140_3),
    .I2(main_vtg_vactive_clockdomainsrenamer_next_value1_6),
    .I3(main_vtg_vactive_clockdomainsrenamer_next_value1_7) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s1.INIT=16'h8000;
  LUT4 main_vfb_dma_source_source_last_s1 (
    .F(main_vfb_dma_source_source_last),
    .I0(storage_7_66815_DIAREG_G[0]),
    .I1(main_vfb_dma_res_fifo_rdport_dat_r[2]),
    .I2(main_vfb_dma_source_source_last_6),
    .I3(storage_7_66815_REDUCAREG_G_2) 
);
defparam main_vfb_dma_source_source_last_s1.INIT=16'h0A0C;
  LUT2 main_vfb_first_resetinserter_next_value_s1 (
    .F(main_vfb_first_resetinserter_next_value),
    .I0(builder_basesoc_resetinserter_state),
    .I1(builder_multiregimpl12_regs1) 
);
defparam main_vfb_first_resetinserter_next_value_s1.INIT=4'h4;
  LUT3 main_vfb_source_payload_de_s1 (
    .F(main_vfb_source_payload_de),
    .I0(main_vtg_hactive),
    .I1(main_vtg_vactive),
    .I2(builder_basesoc_resetinserter_state) 
);
defparam main_vfb_source_payload_de_s1.INIT=8'h80;
  LUT2 builder_csr_bankarray_csrbank0_reset0_re_s1 (
    .F(builder_csr_bankarray_csrbank0_reset0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank0_reset0_re_8) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank0_scratch0_re_s1 (
    .F(builder_csr_bankarray_csrbank0_scratch0_re),
    .I0(n23191_8),
    .I1(builder_csr_bankarray_csrbank0_reset0_re_8) 
);
defparam builder_csr_bankarray_csrbank0_scratch0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank1_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank1_out0_re),
    .I0(n23191_10),
    .I1(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank1_out0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank2_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank2_out0_re),
    .I0(n23203_7),
    .I1(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank2_out0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank3_dfii_control0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_control0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank3_dfii_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_control0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_command0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n23191_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_command0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n23430_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n23274_22) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n23940_22) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_command0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n23270_24) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_address0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I1(n23266_19) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_control0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_control0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank4_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_control0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_mosi0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_mosi0_re),
    .I0(n23117_15),
    .I1(builder_csr_bankarray_csrbank4_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_mosi0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_cs0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_cs0_re),
    .I0(n23430_10),
    .I1(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank4_cs0_re_s1.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank4_loopback0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_loopback0_re),
    .I0(n23274_22),
    .I1(builder_csr_bankarray_csrbank4_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_loopback0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank4_clk_divider0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_clk_divider0_re),
    .I0(n23260_19),
    .I1(builder_csr_bankarray_csrbank4_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_clk_divider0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_load0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_load0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank5_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_load0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_reload0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_reload0_re),
    .I0(n23191_8),
    .I1(builder_csr_bankarray_csrbank5_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_reload0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_en0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_en0_re),
    .I0(n23117_15),
    .I1(builder_csr_bankarray_csrbank5_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_en0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_update_value0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_update_value0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I1(builder_csr_bankarray_csrbank5_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_update_value0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank5_ev_pending_re),
    .I0(n23260_19),
    .I1(builder_csr_bankarray_csrbank5_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_ev_pending_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_ev_enable0_re),
    .I0(n23940_22),
    .I1(builder_csr_bankarray_csrbank5_load0_re_8) 
);
defparam builder_csr_bankarray_csrbank5_ev_enable0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank6_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank6_ev_pending_re),
    .I0(main_uart_tx_fifo_wrport_we_19),
    .I1(n23430_8) 
);
defparam builder_csr_bankarray_csrbank6_ev_pending_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank6_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank6_ev_enable0_re),
    .I0(main_uart_tx_fifo_wrport_we_19),
    .I1(n23274_22) 
);
defparam builder_csr_bankarray_csrbank6_ev_enable0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_dma_base0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_dma_base0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank7_dma_base0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_dma_base0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_dma_length0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_dma_length0_re),
    .I0(n23191_8),
    .I1(builder_csr_bankarray_csrbank7_dma_base0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_dma_length0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_dma_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_dma_enable0_re),
    .I0(n23117_15),
    .I1(builder_csr_bankarray_csrbank7_dma_base0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_dma_enable0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank7_dma_loop0_re_s1 (
    .F(builder_csr_bankarray_csrbank7_dma_loop0_re),
    .I0(n23430_8),
    .I1(builder_csr_bankarray_csrbank7_dma_base0_re_8) 
);
defparam builder_csr_bankarray_csrbank7_dma_loop0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_enable0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_enable0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_hres0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_hres0_re),
    .I0(n23191_8),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_hres0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_hsync_start0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_hsync_start0_re),
    .I0(n23117_15),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_hsync_start0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_hsync_end0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_hsync_end0_re),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_hsync_end0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_hscan0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_hscan0_re),
    .I0(n23430_8),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_hscan0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_vres0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_vres0_re),
    .I0(n23274_22),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_vres0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_vsync_start0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_vsync_start0_re),
    .I0(n23260_19),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_vsync_start0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_vsync_end0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_vsync_end0_re),
    .I0(n23940_22),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_vsync_end0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank8_vscan0_re_s1 (
    .F(builder_csr_bankarray_csrbank8_vscan0_re),
    .I0(builder_csr_bankarray_csrbank8_vscan0_re_8),
    .I1(builder_csr_bankarray_csrbank8_enable0_re_8) 
);
defparam builder_csr_bankarray_csrbank8_vscan0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank9_control0_re_s1 (
    .F(builder_csr_bankarray_csrbank9_control0_re),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_csr_bankarray_csrbank9_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank9_control0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank9_cycles0_re_s1 (
    .F(builder_csr_bankarray_csrbank9_cycles0_re),
    .I0(n23191_8),
    .I1(builder_csr_bankarray_csrbank9_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank9_cycles0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank9_ev_pending_re_s1 (
    .F(builder_csr_bankarray_csrbank9_ev_pending_re),
    .I0(n23430_8),
    .I1(builder_csr_bankarray_csrbank9_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank9_ev_pending_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank9_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank9_ev_enable0_re),
    .I0(n23274_22),
    .I1(builder_csr_bankarray_csrbank9_control0_re_8) 
);
defparam builder_csr_bankarray_csrbank9_ev_enable0_re_s1.INIT=4'h8;
  LUT4 n19252_s2 (
    .F(n19252_6),
    .I0(main_basesoc_socbushandler_beat_count[5]),
    .I1(main_basesoc_socbushandler_beat_count[6]),
    .I2(n19252_7),
    .I3(main_basesoc_socbushandler_beat_count[7]) 
);
defparam n19252_s2.INIT=16'h7F80;
  LUT2 n19255_s2 (
    .F(n19255_6),
    .I0(main_basesoc_socbushandler_beat_count[4]),
    .I1(n19255_7) 
);
defparam n19255_s2.INIT=4'h6;
  LUT4 n19256_s2 (
    .F(n19256_6),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]),
    .I2(main_basesoc_socbushandler_beat_count[2]),
    .I3(main_basesoc_socbushandler_beat_count[3]) 
);
defparam n19256_s2.INIT=16'h7F80;
  LUT3 n19257_s2 (
    .F(n19257_6),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]),
    .I2(main_basesoc_socbushandler_beat_count[2]) 
);
defparam n19257_s2.INIT=8'h78;
  LUT2 n19258_s2 (
    .F(n19258_6),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]) 
);
defparam n19258_s2.INIT=4'h6;
  LUT4 n19486_s2 (
    .F(n19486_6),
    .I0(main_socbushandler_beat_count[5]),
    .I1(main_socbushandler_beat_count[6]),
    .I2(n19486_7),
    .I3(main_socbushandler_beat_count[7]) 
);
defparam n19486_s2.INIT=16'h7F80;
  LUT2 n19489_s2 (
    .F(n19489_6),
    .I0(main_socbushandler_beat_count[4]),
    .I1(n19489_7) 
);
defparam n19489_s2.INIT=4'h6;
  LUT4 n19490_s2 (
    .F(n19490_6),
    .I0(main_socbushandler_beat_count[0]),
    .I1(main_socbushandler_beat_count[1]),
    .I2(main_socbushandler_beat_count[2]),
    .I3(main_socbushandler_beat_count[3]) 
);
defparam n19490_s2.INIT=16'h7F80;
  LUT3 n19491_s2 (
    .F(n19491_6),
    .I0(main_socbushandler_beat_count[0]),
    .I1(main_socbushandler_beat_count[1]),
    .I2(main_socbushandler_beat_count[2]) 
);
defparam n19491_s2.INIT=8'h78;
  LUT2 n19492_s2 (
    .F(n19492_6),
    .I0(main_socbushandler_beat_count[0]),
    .I1(main_socbushandler_beat_count[1]) 
);
defparam n19492_s2.INIT=4'h6;
  LUT4 n19720_s2 (
    .F(n19720_6),
    .I0(main_bridge_axi2axi_lite_beat_count[5]),
    .I1(main_bridge_axi2axi_lite_beat_count[6]),
    .I2(n19720_7),
    .I3(main_bridge_axi2axi_lite_beat_count[7]) 
);
defparam n19720_s2.INIT=16'h7F80;
  LUT2 n19723_s2 (
    .F(n19723_6),
    .I0(main_bridge_axi2axi_lite_beat_count[4]),
    .I1(n19723_7) 
);
defparam n19723_s2.INIT=4'h6;
  LUT4 n19724_s2 (
    .F(n19724_6),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]),
    .I2(main_bridge_axi2axi_lite_beat_count[2]),
    .I3(main_bridge_axi2axi_lite_beat_count[3]) 
);
defparam n19724_s2.INIT=16'h7F80;
  LUT3 n19725_s2 (
    .F(n19725_6),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]),
    .I2(main_bridge_axi2axi_lite_beat_count[2]) 
);
defparam n19725_s2.INIT=8'h78;
  LUT2 n19726_s2 (
    .F(n19726_6),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]) 
);
defparam n19726_s2.INIT=4'h6;
  LUT4 n19987_s2 (
    .F(n19987_6),
    .I0(builder_basesoc_socbushandler_beat_count[5]),
    .I1(builder_basesoc_socbushandler_beat_count[6]),
    .I2(n19987_7),
    .I3(builder_basesoc_socbushandler_beat_count[7]) 
);
defparam n19987_s2.INIT=16'h7F80;
  LUT2 n19990_s2 (
    .F(n19990_6),
    .I0(builder_basesoc_socbushandler_beat_count[4]),
    .I1(n19990_7) 
);
defparam n19990_s2.INIT=4'h6;
  LUT4 n19991_s2 (
    .F(n19991_6),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]),
    .I2(builder_basesoc_socbushandler_beat_count[2]),
    .I3(builder_basesoc_socbushandler_beat_count[3]) 
);
defparam n19991_s2.INIT=16'h7F80;
  LUT3 n19992_s2 (
    .F(n19992_6),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]),
    .I2(builder_basesoc_socbushandler_beat_count[2]) 
);
defparam n19992_s2.INIT=8'h78;
  LUT2 n19993_s2 (
    .F(n19993_6),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]) 
);
defparam n19993_s2.INIT=4'h6;
  LUT4 n22133_s8 (
    .F(n22113_5),
    .I0(main_sdram_choose_cmd_grant[1]),
    .I1(n22113_6),
    .I2(n22113_7),
    .I3(n22113_8) 
);
defparam n22133_s8.INIT=16'h00BF;
  LUT4 n22134_s9 (
    .F(n22120_6),
    .I0(n22120_7),
    .I1(main_sdram_choose_cmd_grant[0]),
    .I2(n22113_7),
    .I3(n22113_6) 
);
defparam n22134_s9.INIT=16'h8F00;
  LUT3 n22133_s11 (
    .F(n22131_6),
    .I0(n22113_6),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(n22131_9) 
);
defparam n22133_s11.INIT=8'hD0;
  LUT4 n22134_s11 (
    .F(n22132_6),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n22113_6),
    .I2(n22113_8),
    .I3(n22120_7) 
);
defparam n22134_s11.INIT=16'hF800;
  LUT4 n22161_s8 (
    .F(n22141_5),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(n22141_6),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I3(n22141_7) 
);
defparam n22161_s8.INIT=16'hFB00;
  LUT4 n22162_s9 (
    .F(n22148_6),
    .I0(n22148_7),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I3(n22141_6) 
);
defparam n22162_s9.INIT=16'hF800;
  LUT4 n22161_s11 (
    .F(n22159_6),
    .I0(n22141_6),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(n22141_7),
    .I3(n22148_7) 
);
defparam n22161_s11.INIT=16'hD000;
  LUT4 n22162_s11 (
    .F(n22160_6),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(n22141_6),
    .I2(n22141_7),
    .I3(n22148_7) 
);
defparam n22162_s11.INIT=16'h8F00;
  LUT2 n18818_s2 (
    .F(n18818_6),
    .I0(dvi_rst),
    .I1(builder_multiregimpl1_regs1) 
);
defparam n18818_s2.INIT=4'h4;
  LUT3 n22103_s2 (
    .F(n22103_6),
    .I0(main_sdram_time1[0]),
    .I1(main_sdram_time1[1]),
    .I2(main_sdram_time1_3_9) 
);
defparam n22103_s2.INIT=8'h9F;
  LUT4 n22102_s2 (
    .F(n22102_6),
    .I0(main_sdram_time1[0]),
    .I1(main_sdram_time1[1]),
    .I2(main_sdram_time1[2]),
    .I3(main_sdram_time1_3_9) 
);
defparam n22102_s2.INIT=16'hE1FF;
  LUT3 n22101_s2 (
    .F(n22101_6),
    .I0(main_sdram_time1[3]),
    .I1(n22101_7),
    .I2(main_sdram_time1_3_9) 
);
defparam n22101_s2.INIT=8'h6F;
  LUT3 n22087_s2 (
    .F(n22087_6),
    .I0(main_sdram_time0_4_9),
    .I1(main_sdram_time0[0]),
    .I2(main_sdram_time0[1]) 
);
defparam n22087_s2.INIT=8'hD7;
  LUT4 n22085_s2 (
    .F(n22085_6),
    .I0(main_sdram_time0[2]),
    .I1(n22086_7),
    .I2(main_sdram_time0_4_9),
    .I3(main_sdram_time0[3]) 
);
defparam n22085_s2.INIT=16'hBF4F;
  LUT3 n22084_s2 (
    .F(n22084_6),
    .I0(main_sdram_time0_4_9),
    .I1(main_sdram_time0[4]),
    .I2(n22084_9) 
);
defparam n22084_s2.INIT=8'h7D;
  LUT2 n22971_s1 (
    .F(n22971_5),
    .I0(mosi_latch),
    .I1(mosi_sel[0]) 
);
defparam n22971_s1.INIT=4'hB;
  LUT3 n22970_s1 (
    .F(n22970_5),
    .I0(mosi_latch),
    .I1(mosi_sel[0]),
    .I2(mosi_sel[1]) 
);
defparam n22970_s1.INIT=8'hEB;
  LUT4 n22969_s1 (
    .F(n22969_5),
    .I0(mosi_sel[0]),
    .I1(mosi_sel[1]),
    .I2(mosi_latch),
    .I3(mosi_sel[2]) 
);
defparam n22969_s1.INIT=16'hFEF1;
  LUT3 main_data_port_we_15_s1 (
    .F(main_data_port_we[15]),
    .I0(main_data_port_we_15_10),
    .I1(main_data_port_we_15_7),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_15_s1.INIT=8'hF8;
  LUT3 main_data_port_we_14_s1 (
    .F(main_data_port_we[14]),
    .I0(main_data_port_we_15_10),
    .I1(main_data_port_we_14_6),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_14_s1.INIT=8'hF8;
  LUT3 main_data_port_we_13_s1 (
    .F(main_data_port_we[13]),
    .I0(main_data_port_we_15_10),
    .I1(main_data_port_we_13_6),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_13_s1.INIT=8'hF8;
  LUT3 main_data_port_we_12_s1 (
    .F(main_data_port_we[12]),
    .I0(main_data_port_we_15_10),
    .I1(main_data_port_we_12_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_12_s1.INIT=8'hF8;
  LUT3 main_data_port_we_11_s1 (
    .F(main_data_port_we[11]),
    .I0(main_data_port_we_15_7),
    .I1(main_data_port_we_11_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_11_s1.INIT=8'hF8;
  LUT3 main_data_port_we_10_s1 (
    .F(main_data_port_we[10]),
    .I0(main_data_port_we_14_6),
    .I1(main_data_port_we_11_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_10_s1.INIT=8'hF8;
  LUT3 main_data_port_we_9_s1 (
    .F(main_data_port_we[9]),
    .I0(main_data_port_we_13_6),
    .I1(main_data_port_we_11_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_9_s1.INIT=8'hF8;
  LUT3 main_data_port_we_8_s1 (
    .F(main_data_port_we[8]),
    .I0(main_data_port_we_12_8),
    .I1(main_data_port_we_11_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_8_s1.INIT=8'hF8;
  LUT3 main_data_port_we_7_s1 (
    .F(main_data_port_we[7]),
    .I0(main_data_port_we_15_7),
    .I1(main_data_port_we_7_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_7_s1.INIT=8'hF8;
  LUT3 main_data_port_we_6_s1 (
    .F(main_data_port_we[6]),
    .I0(main_data_port_we_14_6),
    .I1(main_data_port_we_7_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_6_s1.INIT=8'hF8;
  LUT3 main_data_port_we_5_s1 (
    .F(main_data_port_we[5]),
    .I0(main_data_port_we_13_6),
    .I1(main_data_port_we_7_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_5_s1.INIT=8'hF8;
  LUT3 main_data_port_we_4_s1 (
    .F(main_data_port_we[4]),
    .I0(main_data_port_we_12_8),
    .I1(main_data_port_we_7_8),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_4_s1.INIT=8'hF8;
  LUT3 main_data_port_we_3_s1 (
    .F(main_data_port_we[3]),
    .I0(main_data_port_we_15_7),
    .I1(main_data_port_we_3_12),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_3_s1.INIT=8'hF8;
  LUT3 main_data_port_we_2_s1 (
    .F(main_data_port_we[2]),
    .I0(main_data_port_we_14_6),
    .I1(main_data_port_we_3_12),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_2_s1.INIT=8'hF8;
  LUT3 main_data_port_we_1_s1 (
    .F(main_data_port_we[1]),
    .I0(main_data_port_we_13_6),
    .I1(main_data_port_we_3_12),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_1_s1.INIT=8'hF8;
  LUT3 main_data_port_we_0_s1 (
    .F(main_data_port_we[0]),
    .I0(main_data_port_we_12_8),
    .I1(main_data_port_we_3_12),
    .I2(main_data_port_dat_w_127_9) 
);
defparam main_data_port_we_0_s1.INIT=8'hF8;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value_ce0_s2 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value_ce0),
    .I0(main_vtg_hactive_clockdomainsrenamer_next_value0_7),
    .I1(n13041_3),
    .I2(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I3(builder_basesoc_clockdomainsrenamer_state) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value_ce0_s2.INIT=16'hB0FF;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value_ce1_s2 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value_ce1),
    .I0(main_vtg_vactive_clockdomainsrenamer_next_value1_7),
    .I1(n13140_3),
    .I2(main_vtg_vactive_clockdomainsrenamer_next_value1_6),
    .I3(builder_basesoc_clockdomainsrenamer_state) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value_ce1_s2.INIT=16'hB0FF;
  LUT4 n22134_s8 (
    .F(n22114_5),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n22113_7),
    .I2(n22113_6),
    .I3(n22113_8) 
);
defparam n22134_s8.INIT=16'hFFB0;
  LUT4 n22133_s9 (
    .F(n22119_5),
    .I0(n22120_7),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(n22113_6),
    .I3(n22113_7) 
);
defparam n22133_s9.INIT=16'h8FFF;
  LUT3 n22133_s10 (
    .F(n22125_5),
    .I0(main_sdram_choose_cmd_grant[1]),
    .I1(n22131_9),
    .I2(n22113_7) 
);
defparam n22133_s10.INIT=8'h8F;
  LUT4 n22134_s10 (
    .F(n22126_5),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n22113_8),
    .I2(n22120_7),
    .I3(n22113_7) 
);
defparam n22134_s10.INIT=16'hE0FF;
  LUT4 n22162_s8 (
    .F(n22142_5),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(n22141_6),
    .I3(n22141_7) 
);
defparam n22162_s8.INIT=16'hE0FF;
  LUT4 n22162_s10 (
    .F(n22154_5),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(n22141_7),
    .I2(n22148_7),
    .I3(main_sdram_bankmachine3_pipe_valid_sink_ready_5) 
);
defparam n22162_s10.INIT=16'hFFB0;
  LUT3 builder_wishbone2axi0_next_state_1_s11 (
    .F(builder_wishbone2axi0_next_state_1_17),
    .I0(builder_wr_lock_counter_7_14),
    .I1(builder_wishbone2axi0_next_state_1_23),
    .I2(builder_wishbone2axi0_next_state_1_21) 
);
defparam builder_wishbone2axi0_next_state_1_s11.INIT=8'h4F;
  LUT3 builder_wishbone2axi1_next_state_1_s11 (
    .F(builder_wishbone2axi1_next_state_1_16),
    .I0(builder_wr_lock_counter_7_14),
    .I1(builder_wishbone2axi1_next_state_1_23),
    .I2(builder_wishbone2axi1_next_state_1_20) 
);
defparam builder_wishbone2axi1_next_state_1_s11.INIT=8'h4F;
  LUT3 builder_axi2axilite0_next_state_1_s8 (
    .F(builder_axi2axilite0_next_state_1_14),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(builder_axi2axilite0_next_state_1_17),
    .I2(builder_axi2axilite0_state[1]) 
);
defparam builder_axi2axilite0_next_state_1_s8.INIT=8'hEF;
  LUT4 builder_axi2axilite1_next_state_1_s8 (
    .F(builder_axi2axilite1_next_state_1_14),
    .I0(builder_rr_write_grant_7),
    .I1(n6502_4),
    .I2(main_ram_we_0_5),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam builder_axi2axilite1_next_state_1_s8.INIT=16'hF2FF;
  LUT3 builder_axi2axilite_next_state_1_s8 (
    .F(builder_axi2axilite_next_state_1_14),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(builder_axi2axilite_next_state_1_17),
    .I2(builder_axi2axilite_state[1]) 
);
defparam builder_axi2axilite_next_state_1_s8.INIT=8'h1F;
  LUT3 builder_axi2axilite2_next_state_1_s8 (
    .F(builder_axi2axilite2_next_state_1_14),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(builder_basesoc_axilite2csr_next_state_2_17),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_axi2axilite2_next_state_1_s8.INIT=8'hEF;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s14 (
    .F(builder_basesoc_bankmachine0_next_state_1_22),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(builder_basesoc_bankmachine0_next_state_1_24),
    .I2(builder_basesoc_bankmachine0_next_state_1_25),
    .I3(builder_basesoc_bankmachine0_state[1]) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s14.INIT=16'hEFFF;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s14 (
    .F(builder_basesoc_bankmachine1_next_state_1_22),
    .I0(builder_basesoc_bankmachine1_state[2]),
    .I1(builder_basesoc_bankmachine1_next_state_1_24),
    .I2(builder_basesoc_bankmachine1_next_state_1_25),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s14.INIT=16'hEFFF;
  LUT3 main_vfb_dma_res_fifo_consume_0_s12 (
    .F(main_vfb_dma_res_fifo_consume_0_19),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume_0_24),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_0_s12.INIT=8'hA3;
  LUT3 main_vfb_dma_res_fifo_consume_2_s11 (
    .F(main_vfb_dma_res_fifo_consume_2_17),
    .I0(n22624_7),
    .I1(main_vfb_dma_res_fifo_consume_2_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_2_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_3_s11 (
    .F(main_vfb_dma_res_fifo_consume_3_17),
    .I0(n22623_7),
    .I1(main_vfb_dma_res_fifo_consume_3_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_3_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_5_s11 (
    .F(main_vfb_dma_res_fifo_consume_5_17),
    .I0(n22621_7),
    .I1(main_vfb_dma_res_fifo_consume_5_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_5_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_6_s11 (
    .F(main_vfb_dma_res_fifo_consume_6_17),
    .I0(n22620_7),
    .I1(main_vfb_dma_res_fifo_consume_6_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_6_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_8_s11 (
    .F(main_vfb_dma_res_fifo_consume_8_17),
    .I0(n22618_10),
    .I1(main_vfb_dma_res_fifo_consume_8_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_8_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_9_s11 (
    .F(main_vfb_dma_res_fifo_consume_9_17),
    .I0(n22617_9),
    .I1(main_vfb_dma_res_fifo_consume_9_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_9_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_10_s11 (
    .F(main_vfb_dma_res_fifo_consume_10_17),
    .I0(n22616_7),
    .I1(main_vfb_dma_res_fifo_consume_10_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_10_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_12_s11 (
    .F(main_vfb_dma_res_fifo_consume_12_17),
    .I0(n22614_7),
    .I1(main_vfb_dma_res_fifo_consume_12_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_12_s11.INIT=8'h53;
  LUT3 main_vfb_dma_res_fifo_consume_13_s11 (
    .F(main_vfb_dma_res_fifo_consume_13_17),
    .I0(n22613_5),
    .I1(main_vfb_dma_res_fifo_consume_13_19),
    .I2(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_13_s11.INIT=8'h53;
  LUT2 n20782_s4 (
    .F(n20782_10),
    .I0(main_rx_phase[7]),
    .I1(n20781_9) 
);
defparam n20782_s4.INIT=4'h9;
  LUT2 n20779_s4 (
    .F(n20779_10),
    .I0(main_rx_phase[10]),
    .I1(n20779_13) 
);
defparam n20779_s4.INIT=4'h6;
  LUT3 n20778_s4 (
    .F(n20778_10),
    .I0(main_rx_phase[10]),
    .I1(n20779_13),
    .I2(main_rx_phase[11]) 
);
defparam n20778_s4.INIT=8'hB4;
  LUT4 n20777_s4 (
    .F(n20777_10),
    .I0(main_rx_phase[10]),
    .I1(main_rx_phase[11]),
    .I2(n20779_13),
    .I3(main_rx_phase[12]) 
);
defparam n20777_s4.INIT=16'hEF10;
  LUT2 n20776_s4 (
    .F(n20776_10),
    .I0(main_rx_phase[13]),
    .I1(n20776_13) 
);
defparam n20776_s4.INIT=4'h6;
  LUT3 n20775_s4 (
    .F(n20775_10),
    .I0(main_rx_phase[13]),
    .I1(n20776_13),
    .I2(main_rx_phase[14]) 
);
defparam n20775_s4.INIT=8'hB4;
  LUT4 n20774_s4 (
    .F(n20774_10),
    .I0(main_rx_phase[13]),
    .I1(main_rx_phase[14]),
    .I2(n20776_13),
    .I3(main_rx_phase[15]) 
);
defparam n20774_s4.INIT=16'hEF10;
  LUT3 n20771_s4 (
    .F(n20771_10),
    .I0(main_rx_phase[17]),
    .I1(n20772_11),
    .I2(main_rx_phase[18]) 
);
defparam n20771_s4.INIT=8'hE1;
  LUT3 n20766_s4 (
    .F(n20766_10),
    .I0(main_rx_phase[22]),
    .I1(n20767_9),
    .I2(main_rx_phase[23]) 
);
defparam n20766_s4.INIT=8'h87;
  LUT4 n20681_s4 (
    .F(n20681_10),
    .I0(n20688_9),
    .I1(main_tx_phase[31]),
    .I2(main_tx_phase[30]),
    .I3(n20682_9) 
);
defparam n20681_s4.INIT=16'h4000;
  LUT3 n20758_s3 (
    .F(n20758_8),
    .I0(main_rx_phase_31_10),
    .I1(main_rx_phase[31]),
    .I2(main_rx_phase_31_11) 
);
defparam n20758_s3.INIT=8'h40;
  LUT3 main_full_rate_phy_dfi_p0_cs_n_s1 (
    .F(main_full_rate_phy_dfi_p0_cs_n),
    .I0(main_full_rate_phy_dfi_p0_cs_n_6),
    .I1(main_full_rate_phy_dfi_p0_cas_n_6),
    .I2(main_full_rate_phy_dfi_p0_cs_n_7) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s1.INIT=8'hB0;
  LUT4 builder_wishbone2axi0_next_state_1_s12 (
    .F(builder_wishbone2axi0_next_state_1_19),
    .I0(builder_fsm0_state),
    .I1(builder_fsm1_state),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(builder_wishbone2axi0_state[1]) 
);
defparam builder_wishbone2axi0_next_state_1_s12.INIT=16'h0CAF;
  LUT4 builder_wishbone2axi0_state_1_s3 (
    .F(builder_wishbone2axi0_state_1_8),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_wishbone2axi0_state_1_9),
    .I2(builder_wishbone2axi0_state[1]),
    .I3(builder_wishbone2axi0_next_state_1_17) 
);
defparam builder_wishbone2axi0_state_1_s3.INIT=16'hEF00;
  LUT4 builder_wishbone2axi1_next_state_1_s12 (
    .F(builder_wishbone2axi1_next_state_1_18),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(builder_fsm0_state),
    .I2(builder_wishbone2axi1_next_state_1_21),
    .I3(builder_wishbone2axi1_state[0]) 
);
defparam builder_wishbone2axi1_next_state_1_s12.INIT=16'h440F;
  LUT4 builder_wishbone2axi1_state_1_s3 (
    .F(builder_wishbone2axi1_state_1_8),
    .I0(builder_rr_read_grant_8),
    .I1(builder_wishbone2axi1_state_1_9),
    .I2(builder_wishbone2axi1_state_1_10),
    .I3(builder_wishbone2axi1_next_state_1_16) 
);
defparam builder_wishbone2axi1_state_1_s3.INIT=16'h4F00;
  LUT4 builder_basesoc_fullmemorywe_state_1_s3 (
    .F(builder_basesoc_fullmemorywe_state_1_8),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(builder_basesoc_fullmemorywe_state_1_9),
    .I2(builder_basesoc_fullmemorywe_state[1]),
    .I3(main_tag_port_we_11) 
);
defparam builder_basesoc_fullmemorywe_state_1_s3.INIT=16'hFF0E;
  LUT4 n21608_s0 (
    .F(n21608_4),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_wrport_we) 
);
defparam n21608_s0.INIT=16'h78E1;
  LUT4 n21741_s0 (
    .F(n21741_4),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_wrport_we) 
);
defparam n21741_s0.INIT=16'h78E1;
  LUT4 n21874_s0 (
    .F(n21874_4),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam n21874_s0.INIT=16'h78E1;
  LUT4 n22007_s0 (
    .F(n22007_4),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_wrport_we) 
);
defparam n22007_s0.INIT=16'h78E1;
  LUT4 n22006_s0 (
    .F(n22006_4),
    .I0(n22006_5),
    .I1(n22006_6),
    .I2(main_sdram_bankmachine3_level[3]),
    .I3(main_sdram_bankmachine3_wrport_we) 
);
defparam n22006_s0.INIT=16'h5A3C;
  LUT2 n20847_s0 (
    .F(n20847_4),
    .I0(main_uart_tx_fifo_produce[0]),
    .I1(main_uart_tx_fifo_produce[1]) 
);
defparam n20847_s0.INIT=4'h6;
  LUT3 n20846_s0 (
    .F(n20846_4),
    .I0(main_uart_tx_fifo_produce[0]),
    .I1(main_uart_tx_fifo_produce[1]),
    .I2(main_uart_tx_fifo_produce[2]) 
);
defparam n20846_s0.INIT=8'h78;
  LUT4 n20845_s0 (
    .F(n20845_4),
    .I0(main_uart_tx_fifo_produce[0]),
    .I1(main_uart_tx_fifo_produce[1]),
    .I2(main_uart_tx_fifo_produce[2]),
    .I3(main_uart_tx_fifo_produce[3]) 
);
defparam n20845_s0.INIT=16'h7F80;
  LUT2 n20856_s0 (
    .F(n20856_4),
    .I0(main_uart_tx_fifo_consume[0]),
    .I1(main_uart_tx_fifo_consume[1]) 
);
defparam n20856_s0.INIT=4'h6;
  LUT3 n20855_s0 (
    .F(n20855_4),
    .I0(main_uart_tx_fifo_consume[0]),
    .I1(main_uart_tx_fifo_consume[1]),
    .I2(main_uart_tx_fifo_consume[2]) 
);
defparam n20855_s0.INIT=8'h78;
  LUT4 n20854_s0 (
    .F(n20854_4),
    .I0(main_uart_tx_fifo_consume[0]),
    .I1(main_uart_tx_fifo_consume[1]),
    .I2(main_uart_tx_fifo_consume[2]),
    .I3(main_uart_tx_fifo_consume[3]) 
);
defparam n20854_s0.INIT=16'h7F80;
  LUT2 n20897_s0 (
    .F(n20897_4),
    .I0(main_uart_rx_fifo_produce[0]),
    .I1(main_uart_rx_fifo_produce[1]) 
);
defparam n20897_s0.INIT=4'h6;
  LUT3 n20896_s0 (
    .F(n20896_4),
    .I0(main_uart_rx_fifo_produce[0]),
    .I1(main_uart_rx_fifo_produce[1]),
    .I2(main_uart_rx_fifo_produce[2]) 
);
defparam n20896_s0.INIT=8'h78;
  LUT4 n20895_s0 (
    .F(n20895_4),
    .I0(main_uart_rx_fifo_produce[0]),
    .I1(main_uart_rx_fifo_produce[1]),
    .I2(main_uart_rx_fifo_produce[2]),
    .I3(main_uart_rx_fifo_produce[3]) 
);
defparam n20895_s0.INIT=16'h7F80;
  LUT2 n20906_s0 (
    .F(n20906_4),
    .I0(main_uart_rx_fifo_consume[0]),
    .I1(main_uart_rx_fifo_consume[1]) 
);
defparam n20906_s0.INIT=4'h6;
  LUT3 n20905_s0 (
    .F(n20905_4),
    .I0(main_uart_rx_fifo_consume[0]),
    .I1(main_uart_rx_fifo_consume[1]),
    .I2(main_uart_rx_fifo_consume[2]) 
);
defparam n20905_s0.INIT=8'h78;
  LUT4 n20904_s0 (
    .F(n20904_4),
    .I0(main_uart_rx_fifo_consume[0]),
    .I1(main_uart_rx_fifo_consume[1]),
    .I2(main_uart_rx_fifo_consume[2]),
    .I3(main_uart_rx_fifo_consume[3]) 
);
defparam n20904_s0.INIT=16'h7F80;
  LUT2 n21575_s0 (
    .F(n21575_4),
    .I0(main_sdram_bankmachine0_produce[0]),
    .I1(main_sdram_bankmachine0_produce[1]) 
);
defparam n21575_s0.INIT=4'h6;
  LUT3 n21574_s0 (
    .F(n21574_4),
    .I0(main_sdram_bankmachine0_produce[0]),
    .I1(main_sdram_bankmachine0_produce[1]),
    .I2(main_sdram_bankmachine0_produce[2]) 
);
defparam n21574_s0.INIT=8'h78;
  LUT3 n21581_s0 (
    .F(n21581_4),
    .I0(main_sdram_bankmachine0_consume[0]),
    .I1(main_sdram_bankmachine0_consume[1]),
    .I2(main_sdram_bankmachine0_consume[2]) 
);
defparam n21581_s0.INIT=8'h78;
  LUT2 n21708_s0 (
    .F(n21708_4),
    .I0(main_sdram_bankmachine1_produce[0]),
    .I1(main_sdram_bankmachine1_produce[1]) 
);
defparam n21708_s0.INIT=4'h6;
  LUT3 n21707_s0 (
    .F(n21707_4),
    .I0(main_sdram_bankmachine1_produce[0]),
    .I1(main_sdram_bankmachine1_produce[1]),
    .I2(main_sdram_bankmachine1_produce[2]) 
);
defparam n21707_s0.INIT=8'h78;
  LUT2 n21715_s0 (
    .F(n21715_4),
    .I0(main_sdram_bankmachine1_consume[0]),
    .I1(main_sdram_bankmachine1_consume[1]) 
);
defparam n21715_s0.INIT=4'h6;
  LUT3 n21714_s0 (
    .F(n21714_4),
    .I0(main_sdram_bankmachine1_consume[0]),
    .I1(main_sdram_bankmachine1_consume[1]),
    .I2(main_sdram_bankmachine1_consume[2]) 
);
defparam n21714_s0.INIT=8'h78;
  LUT2 n21841_s0 (
    .F(n21841_4),
    .I0(main_sdram_bankmachine2_produce[0]),
    .I1(main_sdram_bankmachine2_produce[1]) 
);
defparam n21841_s0.INIT=4'h6;
  LUT3 n21840_s0 (
    .F(n21840_4),
    .I0(main_sdram_bankmachine2_produce[0]),
    .I1(main_sdram_bankmachine2_produce[1]),
    .I2(main_sdram_bankmachine2_produce[2]) 
);
defparam n21840_s0.INIT=8'h78;
  LUT2 n21848_s0 (
    .F(n21848_4),
    .I0(main_sdram_bankmachine2_consume[0]),
    .I1(main_sdram_bankmachine2_consume[1]) 
);
defparam n21848_s0.INIT=4'h6;
  LUT3 n21847_s0 (
    .F(n21847_4),
    .I0(main_sdram_bankmachine2_consume[0]),
    .I1(main_sdram_bankmachine2_consume[1]),
    .I2(main_sdram_bankmachine2_consume[2]) 
);
defparam n21847_s0.INIT=8'h78;
  LUT3 n21973_s0 (
    .F(n21973_4),
    .I0(main_sdram_bankmachine3_produce[0]),
    .I1(main_sdram_bankmachine3_produce[1]),
    .I2(main_sdram_bankmachine3_produce[2]) 
);
defparam n21973_s0.INIT=8'h78;
  LUT2 n21981_s0 (
    .F(n21981_4),
    .I0(main_sdram_bankmachine3_consume[0]),
    .I1(main_sdram_bankmachine3_consume[1]) 
);
defparam n21981_s0.INIT=4'h6;
  LUT3 n21980_s0 (
    .F(n21980_4),
    .I0(main_sdram_bankmachine3_consume[0]),
    .I1(main_sdram_bankmachine3_consume[1]),
    .I2(main_sdram_bankmachine3_consume[2]) 
);
defparam n21980_s0.INIT=8'h78;
  LUT2 n34864_s2 (
    .F(n34864_5),
    .I0(main_watchdog_control_storage[0]),
    .I1(main_watchdog_control_re) 
);
defparam n34864_s2.INIT=4'h8;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s1 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I1(builder_slave_sel_reg0[0]),
    .I2(builder_axirequestcounter0_empty),
    .I3(main_basesoc_socbushandler_pipe_valid_sink_ready_17) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s1.INIT=16'hAC00;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s2 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I0(builder_slave_sel_dec1_0_5),
    .I1(builder_slave_sel_dec1_0_4),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_19),
    .I3(main_basesoc_socbushandler_pipe_valid_sink_ready_10) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s2.INIT=16'h00EF;
  LUT2 main_basesoc_socbushandler_pipe_valid_sink_ready_s3 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s3.INIT=4'h8;
  LUT3 main_socbushandler_pipe_valid_sink_ready_s1 (
    .F(main_socbushandler_pipe_valid_sink_ready_4),
    .I0(builder_rr_write_grant_7),
    .I1(n6502_4),
    .I2(builder_axi2axilite1_next_state_0_12) 
);
defparam main_socbushandler_pipe_valid_sink_ready_s1.INIT=8'h0D;
  LUT2 main_socbushandler_pipe_valid_sink_ready_s2 (
    .F(main_socbushandler_pipe_valid_sink_ready_5),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7) 
);
defparam main_socbushandler_pipe_valid_sink_ready_s2.INIT=4'h8;
  LUT2 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s2 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s2.INIT=4'h8;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s1 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I1(builder_slave_sel_dec0_1_5),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_24),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_20) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s1.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s2 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_5),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_10),
    .I1(builder_slave_sel_dec1_1_6),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_26),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_22) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s2.INIT=16'hF800;
  LUT2 builder_basesoc_socbushandler_pipe_valid_sink_ready_s3 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_6),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s3.INIT=4'h8;
  LUT3 builder_slave_sel_dec0_0_s1 (
    .F(builder_slave_sel_dec0_0_4),
    .I0(builder_slave_sel_dec0_0_6),
    .I1(builder_slave_sel_dec0_3_6),
    .I2(builder_slave_sel_dec0_0_7) 
);
defparam builder_slave_sel_dec0_0_s1.INIT=8'h07;
  LUT3 builder_slave_sel_dec0_0_s2 (
    .F(builder_slave_sel_dec0_0_5),
    .I0(builder_slave_sel_dec0_2_5),
    .I1(builder_slave_sel_dec0_0_8),
    .I2(builder_slave_sel_dec0_0_7) 
);
defparam builder_slave_sel_dec0_0_s2.INIT=8'h07;
  LUT4 builder_slave_sel_dec0_1_s2 (
    .F(builder_slave_sel_dec0_1_5),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15),
    .I1(builder_slave_sel_dec0_1_7),
    .I2(builder_slave_sel_dec0_0_8),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15) 
);
defparam builder_slave_sel_dec0_1_s2.INIT=16'h4000;
  LUT3 builder_slave_sel_dec0_1_s3 (
    .F(builder_slave_sel_dec0_1_6),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_13_15),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_15_15),
    .I2(builder_slave_sel_dec0_1_8) 
);
defparam builder_slave_sel_dec0_1_s3.INIT=8'h80;
  LUT4 builder_slave_sel_dec0_2_s2 (
    .F(builder_slave_sel_dec0_2_5),
    .I0(builder_slave_sel_dec0_2_7),
    .I1(builder_slave_sel_dec0_2_8),
    .I2(builder_slave_sel_dec0_2_9),
    .I3(builder_slave_sel_dec0_2_10) 
);
defparam builder_slave_sel_dec0_2_s2.INIT=16'h0001;
  LUT4 builder_slave_sel_dec0_2_s3 (
    .F(builder_slave_sel_dec0_2_6),
    .I0(builder_slave_sel_dec0_2_11),
    .I1(builder_slave_sel_dec0_2_12),
    .I2(builder_slave_sel_dec0_2_13),
    .I3(builder_slave_sel_dec0_2_14) 
);
defparam builder_slave_sel_dec0_2_s3.INIT=16'hEEE0;
  LUT4 builder_slave_sel_dec0_3_s3 (
    .F(builder_slave_sel_dec0_3_6),
    .I0(builder_slave_sel_dec0_3_9),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(builder_slave_sel_dec0_3_11),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_slave_sel_dec0_3_s3.INIT=16'hB0BB;
  LUT4 builder_slave_sel_dec0_3_s4 (
    .F(builder_slave_sel_dec0_3_7),
    .I0(main_cpu_dbus_adr[14]),
    .I1(main_cpu_dbus_adr[29]),
    .I2(lineLoader_address[31]),
    .I3(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_3_s4.INIT=16'hBB0F;
  LUT2 builder_slave_sel_dec0_3_s5 (
    .F(builder_slave_sel_dec0_3_8),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I1(builder_slave_sel_dec0_3_16) 
);
defparam builder_slave_sel_dec0_3_s5.INIT=4'h1;
  LUT3 builder_slave_sel_dec1_0_s1 (
    .F(builder_slave_sel_dec1_0_4),
    .I0(builder_slave_sel_dec1_0_6),
    .I1(builder_slave_sel_dec1_0_7),
    .I2(builder_slave_sel_dec1_0_8) 
);
defparam builder_slave_sel_dec1_0_s1.INIT=8'h70;
  LUT3 builder_slave_sel_dec1_0_s2 (
    .F(builder_slave_sel_dec1_0_5),
    .I0(builder_slave_sel_dec1_0_9),
    .I1(builder_slave_sel_dec1_3_7),
    .I2(builder_slave_sel_dec1_0_8) 
);
defparam builder_slave_sel_dec1_0_s2.INIT=8'h70;
  LUT3 builder_slave_sel_dec1_1_s2 (
    .F(builder_slave_sel_dec1_1_5),
    .I0(builder_slave_sel_dec1_1_7),
    .I1(builder_slave_sel_dec1_0_9),
    .I2(builder_slave_sel_dec1_3_7) 
);
defparam builder_slave_sel_dec1_1_s2.INIT=8'h80;
  LUT4 builder_slave_sel_dec1_1_s3 (
    .F(builder_slave_sel_dec1_1_6),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14),
    .I1(builder_slave_sel_dec1_0_6),
    .I2(builder_slave_sel_dec1_1_8),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14) 
);
defparam builder_slave_sel_dec1_1_s3.INIT=16'h4000;
  LUT3 builder_slave_sel_dec1_2_s2 (
    .F(builder_slave_sel_dec1_2_5),
    .I0(builder_slave_sel_dec1_2_7),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_31_15) 
);
defparam builder_slave_sel_dec1_2_s2.INIT=8'h10;
  LUT4 builder_slave_sel_dec1_3_s3 (
    .F(builder_slave_sel_dec1_3_6),
    .I0(lineLoader_address[16]),
    .I1(builder_slave_sel_dec1_3_9),
    .I2(lineLoader_address[31]),
    .I3(builder_slave_sel_dec1_3_10) 
);
defparam builder_slave_sel_dec1_3_s3.INIT=16'h00BF;
  LUT4 builder_slave_sel_dec1_3_s4 (
    .F(builder_slave_sel_dec1_3_7),
    .I0(builder_slave_sel_dec0_3_9),
    .I1(builder_slave_sel_dec1_3_11),
    .I2(builder_slave_sel_dec0_3_11),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_slave_sel_dec1_3_s4.INIT=16'hB0BB;
  LUT4 builder_slave_sel_dec1_3_s5 (
    .F(builder_slave_sel_dec1_3_8),
    .I0(builder_slave_sel_dec1_3_12),
    .I1(builder_slave_sel_dec1_3_13),
    .I2(builder_slave_sel_dec1_2_7),
    .I3(builder_slave_sel_dec1_2_8) 
);
defparam builder_slave_sel_dec1_3_s5.INIT=16'hEEE0;
  LUT4 builder_axirequestcounter0_empty_s1 (
    .F(builder_axirequestcounter0_empty_4),
    .I0(builder_axirequestcounter0_counter[0]),
    .I1(builder_axirequestcounter0_counter[1]),
    .I2(builder_axirequestcounter0_counter[2]),
    .I3(builder_axirequestcounter0_counter[3]) 
);
defparam builder_axirequestcounter0_empty_s1.INIT=16'h0001;
  LUT4 builder_axirequestcounter0_empty_s2 (
    .F(builder_axirequestcounter0_empty_5),
    .I0(builder_axirequestcounter0_counter[4]),
    .I1(builder_axirequestcounter0_counter[5]),
    .I2(builder_axirequestcounter0_counter[6]),
    .I3(builder_axirequestcounter0_counter[7]) 
);
defparam builder_axirequestcounter0_empty_s2.INIT=16'h0001;
  LUT4 builder_axirequestcounter1_empty_s1 (
    .F(builder_axirequestcounter1_empty_4),
    .I0(builder_axirequestcounter1_counter[0]),
    .I1(builder_axirequestcounter1_counter[1]),
    .I2(builder_axirequestcounter1_counter[2]),
    .I3(builder_axirequestcounter1_counter[3]) 
);
defparam builder_axirequestcounter1_empty_s1.INIT=16'h0001;
  LUT4 builder_axirequestcounter1_empty_s2 (
    .F(builder_axirequestcounter1_empty_5),
    .I0(builder_axirequestcounter1_counter[4]),
    .I1(builder_axirequestcounter1_counter[5]),
    .I2(builder_axirequestcounter1_counter[6]),
    .I3(builder_axirequestcounter1_counter[7]) 
);
defparam builder_axirequestcounter1_empty_s2.INIT=16'h0001;
  LUT4 n6502_s1 (
    .F(n6502_4),
    .I0(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I1(n6502_7),
    .I2(main_ram_we_1_4),
    .I3(n6502_8) 
);
defparam n6502_s1.INIT=16'h0777;
  LUT4 n6502_s2 (
    .F(n6502_5),
    .I0(builder_rr_write_grant_8),
    .I1(main_ram_we_0_5),
    .I2(builder_wr_timer_count_19_14),
    .I3(n6502_15) 
);
defparam n6502_s2.INIT=16'h0100;
  LUT2 n6782_s1 (
    .F(n6782_4),
    .I0(builder_wishbone2axi0_next_state_0_14),
    .I1(builder_wishbone2axi1_state_1_9) 
);
defparam n6782_s1.INIT=4'h1;
  LUT4 n6782_s2 (
    .F(n6782_5),
    .I0(n6782_6),
    .I1(n6782_7),
    .I2(n6782_8),
    .I3(n6782_9) 
);
defparam n6782_s2.INIT=16'h0100;
  LUT3 main_ram_we_0_s1 (
    .F(main_ram_we_0_4),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we) 
);
defparam main_ram_we_0_s1.INIT=8'h10;
  LUT4 main_ram_we_0_s2 (
    .F(main_ram_we_0_5),
    .I0(main_ram_adr_10_23),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I3(main_ram_we_0_10) 
);
defparam main_ram_we_0_s2.INIT=16'h0E00;
  LUT3 main_ram_we_1_s1 (
    .F(main_ram_we_1_4),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi0_state[0]) 
);
defparam main_ram_we_1_s1.INIT=8'h10;
  LUT3 n7369_s1 (
    .F(n7369_4),
    .I0(main_tx_count[1]),
    .I1(main_tx_count[0]),
    .I2(n7369_5) 
);
defparam n7369_s1.INIT=8'h40;
  LUT4 n7444_s1 (
    .F(n7444_4),
    .I0(main_rx_count[2]),
    .I1(main_rx_count[3]),
    .I2(main_rx_data_rs232phyrx_next_value_ce1),
    .I3(n7444_5) 
);
defparam n7444_s1.INIT=16'h4000;
  LUT4 main_uart_tx_fifo_syncfifo_re_s1 (
    .F(main_uart_tx_fifo_syncfifo_re_4),
    .I0(main_uart_tx_fifo_level0[0]),
    .I1(main_uart_tx_fifo_level0[1]),
    .I2(main_uart_tx_fifo_level0[2]),
    .I3(main_uart_tx_fifo_level0[3]) 
);
defparam main_uart_tx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT4 main_uart_rx_fifo_syncfifo_re_s1 (
    .F(main_uart_rx_fifo_syncfifo_re_4),
    .I0(main_uart_rx_fifo_level0[0]),
    .I1(main_uart_rx_fifo_level0[1]),
    .I2(main_uart_rx_fifo_level0[2]),
    .I3(main_uart_rx_fifo_level0[3]) 
);
defparam main_uart_rx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT2 main_uart_rx_fifo_syncfifo_re_s2 (
    .F(main_uart_rx_fifo_syncfifo_re_5),
    .I0(main_uart_pending_re),
    .I1(main_uart_pending_r[1]) 
);
defparam main_uart_rx_fifo_syncfifo_re_s2.INIT=4'h8;
  LUT2 main_uart_rx_fifo_wrport_we_s1 (
    .F(main_uart_rx_fifo_wrport_we_4),
    .I0(main_uart_rx_fifo_level0[4]),
    .I1(main_uart_rx_fifo_syncfifo_re_4) 
);
defparam main_uart_rx_fifo_wrport_we_s1.INIT=4'h8;
  LUT4 main_timer_zero_trigger_s1 (
    .F(main_timer_zero_trigger_4),
    .I0(main_timer_value[25]),
    .I1(main_timer_value[26]),
    .I2(main_timer_zero_trigger_6),
    .I3(main_timer_zero_trigger_7) 
);
defparam main_timer_zero_trigger_s1.INIT=16'h1000;
  LUT4 main_timer_zero_trigger_s2 (
    .F(main_timer_zero_trigger_5),
    .I0(main_timer_value[28]),
    .I1(main_timer_value[29]),
    .I2(main_timer_value[30]),
    .I3(main_timer_value[31]) 
);
defparam main_timer_zero_trigger_s2.INIT=16'h0001;
  LUT4 main_leds_done_s1 (
    .F(main_leds_done_4),
    .I0(main_leds_done_6),
    .I1(main_leds_done_7),
    .I2(main_leds_done_8),
    .I3(main_leds_done_9) 
);
defparam main_leds_done_s1.INIT=16'h8000;
  LUT4 main_leds_done_s2 (
    .F(main_leds_done_5),
    .I0(main_leds_count[2]),
    .I1(main_leds_count[3]),
    .I2(main_leds_count[4]),
    .I3(main_leds_count[5]) 
);
defparam main_leds_done_s2.INIT=16'h0001;
  LUT4 main_gpio_done_s1 (
    .F(main_gpio_done_4),
    .I0(main_gpio_done_6),
    .I1(main_gpio_done_7),
    .I2(main_gpio_done_8),
    .I3(main_gpio_done_9) 
);
defparam main_gpio_done_s1.INIT=16'h8000;
  LUT4 main_gpio_done_s2 (
    .F(main_gpio_done_5),
    .I0(main_gpio_count[17]),
    .I1(main_gpio_count[18]),
    .I2(main_gpio_count[21]),
    .I3(main_gpio_done_10) 
);
defparam main_gpio_done_s2.INIT=16'h0100;
  LUT4 main_full_rate_phy_dfi_p0_cas_n_s2 (
    .F(main_full_rate_phy_dfi_p0_cas_n_5),
    .I0(main_sdram_phaseinjector0_command_storage[2]),
    .I1(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I2(n23117_15),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s2.INIT=16'h007F;
  LUT3 main_full_rate_phy_dfi_p0_cas_n_s3 (
    .F(main_full_rate_phy_dfi_p0_cas_n_6),
    .I0(main_phase_sel),
    .I1(main_full_rate_phy_dfi_p0_cas_n_7),
    .I2(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s3.INIT=8'h80;
  LUT4 main_full_rate_phy_dfi_p0_ras_n_s1 (
    .F(main_full_rate_phy_dfi_p0_ras_n_4),
    .I0(main_sdram_dfi_p0_ras_n),
    .I1(main_sdram_dfi_p1_ras_n),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_ras_n_s1.INIT=16'h305F;
  LUT4 main_full_rate_phy_dfi_p0_ras_n_s2 (
    .F(main_full_rate_phy_dfi_p0_ras_n_5),
    .I0(main_sdram_phaseinjector0_command_storage[3]),
    .I1(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I2(n23117_15),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_ras_n_s2.INIT=16'h007F;
  LUT4 main_full_rate_phy_dfi_p0_we_n_s1 (
    .F(main_full_rate_phy_dfi_p0_we_n_4),
    .I0(main_sdram_dfi_p0_we_n),
    .I1(main_sdram_dfi_p1_we_n),
    .I2(main_sdram_storage[0]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_we_n_s1.INIT=16'h305F;
  LUT4 main_full_rate_phy_dfi_p0_we_n_s2 (
    .F(main_full_rate_phy_dfi_p0_we_n_5),
    .I0(main_sdram_phaseinjector0_command_storage[1]),
    .I1(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I2(n23117_15),
    .I3(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_we_n_s2.INIT=16'h007F;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_15_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_15_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[15]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[15]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_15_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_15_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[15]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[31]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_15_s3 (
    .F(main_full_rate_phy_dfi_p0_wrdata_15_6),
    .I0(builder_basesoc_new_master_wdata_ready1),
    .I1(builder_basesoc_new_master_wdata_ready0),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_15_s3.INIT=8'hB0;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_14_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_14_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[14]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[14]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_14_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_14_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_14_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[14]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[30]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_14_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_13_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_13_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[13]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[13]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_13_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_13_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_13_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[13]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[29]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_13_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_12_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_12_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[12]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[12]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_12_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_12_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_12_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[12]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[28]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_12_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_11_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_11_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[11]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[11]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_11_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_11_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_11_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[11]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[27]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_11_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_10_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_10_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[10]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[10]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_10_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_10_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_10_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[10]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[26]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_10_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_9_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_9_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[9]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[9]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_9_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_9_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_9_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[9]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[25]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_9_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_8_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_8_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[8]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[8]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_8_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_8_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_8_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[8]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[24]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_8_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_7_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_7_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[7]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[7]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_7_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_7_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_7_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[7]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[23]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_7_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_6_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_6_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[6]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[6]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_6_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_6_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_6_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[6]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[22]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_6_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_5_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_5_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[5]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[5]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_5_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_5_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_5_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[5]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[21]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_5_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_4_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_4_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[4]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[4]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_4_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_4_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_4_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[4]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[20]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_4_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_3_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_3_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[3]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[3]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_3_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_3_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_3_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[3]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[19]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_3_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_2_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_2_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[2]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[2]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_2_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_2_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_2_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[2]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[18]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_2_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_1_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_1_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[1]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[1]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_1_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_1_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_1_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[1]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[17]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_1_s2.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_0_s1 (
    .F(main_full_rate_phy_dfi_p0_wrdata_0_4),
    .I0(main_sdram_phaseinjector0_wrdata_storage[0]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[0]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_0_s1.INIT=8'hCA;
  LUT3 main_full_rate_phy_dfi_p0_wrdata_0_s2 (
    .F(main_full_rate_phy_dfi_p0_wrdata_0_5),
    .I0(main_sdram_phaseinjector1_wrdata_storage[0]),
    .I1(main_wishbone_bridge_wdata_converter_converter_source_payload_data[16]),
    .I2(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_wrdata_0_s2.INIT=8'hCA;
  LUT4 main_full_rate_phy_dfi_p0_rddata_en_s1 (
    .F(main_full_rate_phy_dfi_p0_rddata_en_4),
    .I0(main_phase_sel),
    .I1(main_sdram_phaseinjector0_command_storage[5]),
    .I2(n23117_15),
    .I3(main_full_rate_phy_dfi_p0_cas_n_7) 
);
defparam main_full_rate_phy_dfi_p0_rddata_en_s1.INIT=16'h4000;
  LUT3 n7824_s2 (
    .F(n7824_5),
    .I0(main_phase_sel),
    .I1(main_sdram_storage[0]),
    .I2(main_sdram_dfi_p0_wrdata_en) 
);
defparam n7824_s2.INIT=8'h40;
  LUT4 n7824_s3 (
    .F(n7824_6),
    .I0(main_phase_sel),
    .I1(main_sdram_phaseinjector0_command_storage[4]),
    .I2(n23117_15),
    .I3(main_full_rate_phy_dfi_p0_cas_n_7) 
);
defparam n7824_s3.INIT=16'h4000;
  LUT3 main_sdram_bankmachine0_wrport_we_s1 (
    .F(main_sdram_bankmachine0_wrport_we_4),
    .I0(main_sdram_bankmachine0_wrport_we_6),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(builder_basesoc_roundrobin0_grant_8) 
);
defparam main_sdram_bankmachine0_wrport_we_s1.INIT=8'h40;
  LUT3 main_sdram_bankmachine0_wrport_we_s2 (
    .F(main_sdram_bankmachine0_wrport_we_5),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(main_sdram_bankmachine0_wrport_we_6),
    .I2(builder_basesoc_roundrobin0_grant_7) 
);
defparam main_sdram_bankmachine0_wrport_we_s2.INIT=8'h10;
  LUT2 main_sdram_bankmachine1_wrport_we_s1 (
    .F(main_sdram_bankmachine1_wrport_we_4),
    .I0(main_sdram_bankmachine1_wrport_we_20),
    .I1(main_sdram_bankmachine1_wrport_we_8) 
);
defparam main_sdram_bankmachine1_wrport_we_s1.INIT=4'h8;
  LUT4 main_sdram_bankmachine1_wrport_we_s2 (
    .F(main_sdram_bankmachine1_wrport_we_5),
    .I0(n13974_1),
    .I1(main_sdram_bankmachine1_wrport_we_18),
    .I2(main_sdram_bankmachine1_wrport_we_10),
    .I3(main_sdram_bankmachine1_wrport_we_11) 
);
defparam main_sdram_bankmachine1_wrport_we_s2.INIT=16'h1000;
  LUT4 main_sdram_bankmachine1_wrport_we_s3 (
    .F(main_sdram_bankmachine1_wrport_we_6),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_level[3]) 
);
defparam main_sdram_bankmachine1_wrport_we_s3.INIT=16'h0100;
  LUT4 main_sdram_bankmachine1_pipe_valid_sink_ready_s2 (
    .F(main_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(n22141_7),
    .I2(main_sdram_choose_req_ce_8),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam main_sdram_bankmachine1_pipe_valid_sink_ready_s2.INIT=16'h1000;
  LUT3 main_sdram_bankmachine2_wrport_we_s1 (
    .F(main_sdram_bankmachine2_wrport_we_4),
    .I0(main_wishbone_bridge_cmd_addr[6]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_sdram_bankmachine2_wrport_we_7) 
);
defparam main_sdram_bankmachine2_wrport_we_s1.INIT=8'h40;
  LUT3 main_sdram_bankmachine2_wrport_we_s2 (
    .F(main_sdram_bankmachine2_wrport_we_5),
    .I0(main_sdram_bankmachine1_wrport_we_10),
    .I1(main_sdram_bankmachine2_wrport_we_8),
    .I2(main_sdram_bankmachine2_wrport_we_9) 
);
defparam main_sdram_bankmachine2_wrport_we_s2.INIT=8'h80;
  LUT4 main_sdram_bankmachine2_wrport_we_s3 (
    .F(main_sdram_bankmachine2_wrport_we_6),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_level[3]) 
);
defparam main_sdram_bankmachine2_wrport_we_s3.INIT=16'h0100;
  LUT4 main_sdram_bankmachine2_pipe_valid_sink_ready_s2 (
    .F(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(n22141_6),
    .I2(main_sdram_choose_req_ce_8),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam main_sdram_bankmachine2_pipe_valid_sink_ready_s2.INIT=16'h1000;
  LUT4 main_sdram_bankmachine3_wrport_we_s1 (
    .F(main_sdram_bankmachine3_wrport_we_4),
    .I0(main_sdram_bankmachine3_wrport_we_6),
    .I1(main_sdram_bankmachine1_wrport_we_10),
    .I2(builder_basesoc_roundrobin3_grant),
    .I3(main_sdram_bankmachine3_wrport_we_7) 
);
defparam main_sdram_bankmachine3_wrport_we_s1.INIT=16'h4000;
  LUT4 main_sdram_bankmachine3_pipe_valid_sink_ready_s2 (
    .F(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I0(main_sdram_time0_4_9),
    .I1(n22113_7),
    .I2(main_sdram_time1_3_9),
    .I3(main_sdram_bankmachine3_pipe_valid_sink_ready_7) 
);
defparam main_sdram_bankmachine3_pipe_valid_sink_ready_s2.INIT=16'h0BF0;
  LUT3 main_sdram_bankmachine3_pipe_valid_sink_ready_s3 (
    .F(main_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_choose_req_ce_8) 
);
defparam main_sdram_bankmachine3_pipe_valid_sink_ready_s3.INIT=8'h80;
  LUT3 main_sdram_choose_cmd_ce_s1 (
    .F(main_sdram_choose_cmd_ce_4),
    .I0(n25045_5),
    .I1(main_sdram_trrdcon_ready),
    .I2(n25045_6) 
);
defparam main_sdram_choose_cmd_ce_s1.INIT=8'hE0;
  LUT3 main_sdram_choose_cmd_ce_s2 (
    .F(main_sdram_choose_cmd_ce_5),
    .I0(n25044_5),
    .I1(n25044_6),
    .I2(main_sdram_choose_cmd_grant[0]) 
);
defparam main_sdram_choose_cmd_ce_s2.INIT=8'h3A;
  LUT4 main_sdram_choose_req_ce_s1 (
    .F(main_sdram_choose_req_ce_4),
    .I0(n22148_7),
    .I1(n22141_6),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam main_sdram_choose_req_ce_s1.INIT=16'h0305;
  LUT4 main_sdram_choose_req_ce_s2 (
    .F(main_sdram_choose_req_ce_5),
    .I0(n22141_7),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_grant[0]) 
);
defparam main_sdram_choose_req_ce_s2.INIT=16'hC500;
  LUT4 main_data_port_dat_w_127_s1 (
    .F(main_data_port_dat_w_127_4),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_data_port_dat_w_127_6),
    .I3(main_data_port_dat_w_127_7) 
);
defparam main_data_port_dat_w_127_s1.INIT=16'h8000;
  LUT3 n11702_s1 (
    .F(n11702_4),
    .I0(n11702_5),
    .I1(main_sdram_bankmachine3_wrport_we_12),
    .I2(n11702_6) 
);
defparam n11702_s1.INIT=8'h10;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s1 (
    .F(main_vfb_dma_fifo_syncfifo_re_4),
    .I0(main_vfb_dma_fifo_syncfifo_re_5),
    .I1(main_vfb_dma_fifo_syncfifo_re_6),
    .I2(main_vfb_dma_fifo_syncfifo_re_7),
    .I3(main_vfb_dma_fifo_syncfifo_re_8) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s1.INIT=16'h8000;
  LUT3 n14542_s1 (
    .F(n14542_4),
    .I0(builder_basesoc_resetinserter_state),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(main_vtg_source_last) 
);
defparam n14542_s1.INIT=8'h40;
  LUT4 clk_rise_s1 (
    .F(clk_rise_4),
    .I0(clk_divider1[8]),
    .I1(storage[9]),
    .I2(clk_rise_8),
    .I3(clk_rise_9) 
);
defparam clk_rise_s1.INIT=16'hDFB6;
  LUT4 clk_rise_s2 (
    .F(clk_rise_5),
    .I0(clk_divider1[15]),
    .I1(clk_divider1[14]),
    .I2(clk_rise_35),
    .I3(storage[15]) 
);
defparam clk_rise_s2.INIT=16'hEB7E;
  LUT4 clk_rise_s3 (
    .F(clk_rise_6),
    .I0(clk_rise_37),
    .I1(clk_rise_12),
    .I2(clk_rise_13),
    .I3(clk_rise_14) 
);
defparam clk_rise_s3.INIT=16'h1000;
  LUT3 clk_rise_s4 (
    .F(clk_rise_7),
    .I0(clk_rise_15),
    .I1(clk_rise_16),
    .I2(clk_rise_17) 
);
defparam clk_rise_s4.INIT=8'h01;
  LUT4 n14702_s1 (
    .F(n14702_4),
    .I0(n14702_7),
    .I1(n14702_13),
    .I2(n14702_9),
    .I3(n14702_10) 
);
defparam n14702_s1.INIT=16'h0010;
  LUT4 n14702_s3 (
    .F(n14702_6),
    .I0(n35031_5),
    .I1(clk_rise),
    .I2(builder_basesoc_spimaster_state[1]),
    .I3(builder_basesoc_spimaster_state[0]) 
);
defparam n14702_s3.INIT=16'hCA00;
  LUT4 builder_csr_interconnect_dat_r_7_s1 (
    .F(builder_csr_interconnect_dat_r_7_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[7]) 
);
defparam builder_csr_interconnect_dat_r_7_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_7_s2 (
    .F(builder_csr_interconnect_dat_r_7_6),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[7]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[7]) 
);
defparam builder_csr_interconnect_dat_r_7_s2.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_8_s1 (
    .F(builder_csr_interconnect_dat_r_8_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[8]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[8]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[8]) 
);
defparam builder_csr_interconnect_dat_r_8_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_9_s1 (
    .F(builder_csr_interconnect_dat_r_9_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[9]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[9]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[9]) 
);
defparam builder_csr_interconnect_dat_r_9_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_10_s1 (
    .F(builder_csr_interconnect_dat_r_10_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[10]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[10]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[10]) 
);
defparam builder_csr_interconnect_dat_r_10_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_11_s1 (
    .F(builder_csr_interconnect_dat_r_11_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[11]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[11]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[11]) 
);
defparam builder_csr_interconnect_dat_r_11_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_12_s1 (
    .F(builder_csr_interconnect_dat_r_12_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[12]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[12]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[12]) 
);
defparam builder_csr_interconnect_dat_r_12_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_13_s1 (
    .F(builder_csr_interconnect_dat_r_13_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[13]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[13]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[13]) 
);
defparam builder_csr_interconnect_dat_r_13_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_14_s1 (
    .F(builder_csr_interconnect_dat_r_14_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[14]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[14]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[14]) 
);
defparam builder_csr_interconnect_dat_r_14_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_15_s1 (
    .F(builder_csr_interconnect_dat_r_15_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[15]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[15]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[15]) 
);
defparam builder_csr_interconnect_dat_r_15_s1.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_16_s1 (
    .F(builder_csr_interconnect_dat_r_16_5),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[16]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[16]),
    .I2(builder_csr_bankarray_interface7_bank_bus_dat_r[16]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[16]) 
);
defparam builder_csr_interconnect_dat_r_16_s1.INIT=16'h0001;
  LUT2 builder_csr_interconnect_dat_r_0_s1 (
    .F(builder_csr_interconnect_dat_r_0_4),
    .I0(builder_csr_interconnect_dat_r_0_7),
    .I1(builder_csr_interconnect_dat_r_0_8) 
);
defparam builder_csr_interconnect_dat_r_0_s1.INIT=4'h1;
  LUT4 builder_csr_interconnect_dat_r_0_s2 (
    .F(builder_csr_interconnect_dat_r_0_5),
    .I0(builder_csr_interconnect_dat_r_0_21),
    .I1(builder_csr_interconnect_dat_r_0_10),
    .I2(builder_csr_interconnect_dat_r_0_11),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_0_s2.INIT=16'hF0EE;
  LUT4 builder_csr_interconnect_dat_r_0_s3 (
    .F(builder_csr_interconnect_dat_r_0_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .I2(builder_csr_interconnect_dat_r_0_12),
    .I3(builder_csr_interconnect_dat_r_0_13) 
);
defparam builder_csr_interconnect_dat_r_0_s3.INIT=16'h1000;
  LUT4 builder_csr_interconnect_dat_r_1_s1 (
    .F(builder_csr_interconnect_dat_r_1_4),
    .I0(builder_csr_interconnect_dat_r_1_6),
    .I1(builder_csr_interconnect_dat_r_1_7),
    .I2(builder_csr_interconnect_dat_r_1_8),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_1_s1.INIT=16'hEE0F;
  LUT4 builder_csr_interconnect_dat_r_1_s2 (
    .F(builder_csr_interconnect_dat_r_1_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .I2(builder_csr_interconnect_dat_r_1_9),
    .I3(builder_csr_interconnect_dat_r_1_10) 
);
defparam builder_csr_interconnect_dat_r_1_s2.INIT=16'h1000;
  LUT4 builder_csr_interconnect_dat_r_2_s1 (
    .F(builder_csr_interconnect_dat_r_2_4),
    .I0(builder_csr_interconnect_dat_r_2_13),
    .I1(builder_csr_interconnect_dat_r_2_8),
    .I2(builder_csr_interconnect_dat_r_2_9),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_2_s1.INIT=16'hF400;
  LUT4 builder_csr_interconnect_dat_r_2_s2 (
    .F(builder_csr_interconnect_dat_r_2_5),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[2]) 
);
defparam builder_csr_interconnect_dat_r_2_s2.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_2_s3 (
    .F(builder_csr_interconnect_dat_r_2_6),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[2]) 
);
defparam builder_csr_interconnect_dat_r_2_s3.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_3_s1 (
    .F(builder_csr_interconnect_dat_r_3_4),
    .I0(builder_csr_interconnect_dat_r_3_7),
    .I1(mem_adr0[5]),
    .I2(builder_csr_interconnect_dat_r_3_8),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_3_s1.INIT=16'h4F00;
  LUT4 builder_csr_interconnect_dat_r_3_s2 (
    .F(builder_csr_interconnect_dat_r_3_5),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s2.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_3_s3 (
    .F(builder_csr_interconnect_dat_r_3_6),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s3.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_4_s1 (
    .F(builder_csr_interconnect_dat_r_4_4),
    .I0(builder_csr_interconnect_dat_r_4_7),
    .I1(builder_csr_interconnect_dat_r_4_8),
    .I2(builder_csr_interconnect_dat_r_4_9),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_4_s1.INIT=16'hF800;
  LUT4 builder_csr_interconnect_dat_r_4_s2 (
    .F(builder_csr_interconnect_dat_r_4_5),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface4_bank_bus_dat_r[4]) 
);
defparam builder_csr_interconnect_dat_r_4_s2.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_4_s3 (
    .F(builder_csr_interconnect_dat_r_4_6),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[4]) 
);
defparam builder_csr_interconnect_dat_r_4_s3.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_5_s1 (
    .F(builder_csr_interconnect_dat_r_5_4),
    .I0(builder_csr_interconnect_dat_r_5_7),
    .I1(mem_adr0[4]),
    .I2(builder_csr_interconnect_dat_r_5_8),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_5_s1.INIT=16'h0B00;
  LUT4 builder_csr_interconnect_dat_r_5_s2 (
    .F(builder_csr_interconnect_dat_r_5_5),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[5]) 
);
defparam builder_csr_interconnect_dat_r_5_s2.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_5_s3 (
    .F(builder_csr_interconnect_dat_r_5_6),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[5]) 
);
defparam builder_csr_interconnect_dat_r_5_s3.INIT=16'h0001;
  LUT3 builder_csr_interconnect_dat_r_6_s1 (
    .F(builder_csr_interconnect_dat_r_6_4),
    .I0(mem_adr0[5]),
    .I1(builder_csr_interconnect_dat_r_6_8),
    .I2(builder_csr_bankarray_sel_r) 
);
defparam builder_csr_interconnect_dat_r_6_s1.INIT=8'h10;
  LUT4 builder_csr_interconnect_dat_r_6_s2 (
    .F(builder_csr_interconnect_dat_r_6_5),
    .I0(builder_csr_interconnect_dat_r_6_9),
    .I1(mem_adr0[2]),
    .I2(builder_csr_interconnect_dat_r_6_10),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_6_s2.INIT=16'hB0BB;
  LUT4 builder_csr_interconnect_dat_r_6_s3 (
    .F(builder_csr_interconnect_dat_r_6_6),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[6]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[6]) 
);
defparam builder_csr_interconnect_dat_r_6_s3.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_6_s4 (
    .F(builder_csr_interconnect_dat_r_6_7),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[6]) 
);
defparam builder_csr_interconnect_dat_r_6_s4.INIT=16'h0001;
  LUT3 n19210_s1 (
    .F(n19210_4),
    .I0(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I1(n19210_9),
    .I2(n19210_7) 
);
defparam n19210_s1.INIT=8'h20;
  LUT2 n19210_s2 (
    .F(n19210_5),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_4),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_5) 
);
defparam n19210_s2.INIT=4'h4;
  LUT2 n34799_s1 (
    .F(n34799_4),
    .I0(n34799_5),
    .I1(n34799_6) 
);
defparam n34799_s1.INIT=4'h8;
  LUT4 n20123_s1 (
    .F(n20123_4),
    .I0(builder_wr_lock_counter[4]),
    .I1(builder_wr_lock_counter[5]),
    .I2(builder_wr_lock_counter[6]),
    .I3(builder_wr_lock_counter[7]) 
);
defparam n20123_s1.INIT=16'h8000;
  LUT4 n20123_s2 (
    .F(n20123_5),
    .I0(builder_wr_lock_counter[0]),
    .I1(builder_wr_lock_counter[1]),
    .I2(builder_wr_lock_counter[2]),
    .I3(builder_wr_lock_counter[3]) 
);
defparam n20123_s2.INIT=16'h8000;
  LUT4 n20123_s3 (
    .F(n20123_6),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14) 
);
defparam n20123_s3.INIT=16'h0777;
  LUT4 n20123_s4 (
    .F(n20123_7),
    .I0(n20123_15),
    .I1(builder_axi2axilite_next_state_0_12),
    .I2(n20123_9),
    .I3(n20123_17) 
);
defparam n20123_s4.INIT=16'h000D;
  LUT4 n20175_s1 (
    .F(n20175_4),
    .I0(n6782_6),
    .I1(n6782_7),
    .I2(n6782_8),
    .I3(n20175_6) 
);
defparam n20175_s1.INIT=16'h0100;
  LUT4 n20235_s1 (
    .F(n20235_4),
    .I0(builder_axirequestcounter0_counter[4]),
    .I1(builder_axirequestcounter0_counter[5]),
    .I2(builder_axirequestcounter0_counter[6]),
    .I3(builder_axirequestcounter0_counter[7]) 
);
defparam n20235_s1.INIT=16'h8000;
  LUT4 n20235_s2 (
    .F(n20235_5),
    .I0(builder_axirequestcounter0_counter[0]),
    .I1(builder_axirequestcounter0_counter[1]),
    .I2(builder_axirequestcounter0_counter[2]),
    .I3(builder_axirequestcounter0_counter[3]) 
);
defparam n20235_s2.INIT=16'h8000;
  LUT4 n21007_s1 (
    .F(n21007_4),
    .I0(main_timer_reload_storage[31]),
    .I1(main_timer_zero_trigger_4),
    .I2(n21007_5),
    .I3(main_timer_value[31]) 
);
defparam n21007_s1.INIT=16'hC07F;
  LUT4 n21008_s1 (
    .F(n21008_4),
    .I0(main_timer_value[31]),
    .I1(main_timer_reload_storage[30]),
    .I2(main_timer_value[30]),
    .I3(n21008_5) 
);
defparam n21008_s1.INIT=16'h0EF0;
  LUT3 n21009_s1 (
    .F(n21009_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[29]),
    .I2(n21009_5) 
);
defparam n21009_s1.INIT=8'hD0;
  LUT4 n21010_s1 (
    .F(n21010_4),
    .I0(n21010_5),
    .I1(main_timer_value[27]),
    .I2(main_timer_zero_trigger_4),
    .I3(main_timer_value[28]) 
);
defparam n21010_s1.INIT=16'h30EF;
  LUT4 n21011_s1 (
    .F(n21011_4),
    .I0(main_timer_reload_storage[27]),
    .I1(main_timer_zero_trigger_5),
    .I2(main_timer_value[27]),
    .I3(main_timer_zero_trigger_4) 
);
defparam n21011_s1.INIT=16'h0BF0;
  LUT3 n21012_s1 (
    .F(n21012_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[26]),
    .I2(n21012_5) 
);
defparam n21012_s1.INIT=8'hD0;
  LUT3 n21013_s1 (
    .F(n21013_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[25]),
    .I2(n21013_7) 
);
defparam n21013_s1.INIT=8'hD0;
  LUT3 n21014_s1 (
    .F(n21014_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[24]),
    .I2(n21014_5) 
);
defparam n21014_s1.INIT=8'hD0;
  LUT3 n21015_s1 (
    .F(n21015_4),
    .I0(n21015_5),
    .I1(main_timer_reload_storage[23]),
    .I2(main_timer_zero_trigger) 
);
defparam n21015_s1.INIT=8'hCA;
  LUT3 n21016_s1 (
    .F(n21016_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[22]),
    .I2(n21016_7) 
);
defparam n21016_s1.INIT=8'hD0;
  LUT3 n21017_s1 (
    .F(n21017_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[21]),
    .I2(n21017_5) 
);
defparam n21017_s1.INIT=8'hD0;
  LUT4 n21018_s1 (
    .F(n21018_4),
    .I0(main_timer_reload_storage[20]),
    .I1(main_timer_value[20]),
    .I2(n21018_8),
    .I3(main_timer_zero_trigger) 
);
defparam n21018_s1.INIT=16'hAA3C;
  LUT3 n21019_s1 (
    .F(n21019_4),
    .I0(n21019_5),
    .I1(main_timer_reload_storage[19]),
    .I2(main_timer_zero_trigger) 
);
defparam n21019_s1.INIT=8'hCA;
  LUT4 n21020_s1 (
    .F(n21020_4),
    .I0(main_timer_reload_storage[18]),
    .I1(main_timer_value[18]),
    .I2(n21020_7),
    .I3(main_timer_zero_trigger) 
);
defparam n21020_s1.INIT=16'hAA3C;
  LUT4 n21021_s1 (
    .F(n21021_4),
    .I0(main_timer_reload_storage[17]),
    .I1(main_timer_value[17]),
    .I2(main_timer_zero_trigger_7),
    .I3(main_timer_zero_trigger) 
);
defparam n21021_s1.INIT=16'hAA3C;
  LUT3 n21022_s1 (
    .F(n21022_4),
    .I0(n21022_5),
    .I1(main_timer_reload_storage[16]),
    .I2(main_timer_zero_trigger) 
);
defparam n21022_s1.INIT=8'hCA;
  LUT4 n21023_s1 (
    .F(n21023_4),
    .I0(main_timer_reload_storage[15]),
    .I1(main_timer_value[15]),
    .I2(n21023_7),
    .I3(main_timer_zero_trigger) 
);
defparam n21023_s1.INIT=16'hAA3C;
  LUT4 n21024_s1 (
    .F(n21024_4),
    .I0(main_timer_reload_storage[14]),
    .I1(main_timer_value[14]),
    .I2(n21024_5),
    .I3(main_timer_zero_trigger) 
);
defparam n21024_s1.INIT=16'hAA3C;
  LUT4 n21025_s1 (
    .F(n21025_4),
    .I0(main_timer_reload_storage[13]),
    .I1(main_timer_value[13]),
    .I2(n21025_8),
    .I3(main_timer_zero_trigger) 
);
defparam n21025_s1.INIT=16'hAA3C;
  LUT4 n21026_s1 (
    .F(n21026_4),
    .I0(main_timer_reload_storage[12]),
    .I1(main_timer_zero_trigger),
    .I2(main_timer_value[12]),
    .I3(n21026_5) 
);
defparam n21026_s1.INIT=16'h0BB0;
  LUT3 n21027_s1 (
    .F(n21027_4),
    .I0(n21027_5),
    .I1(main_timer_reload_storage[11]),
    .I2(main_timer_zero_trigger) 
);
defparam n21027_s1.INIT=8'hCA;
  LUT3 n21028_s1 (
    .F(n21028_4),
    .I0(n21028_5),
    .I1(main_timer_reload_storage[10]),
    .I2(main_timer_zero_trigger) 
);
defparam n21028_s1.INIT=8'hCA;
  LUT3 n21029_s1 (
    .F(n21029_4),
    .I0(n21029_5),
    .I1(main_timer_reload_storage[9]),
    .I2(main_timer_zero_trigger) 
);
defparam n21029_s1.INIT=8'hCA;
  LUT3 n21030_s1 (
    .F(n21030_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[8]),
    .I2(n21030_5) 
);
defparam n21030_s1.INIT=8'hD0;
  LUT4 n21031_s1 (
    .F(n21031_4),
    .I0(main_timer_reload_storage[7]),
    .I1(main_timer_value[7]),
    .I2(n21031_7),
    .I3(main_timer_zero_trigger) 
);
defparam n21031_s1.INIT=16'hAA3C;
  LUT4 n21032_s1 (
    .F(n21032_4),
    .I0(main_timer_reload_storage[6]),
    .I1(main_timer_value[6]),
    .I2(n21032_5),
    .I3(main_timer_zero_trigger) 
);
defparam n21032_s1.INIT=16'hAA3C;
  LUT4 n21033_s1 (
    .F(n21033_4),
    .I0(main_timer_reload_storage[5]),
    .I1(main_timer_zero_trigger),
    .I2(main_timer_value[5]),
    .I3(n21033_5) 
);
defparam n21033_s1.INIT=16'h0BB0;
  LUT4 n21034_s1 (
    .F(n21034_4),
    .I0(main_timer_reload_storage[4]),
    .I1(main_timer_value[4]),
    .I2(n21034_5),
    .I3(main_timer_zero_trigger) 
);
defparam n21034_s1.INIT=16'hAA3C;
  LUT3 n21035_s1 (
    .F(n21035_4),
    .I0(main_timer_zero_trigger),
    .I1(main_timer_reload_storage[3]),
    .I2(n21035_7) 
);
defparam n21035_s1.INIT=8'hD0;
  LUT4 n21036_s1 (
    .F(n21036_4),
    .I0(main_timer_reload_storage[2]),
    .I1(main_timer_zero_trigger),
    .I2(n21036_5),
    .I3(main_timer_value[2]) 
);
defparam n21036_s1.INIT=16'h0BB0;
  LUT4 n21037_s1 (
    .F(n21037_4),
    .I0(main_timer_reload_storage[1]),
    .I1(main_timer_value[0]),
    .I2(main_timer_value[1]),
    .I3(main_timer_zero_trigger) 
);
defparam n21037_s1.INIT=16'hAAC3;
  LUT3 n21038_s1 (
    .F(n21038_4),
    .I0(main_timer_reload_storage[0]),
    .I1(main_timer_value[0]),
    .I2(main_timer_zero_trigger) 
);
defparam n21038_s1.INIT=8'hA3;
  LUT4 n21142_s1 (
    .F(n21142_4),
    .I0(main_watchdog_remaining_status[30]),
    .I1(n21145_4),
    .I2(n21141_4),
    .I3(main_watchdog_remaining_status[31]) 
);
defparam n21142_s1.INIT=16'hBF40;
  LUT3 n21144_s1 (
    .F(n21144_4),
    .I0(main_watchdog_remaining_status[28]),
    .I1(n21145_4),
    .I2(main_watchdog_remaining_status[29]) 
);
defparam n21144_s1.INIT=8'hB4;
  LUT3 n21145_s1 (
    .F(n21145_4),
    .I0(main_watchdog_remaining_status[27]),
    .I1(n21150_4),
    .I2(n21145_5) 
);
defparam n21145_s1.INIT=8'h40;
  LUT4 n21146_s1 (
    .F(n21146_4),
    .I0(main_watchdog_remaining_status[25]),
    .I1(main_watchdog_remaining_status[26]),
    .I2(n21148_4),
    .I3(main_watchdog_remaining_status[27]) 
);
defparam n21146_s1.INIT=16'hEF10;
  LUT3 n21147_s1 (
    .F(n21147_4),
    .I0(main_watchdog_remaining_status[25]),
    .I1(n21148_4),
    .I2(main_watchdog_remaining_status[26]) 
);
defparam n21147_s1.INIT=8'hB4;
  LUT3 n21148_s1 (
    .F(n21148_4),
    .I0(main_watchdog_remaining_status[23]),
    .I1(main_watchdog_remaining_status[24]),
    .I2(n21150_4) 
);
defparam n21148_s1.INIT=8'h10;
  LUT2 n21149_s1 (
    .F(n21149_4),
    .I0(main_watchdog_remaining_status[23]),
    .I1(n21150_4) 
);
defparam n21149_s1.INIT=4'h4;
  LUT4 n21150_s1 (
    .F(n21150_4),
    .I0(main_watchdog_remaining_status[22]),
    .I1(n21160_4),
    .I2(n21150_5),
    .I3(n21150_9) 
);
defparam n21150_s1.INIT=16'h4000;
  LUT4 n21151_s1 (
    .F(n21151_4),
    .I0(n21160_4),
    .I1(n21150_5),
    .I2(n21150_9),
    .I3(main_watchdog_remaining_status[22]) 
);
defparam n21151_s1.INIT=16'h7F80;
  LUT3 n21152_s1 (
    .F(n21152_4),
    .I0(main_watchdog_remaining_status[20]),
    .I1(n21153_7),
    .I2(main_watchdog_remaining_status[21]) 
);
defparam n21152_s1.INIT=8'hB4;
  LUT4 n21154_s1 (
    .F(n21154_4),
    .I0(main_watchdog_remaining_status[18]),
    .I1(n21160_4),
    .I2(n21150_5),
    .I3(main_watchdog_remaining_status[19]) 
);
defparam n21154_s1.INIT=16'hBF40;
  LUT3 n21156_s1 (
    .F(n21156_4),
    .I0(main_watchdog_remaining_status[16]),
    .I1(n21157_7),
    .I2(main_watchdog_remaining_status[17]) 
);
defparam n21156_s1.INIT=8'hB4;
  LUT3 n21159_s1 (
    .F(n21159_4),
    .I0(main_watchdog_remaining_status[13]),
    .I1(n21160_4),
    .I2(main_watchdog_remaining_status[14]) 
);
defparam n21159_s1.INIT=8'hB4;
  LUT4 n21160_s1 (
    .F(n21160_4),
    .I0(main_watchdog_remaining_status[10]),
    .I1(main_watchdog_remaining_status[11]),
    .I2(main_watchdog_remaining_status[12]),
    .I3(n21163_4) 
);
defparam n21160_s1.INIT=16'h0100;
  LUT4 n21161_s1 (
    .F(n21161_4),
    .I0(main_watchdog_remaining_status[10]),
    .I1(main_watchdog_remaining_status[11]),
    .I2(n21163_4),
    .I3(main_watchdog_remaining_status[12]) 
);
defparam n21161_s1.INIT=16'hEF10;
  LUT2 n21162_s1 (
    .F(n21162_4),
    .I0(main_watchdog_remaining_status[10]),
    .I1(n21163_4) 
);
defparam n21162_s1.INIT=4'h4;
  LUT4 n21163_s1 (
    .F(n21163_4),
    .I0(main_watchdog_remaining_status[7]),
    .I1(main_watchdog_remaining_status[8]),
    .I2(main_watchdog_remaining_status[9]),
    .I3(n21166_4) 
);
defparam n21163_s1.INIT=16'h0100;
  LUT4 n21164_s1 (
    .F(n21164_4),
    .I0(main_watchdog_remaining_status[7]),
    .I1(main_watchdog_remaining_status[8]),
    .I2(n21166_4),
    .I3(main_watchdog_remaining_status[9]) 
);
defparam n21164_s1.INIT=16'hEF10;
  LUT2 n21165_s1 (
    .F(n21165_4),
    .I0(main_watchdog_remaining_status[7]),
    .I1(n21166_4) 
);
defparam n21165_s1.INIT=4'h4;
  LUT4 n21166_s1 (
    .F(n21166_4),
    .I0(main_watchdog_remaining_status[4]),
    .I1(main_watchdog_remaining_status[5]),
    .I2(main_watchdog_remaining_status[6]),
    .I3(n21169_4) 
);
defparam n21166_s1.INIT=16'h0100;
  LUT4 n21167_s1 (
    .F(n21167_4),
    .I0(main_watchdog_remaining_status[4]),
    .I1(main_watchdog_remaining_status[5]),
    .I2(n21169_4),
    .I3(main_watchdog_remaining_status[6]) 
);
defparam n21167_s1.INIT=16'hEF10;
  LUT2 n21168_s1 (
    .F(n21168_4),
    .I0(main_watchdog_remaining_status[4]),
    .I1(n21169_4) 
);
defparam n21168_s1.INIT=4'h4;
  LUT4 n21169_s1 (
    .F(n21169_4),
    .I0(main_watchdog_remaining_status[0]),
    .I1(main_watchdog_remaining_status[1]),
    .I2(main_watchdog_remaining_status[2]),
    .I3(main_watchdog_remaining_status[3]) 
);
defparam n21169_s1.INIT=16'h0001;
  LUT2 n21171_s1 (
    .F(n21171_4),
    .I0(main_watchdog_remaining_status[0]),
    .I1(main_watchdog_remaining_status[1]) 
);
defparam n21171_s1.INIT=4'h1;
  LUT2 n21141_s1 (
    .F(n21141_4),
    .I0(main_watchdog_remaining_status[28]),
    .I1(main_watchdog_remaining_status[29]) 
);
defparam n21141_s1.INIT=4'h1;
  LUT3 n34994_s1 (
    .F(n34994_4),
    .I0(main_sdram_choose_req_ce_5),
    .I1(main_sdram_choose_req_ce_4),
    .I2(main_sdram_choose_req_ce_8) 
);
defparam n34994_s1.INIT=8'hE0;
  LUT3 n22212_s2 (
    .F(n22212_5),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_bankmachine0_next_state_1_25),
    .I2(n22212_8) 
);
defparam n22212_s2.INIT=8'h10;
  LUT4 n22212_s3 (
    .F(n22212_6),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(n35260_4),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(n35255_4) 
);
defparam n22212_s3.INIT=16'hB0BB;
  LUT3 n35031_s2 (
    .F(n35031_5),
    .I0(n35031_6),
    .I1(n35031_7),
    .I2(n35031_8) 
);
defparam n35031_s2.INIT=8'h40;
  LUT3 n22223_s1 (
    .F(n22223_4),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(n22212_8) 
);
defparam n22223_s1.INIT=8'h40;
  LUT4 n22223_s2 (
    .F(n22223_5),
    .I0(n35260_4),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(builder_basesoc_roundrobin2_grant),
    .I3(n35255_4) 
);
defparam n22223_s2.INIT=16'h0777;
  LUT4 n22234_s1 (
    .F(n22234_4),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(n22234_7) 
);
defparam n22234_s1.INIT=16'h4000;
  LUT3 n22234_s2 (
    .F(n22234_5),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(builder_basesoc_roundrobin2_grant),
    .I2(main_sdram_bankmachine2_pipe_valid_sink_ready_5) 
);
defparam n22234_s2.INIT=8'h10;
  LUT4 n22234_s3 (
    .F(n22234_6),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(n22234_8),
    .I3(n22234_9) 
);
defparam n22234_s3.INIT=16'h00EF;
  LUT3 n22245_s1 (
    .F(n22245_4),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(builder_basesoc_roundrobin2_grant),
    .I2(main_sdram_bankmachine2_pipe_valid_sink_ready_5) 
);
defparam n22245_s1.INIT=8'h40;
  LUT4 n22245_s2 (
    .F(n22245_5),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(n22234_8),
    .I2(builder_basesoc_roundrobin1_grant),
    .I3(n22245_6) 
);
defparam n22245_s2.INIT=16'h00BF;
  LUT3 n35244_s1 (
    .F(n35244_4),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]) 
);
defparam n35244_s1.INIT=8'hE9;
  LUT3 n35249_s1 (
    .F(n35249_4),
    .I0(builder_basesoc_bankmachine1_state[0]),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]) 
);
defparam n35249_s1.INIT=8'hE9;
  LUT3 n35254_s1 (
    .F(n35254_4),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine2_state[2]) 
);
defparam n35254_s1.INIT=8'hE9;
  LUT2 n35255_s1 (
    .F(n35255_4),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready_5) 
);
defparam n35255_s1.INIT=4'h8;
  LUT3 n35259_s1 (
    .F(n35259_4),
    .I0(builder_basesoc_bankmachine3_state[0]),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]) 
);
defparam n35259_s1.INIT=8'hE9;
  LUT4 n35260_s1 (
    .F(n35260_4),
    .I0(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I3(n22234_7) 
);
defparam n35260_s1.INIT=16'h8000;
  LUT4 builder_wishbone2axi0_next_state_0_s8 (
    .F(builder_wishbone2axi0_next_state_0_14),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_rr_read_grant),
    .I2(main_socbushandler_wishbone2axi0_cmd_done),
    .I3(builder_wishbone2axi0_state[1]) 
);
defparam builder_wishbone2axi0_next_state_0_s8.INIT=16'h1000;
  LUT4 main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s7 (
    .F(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I0(main_socbushandler_wishbone2axi0_cmd_done),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_rr_read_grant),
    .I3(builder_wishbone2axi0_state[1]) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s7.INIT=16'h0100;
  LUT3 main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s8 (
    .F(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_14),
    .I0(n20123_7),
    .I1(n20123_6),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s8.INIT=8'h70;
  LUT2 main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_s6 (
    .F(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_11),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_wishbone2axi0_state[1]) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0_s6.INIT=4'h1;
  LUT4 builder_wishbone2axi1_next_state_0_s8 (
    .F(builder_wishbone2axi1_next_state_0_13),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(main_cpu_dbus_we),
    .I2(builder_fsm1_state),
    .I3(builder_wishbone2axi1_state_1_9) 
);
defparam builder_wishbone2axi1_next_state_0_s8.INIT=16'h0BBB;
  LUT4 main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s7 (
    .F(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I0(main_socbushandler_wishbone2axi1_cmd_done),
    .I1(builder_wishbone2axi1_state[0]),
    .I2(builder_rr_read_grant),
    .I3(builder_wishbone2axi1_state[1]) 
);
defparam main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s7.INIT=16'h1000;
  LUT3 main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s8 (
    .F(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_14),
    .I0(n20123_7),
    .I1(n20123_6),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14) 
);
defparam main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_s8.INIT=8'h70;
  LUT2 main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_s6 (
    .F(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_11),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_wishbone2axi1_state[1]) 
);
defparam main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0_s6.INIT=4'h1;
  LUT3 builder_axi2axilite0_next_state_1_s9 (
    .F(builder_axi2axilite0_next_state_1_15),
    .I0(builder_axi2axilite0_next_state_1_20),
    .I1(main_basesoc_socbushandler_last_ar_aw_n),
    .I2(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_17) 
);
defparam builder_axi2axilite0_next_state_1_s9.INIT=8'h70;
  LUT2 builder_axi2axilite0_next_state_0_s7 (
    .F(builder_axi2axilite0_next_state_0_12),
    .I0(builder_axi2axilite0_next_state_0_13),
    .I1(builder_axi2axilite0_next_state_0_14) 
);
defparam builder_axi2axilite0_next_state_0_s7.INIT=4'h4;
  LUT3 main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s7 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_state[1]),
    .I2(builder_basesoc_axilitesram0_state[2]) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s7.INIT=8'hE1;
  LUT2 main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s8 (
    .F(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_14),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_s8.INIT=4'h6;
  LUT4 builder_axi2axilite1_next_state_1_s9 (
    .F(builder_axi2axilite1_next_state_1_15),
    .I0(builder_axi2axilite1_next_state_1_18),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I3(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15) 
);
defparam builder_axi2axilite1_next_state_1_s9.INIT=16'h000D;
  LUT4 builder_axi2axilite1_next_state_0_s7 (
    .F(builder_axi2axilite1_next_state_0_12),
    .I0(n6782_4),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I2(main_ram_bus_r_valid),
    .I3(builder_axi2axilite1_next_state_0_16) 
);
defparam builder_axi2axilite1_next_state_0_s7.INIT=16'h1000;
  LUT3 builder_axi2axilite1_next_state_0_s8 (
    .F(builder_axi2axilite1_next_state_0_13),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_20),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_23) 
);
defparam builder_axi2axilite1_next_state_0_s8.INIT=8'hD0;
  LUT2 builder_axi2axilite_next_state_1_s9 (
    .F(builder_axi2axilite_next_state_1_15),
    .I0(builder_axi2axilite_next_state_0_12),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17) 
);
defparam builder_axi2axilite_next_state_1_s9.INIT=4'h4;
  LUT4 builder_axi2axilite_next_state_0_s7 (
    .F(builder_axi2axilite_next_state_0_12),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I2(main_bridge_axi2axi_lite_last_ar_aw_n),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19) 
);
defparam builder_axi2axilite_next_state_0_s7.INIT=16'hEF00;
  LUT4 builder_axi2axilite_next_state_0_s8 (
    .F(builder_axi2axilite_next_state_0_13),
    .I0(n6782_4),
    .I1(main_bridge_axi2axi_lite_cmd_done),
    .I2(builder_axilite2wishbone_next_state_1_26),
    .I3(builder_axilite2wishbone_next_state_1_18) 
);
defparam builder_axi2axilite_next_state_0_s8.INIT=16'h4000;
  LUT2 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_s6 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_11),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_s6.INIT=4'h1;
  LUT3 builder_axi2axilite2_next_state_1_s9 (
    .F(builder_axi2axilite2_next_state_1_15),
    .I0(builder_axi2axilite2_next_state_1_19),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n),
    .I2(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_16) 
);
defparam builder_axi2axilite2_next_state_1_s9.INIT=8'h70;
  LUT3 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s7 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s7.INIT=8'hE1;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s10 (
    .F(builder_basesoc_bankmachine0_next_state_2_15),
    .I0(builder_basesoc_bankmachine0_next_state_2_17),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[0]),
    .I3(builder_basesoc_bankmachine0_next_state_2_18) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s10.INIT=16'hBF00;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s11 (
    .F(builder_basesoc_bankmachine0_next_state_2_16),
    .I0(builder_basesoc_bankmachine1_next_state_0_23),
    .I1(builder_basesoc_bankmachine0_next_state_1_25),
    .I2(builder_basesoc_bankmachine0_state[0]),
    .I3(builder_basesoc_bankmachine0_state[1]) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s11.INIT=16'h00CA;
  LUT3 builder_basesoc_bankmachine0_next_state_1_s15 (
    .F(builder_basesoc_bankmachine0_next_state_1_23),
    .I0(builder_basesoc_bankmachine0_next_state_1_26),
    .I1(builder_basesoc_bankmachine0_next_state_1_27),
    .I2(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s15.INIT=8'hD0;
  LUT4 builder_basesoc_bankmachine0_next_state_0_s14 (
    .F(builder_basesoc_bankmachine0_next_state_0_21),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(builder_basesoc_bankmachine0_next_state_2_17),
    .I2(builder_basesoc_bankmachine0_state[0]),
    .I3(builder_basesoc_bankmachine0_next_state_0_22) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s14.INIT=16'hF400;
  LUT3 builder_basesoc_bankmachine1_next_state_2_s10 (
    .F(builder_basesoc_bankmachine1_next_state_2_15),
    .I0(builder_basesoc_bankmachine1_next_state_0_23),
    .I1(builder_basesoc_bankmachine1_next_state_1_25),
    .I2(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s10.INIT=8'hCA;
  LUT4 builder_basesoc_bankmachine1_next_state_2_s11 (
    .F(builder_basesoc_bankmachine1_next_state_2_16),
    .I0(builder_basesoc_bankmachine1_next_state_2_17),
    .I1(builder_basesoc_bankmachine1_state[0]),
    .I2(builder_basesoc_bankmachine1_state[2]),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s11.INIT=16'hB000;
  LUT3 builder_basesoc_bankmachine1_next_state_1_s15 (
    .F(builder_basesoc_bankmachine1_next_state_1_23),
    .I0(builder_basesoc_bankmachine1_next_state_1_26),
    .I1(builder_basesoc_bankmachine1_next_state_0_21),
    .I2(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s15.INIT=8'hD0;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s14 (
    .F(builder_basesoc_bankmachine1_next_state_0_21),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(n22141_7),
    .I2(n22234_7),
    .I3(builder_basesoc_bankmachine1_next_state_0_25) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s14.INIT=16'h1000;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s15 (
    .F(builder_basesoc_bankmachine1_next_state_0_22),
    .I0(builder_basesoc_bankmachine1_next_state_0_26),
    .I1(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I2(builder_basesoc_bankmachine1_state[2]),
    .I3(builder_basesoc_bankmachine1_state[0]) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s15.INIT=16'h0FFB;
  LUT3 builder_basesoc_bankmachine1_next_state_0_s16 (
    .F(builder_basesoc_bankmachine1_next_state_0_23),
    .I0(main_sdram_sequencer_done1),
    .I1(builder_basesoc_refresher_state[0]),
    .I2(builder_basesoc_refresher_state[1]) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s16.INIT=8'hE3;
  LUT3 builder_basesoc_bankmachine1_next_state_0_s17 (
    .F(builder_basesoc_bankmachine1_next_state_0_24),
    .I0(builder_basesoc_bankmachine1_state[2]),
    .I1(builder_basesoc_bankmachine1_state[0]),
    .I2(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s17.INIT=8'hE3;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s10 (
    .F(builder_basesoc_bankmachine2_next_state_2_15),
    .I0(builder_basesoc_bankmachine2_next_state_2_19),
    .I1(builder_basesoc_bankmachine2_next_state_2_20),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s10.INIT=16'hB000;
  LUT3 builder_basesoc_bankmachine2_next_state_2_s11 (
    .F(builder_basesoc_bankmachine2_next_state_2_16),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine2_state[2]) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s11.INIT=8'h7E;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s12 (
    .F(builder_basesoc_bankmachine2_next_state_2_17),
    .I0(builder_basesoc_bankmachine2_state[1]),
    .I1(builder_basesoc_bankmachine2_state[0]),
    .I2(builder_basesoc_bankmachine1_next_state_0_23),
    .I3(builder_basesoc_bankmachine2_state[2]) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s12.INIT=16'hFE00;
  LUT3 builder_basesoc_bankmachine2_next_state_2_s13 (
    .F(builder_basesoc_bankmachine2_next_state_2_18),
    .I0(builder_basesoc_bankmachine2_next_state_1_27),
    .I1(builder_basesoc_bankmachine2_next_state_2_21),
    .I2(builder_basesoc_bankmachine2_next_state_1_26) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s13.INIT=8'h0E;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s15 (
    .F(builder_basesoc_bankmachine2_next_state_1_23),
    .I0(builder_basesoc_bankmachine2_state[1]),
    .I1(builder_basesoc_bankmachine2_next_state_2_19),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(n9420_3) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s15.INIT=16'h0EEE;
  LUT3 builder_basesoc_bankmachine2_next_state_1_s17 (
    .F(builder_basesoc_bankmachine2_next_state_1_25),
    .I0(builder_basesoc_bankmachine2_state[1]),
    .I1(builder_basesoc_bankmachine2_state[2]),
    .I2(builder_basesoc_bankmachine2_state[0]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s17.INIT=8'h60;
  LUT4 builder_basesoc_bankmachine2_next_state_0_s14 (
    .F(builder_basesoc_bankmachine2_next_state_0_21),
    .I0(builder_basesoc_bankmachine2_next_state_0_22),
    .I1(builder_basesoc_bankmachine2_state[0]),
    .I2(builder_basesoc_bankmachine2_next_state_2_19),
    .I3(builder_basesoc_bankmachine2_next_state_0_23) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s14.INIT=16'h0E00;
  LUT3 builder_basesoc_bankmachine3_next_state_2_s11 (
    .F(builder_basesoc_bankmachine3_next_state_2_16),
    .I0(n25044_4),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s11.INIT=8'h40;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s12 (
    .F(builder_basesoc_bankmachine3_next_state_2_17),
    .I0(builder_basesoc_bankmachine3_next_state_2_19),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(builder_basesoc_bankmachine3_next_state_2_20),
    .I3(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s12.INIT=16'h0D00;
  LUT3 builder_basesoc_bankmachine3_next_state_1_s15 (
    .F(builder_basesoc_bankmachine3_next_state_1_23),
    .I0(builder_basesoc_bankmachine3_next_state_1_25),
    .I1(builder_basesoc_bankmachine3_next_state_1_26),
    .I2(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s15.INIT=8'hD0;
  LUT4 builder_basesoc_bankmachine3_next_state_0_s14 (
    .F(builder_basesoc_bankmachine3_next_state_0_21),
    .I0(builder_basesoc_bankmachine3_next_state_2_20),
    .I1(builder_basesoc_bankmachine3_next_state_2_18),
    .I2(builder_basesoc_bankmachine3_next_state_0_22),
    .I3(builder_basesoc_bankmachine3_next_state_1_26) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s14.INIT=16'h00F4;
  LUT2 builder_basesoc_fullmemorywe_next_state_0_s4 (
    .F(builder_basesoc_fullmemorywe_next_state_0_8),
    .I0(main_tag_port_dat_r[21]),
    .I1(n11485_3) 
);
defparam builder_basesoc_fullmemorywe_next_state_0_s4.INIT=4'h4;
  LUT2 builder_sync_rhs_self1_10_s5 (
    .F(builder_sync_rhs_self1_10_10),
    .I0(builder_basesoc_multiplexer_state[2]),
    .I1(builder_basesoc_multiplexer_state[1]) 
);
defparam builder_sync_rhs_self1_10_s5.INIT=4'h4;
  LUT4 builder_sync_rhs_self1_10_s6 (
    .F(builder_sync_rhs_self1_10_11),
    .I0(builder_sync_rhs_self1_10_12),
    .I1(builder_sync_rhs_self1_10_13),
    .I2(main_sdram_choose_req_grant[0]),
    .I3(n25045_6) 
);
defparam builder_sync_rhs_self1_10_s6.INIT=16'h3A00;
  LUT4 main_por_count_15_s4 (
    .F(main_por_count_15_9),
    .I0(main_por_count[0]),
    .I1(main_por_count[1]),
    .I2(main_por_count[2]),
    .I3(main_por_count[3]) 
);
defparam main_por_count_15_s4.INIT=16'h0001;
  LUT4 main_por_count_15_s5 (
    .F(main_por_count_15_10),
    .I0(main_por_count[8]),
    .I1(main_por_count[9]),
    .I2(main_por_count[10]),
    .I3(main_por_count[11]) 
);
defparam main_por_count_15_s5.INIT=16'h0001;
  LUT4 main_por_count_15_s6 (
    .F(main_por_count_15_11),
    .I0(main_por_count[12]),
    .I1(main_por_count[13]),
    .I2(main_por_count[14]),
    .I3(main_por_count[15]) 
);
defparam main_por_count_15_s6.INIT=16'h0001;
  LUT4 main_por_count_15_s7 (
    .F(main_por_count_15_12),
    .I0(main_por_count[4]),
    .I1(main_por_count[5]),
    .I2(main_por_count[6]),
    .I3(main_por_count[7]) 
);
defparam main_por_count_15_s7.INIT=16'h0001;
  LUT4 n26184_s2 (
    .F(n26184_5),
    .I0(n20123_15),
    .I1(builder_axi2axilite_next_state_0_12),
    .I2(n20123_9),
    .I3(n26184_9) 
);
defparam n26184_s2.INIT=16'h0D00;
  LUT3 n26184_s3 (
    .F(n26184_6),
    .I0(builder_rr_write_grant_8),
    .I1(main_ram_we_0_5),
    .I2(n6502_15) 
);
defparam n26184_s3.INIT=8'h10;
  LUT4 builder_wr_timer_count_19_s3 (
    .F(builder_wr_timer_count_19_7),
    .I0(builder_wr_timer_count_19_9),
    .I1(builder_wr_timer_count_19_10),
    .I2(builder_wr_timer_count_19_11),
    .I3(builder_wr_timer_count_19_12) 
);
defparam builder_wr_timer_count_19_s3.INIT=16'h8000;
  LUT4 builder_wr_timer_count_19_s4 (
    .F(builder_wr_timer_count_19_8),
    .I0(builder_wr_timer_count[8]),
    .I1(builder_wr_timer_count[9]),
    .I2(builder_wr_timer_count[10]),
    .I3(builder_wr_timer_count[11]) 
);
defparam builder_wr_timer_count_19_s4.INIT=16'h0001;
  LUT2 n26204_s2 (
    .F(n26204_5),
    .I0(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I1(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam n26204_s2.INIT=4'h1;
  LUT4 builder_rd_timer_count_19_s3 (
    .F(builder_rd_timer_count_19_7),
    .I0(builder_rd_timer_count_19_9),
    .I1(builder_rd_timer_count_19_10),
    .I2(builder_rd_timer_count_19_11),
    .I3(builder_rd_timer_count_19_12) 
);
defparam builder_rd_timer_count_19_s3.INIT=16'h8000;
  LUT4 builder_rd_timer_count_19_s4 (
    .F(builder_rd_timer_count_19_8),
    .I0(builder_rd_timer_count[8]),
    .I1(builder_rd_timer_count[9]),
    .I2(builder_rd_timer_count[10]),
    .I3(builder_rd_timer_count[11]) 
);
defparam builder_rd_timer_count_19_s4.INIT=16'h0001;
  LUT3 n25044_s2 (
    .F(n25044_5),
    .I0(n22120_7),
    .I1(n22113_6),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam n25044_s2.INIT=8'hCA;
  LUT3 n25044_s3 (
    .F(n25044_6),
    .I0(n22113_8),
    .I1(n22113_7),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam n25044_s3.INIT=8'h3A;
  LUT3 n25045_s2 (
    .F(n25045_5),
    .I0(n25045_7),
    .I1(n25045_8),
    .I2(main_sdram_choose_cmd_grant[0]) 
);
defparam n25045_s2.INIT=8'h3A;
  LUT3 n25045_s3 (
    .F(n25045_6),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]) 
);
defparam n25045_s3.INIT=8'hE3;
  LUT2 n25891_s2 (
    .F(n25891_5),
    .I0(builder_basesoc_spimaster_state[1]),
    .I1(cs_storage[16]) 
);
defparam n25891_s2.INIT=4'h1;
  LUT3 n23808_s2 (
    .F(n23808_5),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_6) 
);
defparam n23808_s2.INIT=8'h04;
  LUT3 main_rx_phase_31_s5 (
    .F(main_rx_phase_31_10),
    .I0(n20767_9),
    .I1(main_rx_phase[22]),
    .I2(main_rx_phase[23]) 
);
defparam main_rx_phase_31_s5.INIT=8'h07;
  LUT3 main_rx_phase_31_s6 (
    .F(main_rx_phase_31_11),
    .I0(main_rx_phase[29]),
    .I1(main_rx_phase[30]),
    .I2(main_rx_phase_31_12) 
);
defparam main_rx_phase_31_s6.INIT=8'h80;
  LUT2 main_tx_phase_4_s5 (
    .F(main_tx_phase_4_10),
    .I0(main_tx_phase[2]),
    .I1(main_tx_phase[3]) 
);
defparam main_tx_phase_4_s5.INIT=4'h8;
  LUT4 main_tx_phase_7_s5 (
    .F(main_tx_phase_7_10),
    .I0(main_tx_phase[4]),
    .I1(main_tx_phase[5]),
    .I2(main_tx_phase_4_10),
    .I3(main_tx_phase[6]) 
);
defparam main_tx_phase_7_s5.INIT=16'hFE00;
  LUT3 main_tx_phase_9_s5 (
    .F(main_tx_phase_9_10),
    .I0(main_tx_phase_7_10),
    .I1(main_tx_phase[7]),
    .I2(main_tx_phase[8]) 
);
defparam main_tx_phase_9_s5.INIT=8'hE0;
  LUT2 main_tx_phase_11_s5 (
    .F(main_tx_phase_11_10),
    .I0(main_tx_phase[9]),
    .I1(main_tx_phase[10]) 
);
defparam main_tx_phase_11_s5.INIT=4'h1;
  LUT2 main_tx_phase_14_s5 (
    .F(main_tx_phase_14_10),
    .I0(main_tx_phase[12]),
    .I1(main_tx_phase[13]) 
);
defparam main_tx_phase_14_s5.INIT=4'h1;
  LUT4 main_tx_phase_17_s5 (
    .F(main_tx_phase_17_10),
    .I0(main_tx_phase_9_10),
    .I1(main_tx_phase_12_13),
    .I2(main_tx_phase_17_13),
    .I3(main_tx_phase[16]) 
);
defparam main_tx_phase_17_s5.INIT=16'hBF00;
  LUT4 main_tx_phase_20_s5 (
    .F(main_tx_phase_20_10),
    .I0(main_tx_phase[17]),
    .I1(main_tx_phase[18]),
    .I2(main_tx_phase_17_10),
    .I3(main_tx_phase[19]) 
);
defparam main_tx_phase_20_s5.INIT=16'hFE00;
  LUT4 main_tx_phase_23_s5 (
    .F(main_tx_phase_23_10),
    .I0(main_tx_phase_20_10),
    .I1(main_tx_phase[20]),
    .I2(main_tx_phase[21]),
    .I3(main_tx_phase[22]) 
);
defparam main_tx_phase_23_s5.INIT=16'hE000;
  LUT3 builder_rr_write_grant_s3 (
    .F(builder_rr_write_grant_7),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_state[0]) 
);
defparam builder_rr_write_grant_s3.INIT=8'h40;
  LUT4 builder_rr_write_grant_s4 (
    .F(builder_rr_write_grant_8),
    .I0(main_socbushandler_wishbone2axi1_data_done),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_socbushandler_wishbone2axi0_data_done),
    .I3(main_ram_we_1_4) 
);
defparam builder_rr_write_grant_s4.INIT=16'hB0BB;
  LUT4 builder_rr_write_grant_s5 (
    .F(builder_rr_write_grant_9),
    .I0(builder_axi2axilite0_next_state_1_18),
    .I1(builder_rr_write_grant_11),
    .I2(builder_rr_write_grant_12),
    .I3(builder_rr_write_grant_13) 
);
defparam builder_rr_write_grant_s5.INIT=16'h0B00;
  LUT4 builder_rr_write_grant_s6 (
    .F(builder_rr_write_grant_10),
    .I0(builder_rr_write_grant_19),
    .I1(builder_rr_write_grant_17),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I3(builder_wr_lock_counter_7_10) 
);
defparam builder_rr_write_grant_s6.INIT=16'hE000;
  LUT4 builder_rr_read_grant_s4 (
    .F(builder_rr_read_grant_8),
    .I0(builder_fsm1_state),
    .I1(iBus_cmd_ready_13),
    .I2(iBus_cmd_ready_15),
    .I3(iBus_cmd_ready_9) 
);
defparam builder_rr_read_grant_s4.INIT=16'h0100;
  LUT2 builder_rr_read_grant_s5 (
    .F(builder_rr_read_grant_9),
    .I0(builder_rr_read_grant_11),
    .I1(builder_rr_read_grant_12) 
);
defparam builder_rr_read_grant_s5.INIT=4'h8;
  LUT2 builder_wr_lock_counter_7_s6 (
    .F(builder_wr_lock_counter_7_10),
    .I0(builder_wr_lock_counter_7_11),
    .I1(builder_wr_lock_counter_7_12) 
);
defparam builder_wr_lock_counter_7_s6.INIT=4'h8;
  LUT4 builder_rd_lock_counter_7_s5 (
    .F(builder_rd_lock_counter_7_9),
    .I0(builder_rd_lock_counter_7_20),
    .I1(builder_rd_lock_counter_7_12),
    .I2(builder_rd_lock_counter_7_13),
    .I3(builder_rr_read_grant_8) 
);
defparam builder_rd_lock_counter_7_s5.INIT=16'h00BF;
  LUT3 main_sdram_time0_4_s4 (
    .F(main_sdram_time0_4_9),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]) 
);
defparam main_sdram_time0_4_s4.INIT=8'hE1;
  LUT2 main_sdram_time0_4_s5 (
    .F(main_sdram_time0_4_10),
    .I0(main_sdram_time0[4]),
    .I1(n22084_9) 
);
defparam main_sdram_time0_4_s5.INIT=4'h4;
  LUT3 main_sdram_time1_3_s4 (
    .F(main_sdram_time1_3_9),
    .I0(builder_basesoc_multiplexer_state[1]),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_state[0]) 
);
defparam main_sdram_time1_3_s4.INIT=8'h10;
  LUT4 builder_basesoc_roundrobin0_grant_s3 (
    .F(builder_basesoc_roundrobin0_grant_7),
    .I0(main_wishbone_bridge_cmd_addr[6]),
    .I1(builder_basesoc_litedramnativeportconverter_state),
    .I2(main_sdram_bankmachine1_wrport_we_20),
    .I3(builder_basesoc_roundrobin0_grant_13) 
);
defparam builder_basesoc_roundrobin0_grant_s3.INIT=16'h4000;
  LUT3 builder_basesoc_roundrobin0_grant_s4 (
    .F(builder_basesoc_roundrobin0_grant_8),
    .I0(main_sdram_bankmachine1_wrport_we_10),
    .I1(main_sdram_bankmachine2_wrport_we_8),
    .I2(builder_basesoc_roundrobin0_grant_11) 
);
defparam builder_basesoc_roundrobin0_grant_s4.INIT=8'h80;
  LUT2 builder_basesoc_roundrobin0_grant_s5 (
    .F(builder_basesoc_roundrobin0_grant_9),
    .I0(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine0_syncfifo0_readable) 
);
defparam builder_basesoc_roundrobin0_grant_s5.INIT=4'h1;
  LUT2 builder_basesoc_roundrobin1_grant_s3 (
    .F(builder_basesoc_roundrobin1_grant_7),
    .I0(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine1_syncfifo1_readable) 
);
defparam builder_basesoc_roundrobin1_grant_s3.INIT=4'h1;
  LUT2 builder_basesoc_roundrobin2_grant_s3 (
    .F(builder_basesoc_roundrobin2_grant_7),
    .I0(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine2_syncfifo2_readable) 
);
defparam builder_basesoc_roundrobin2_grant_s3.INIT=4'h1;
  LUT2 builder_basesoc_roundrobin3_grant_s3 (
    .F(builder_basesoc_roundrobin3_grant_7),
    .I0(main_sdram_bankmachine1_wrport_we_8),
    .I1(builder_basesoc_roundrobin3_grant_12) 
);
defparam builder_basesoc_roundrobin3_grant_s3.INIT=4'h8;
  LUT2 builder_basesoc_roundrobin3_grant_s4 (
    .F(builder_basesoc_roundrobin3_grant_8),
    .I0(main_sdram_bankmachine1_wrport_we_10),
    .I1(main_sdram_bankmachine3_wrport_we_7) 
);
defparam builder_basesoc_roundrobin3_grant_s4.INIT=4'h8;
  LUT2 builder_basesoc_roundrobin3_grant_s5 (
    .F(builder_basesoc_roundrobin3_grant_9),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine3_syncfifo3_readable) 
);
defparam builder_basesoc_roundrobin3_grant_s5.INIT=4'h1;
  LUT3 builder_basesoc_refresher_state_1_s7 (
    .F(builder_basesoc_refresher_state_1_12),
    .I0(builder_basesoc_refresher_state[0]),
    .I1(builder_basesoc_refresher_state[1]),
    .I2(main_sdram_sequencer_done1) 
);
defparam builder_basesoc_refresher_state_1_s7.INIT=8'h40;
  LUT4 builder_basesoc_fsm_state_1_s4 (
    .F(builder_basesoc_fsm_state_1_9),
    .I0(main_wishbone_bridge_rdata_converter_converter_strobe_all),
    .I1(builder_basesoc_fsm_state_1_10),
    .I2(builder_basesoc_fsm_state[0]),
    .I3(builder_basesoc_fsm_state[1]) 
);
defparam builder_basesoc_fsm_state_1_s4.INIT=16'hF53F;
  LUT3 builder_axilite2wishbone_next_state_2_s12 (
    .F(builder_axilite2wishbone_next_state_2_16),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_state[0]),
    .I2(builder_axilite2wishbone_state[2]) 
);
defparam builder_axilite2wishbone_next_state_2_s12.INIT=8'hE0;
  LUT3 builder_axilite2wishbone_next_state_1_s14 (
    .F(builder_axilite2wishbone_next_state_1_18),
    .I0(builder_axilite2wishbone_state[0]),
    .I1(builder_axilite2wishbone_state[2]),
    .I2(builder_axilite2wishbone_state[1]) 
);
defparam builder_axilite2wishbone_next_state_1_s14.INIT=8'h10;
  LUT4 builder_axilite2wishbone_next_state_1_s15 (
    .F(builder_axilite2wishbone_next_state_1_19),
    .I0(builder_axilite2wishbone_next_state_1_22),
    .I1(main_data_port_dat_w_127_6),
    .I2(builder_axilite2wishbone_next_state_1_23),
    .I3(builder_axilite2wishbone_next_state_1_24) 
);
defparam builder_axilite2wishbone_next_state_1_s15.INIT=16'h0007;
  LUT2 builder_axilite2wishbone_next_state_0_s9 (
    .F(builder_axilite2wishbone_next_state_0_13),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_state[2]) 
);
defparam builder_axilite2wishbone_next_state_0_s9.INIT=4'h9;
  LUT4 builder_axilite2wishbone_next_state_0_s10 (
    .F(builder_axilite2wishbone_next_state_0_14),
    .I0(builder_basesoc_fullmemorywe_state[1]),
    .I1(n11485_3),
    .I2(builder_basesoc_fullmemorywe_state[0]),
    .I3(main_data_port_dat_w_127_6) 
);
defparam builder_axilite2wishbone_next_state_0_s10.INIT=16'h1000;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s11 (
    .F(builder_basesoc_axilitesram0_next_state_1_15),
    .I0(main_basesoc_socbushandler_cmd_done),
    .I1(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I2(n19210_9),
    .I3(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_14) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s11.INIT=16'h0400;
  LUT3 builder_basesoc_axilitesram0_next_state_1_s12 (
    .F(builder_basesoc_axilitesram0_next_state_1_16),
    .I0(n19210_7),
    .I1(n19210_9),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s12.INIT=8'hD0;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s13 (
    .F(builder_basesoc_axilitesram0_next_state_1_17),
    .I0(builder_basesoc_axilitesram0_next_state_1_20),
    .I1(builder_axi2axilite0_next_state_0_13),
    .I2(builder_basesoc_axilitesram0_state[2]),
    .I3(builder_basesoc_axilitesram0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s13.INIT=16'h0D00;
  LUT4 builder_basesoc_axilitesram0_next_state_0_s9 (
    .F(builder_basesoc_axilitesram0_next_state_0_13),
    .I0(builder_basesoc_axilitesram0_state[1]),
    .I1(builder_basesoc_axilitesram0_next_state_2_20),
    .I2(builder_basesoc_axilitesram0_next_state_1_15),
    .I3(builder_basesoc_axilitesram0_state[2]) 
);
defparam builder_basesoc_axilitesram0_next_state_0_s9.INIT=16'hF0EE;
  LUT4 builder_basesoc_axilitesram1_next_state_1_s11 (
    .F(builder_basesoc_axilitesram1_next_state_1_15),
    .I0(main_socbushandler_cmd_done),
    .I1(n19444_8),
    .I2(builder_basesoc_axilitesram1_next_state_1_16),
    .I3(main_socbushandler_cmd_done_axi2axilite1_next_value0_14) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s11.INIT=16'h1000;
  LUT3 builder_basesoc_axilitesram1_next_state_1_s12 (
    .F(builder_basesoc_axilitesram1_next_state_1_16),
    .I0(builder_basesoc_axilitesram1_state[0]),
    .I1(builder_basesoc_axilitesram1_state[1]),
    .I2(builder_basesoc_axilitesram1_state[2]) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s12.INIT=8'hE1;
  LUT4 builder_basesoc_axilitesram1_next_state_1_s13 (
    .F(builder_basesoc_axilitesram1_next_state_1_17),
    .I0(main_socbushandler_cmd_done),
    .I1(n19444_8),
    .I2(main_socbushandler_cmd_done_axi2axilite1_next_value0_15),
    .I3(builder_basesoc_axilitesram1_state[1]) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s13.INIT=16'h00EF;
  LUT4 builder_basesoc_axilitesram1_next_state_1_s14 (
    .F(builder_basesoc_axilitesram1_next_state_1_18),
    .I0(builder_basesoc_axilitesram1_next_state_1_21),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I2(builder_basesoc_axilitesram1_state[2]),
    .I3(builder_basesoc_axilitesram1_state[1]) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s14.INIT=16'h0D00;
  LUT4 builder_basesoc_axilitesram1_next_state_0_s9 (
    .F(builder_basesoc_axilitesram1_next_state_0_13),
    .I0(builder_basesoc_axilitesram1_state[1]),
    .I1(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I2(n19444_10),
    .I3(builder_basesoc_axilitesram1_state[2]) 
);
defparam builder_basesoc_axilitesram1_next_state_0_s9.INIT=16'hF0EE;
  LUT4 builder_basesoc_multiplexer_next_state_2_s13 (
    .F(builder_basesoc_multiplexer_next_state_2_17),
    .I0(builder_basesoc_multiplexer_next_state_2_20),
    .I1(builder_basesoc_multiplexer_next_state_2_21),
    .I2(builder_basesoc_multiplexer_next_state_2_27),
    .I3(builder_basesoc_multiplexer_next_state_2_23) 
);
defparam builder_basesoc_multiplexer_next_state_2_s13.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_1_s12 (
    .F(builder_basesoc_multiplexer_next_state_1_16),
    .I0(main_sdram_time1_3_12),
    .I1(builder_basesoc_multiplexer_next_state_2_29),
    .I2(builder_basesoc_multiplexer_next_state_2_31),
    .I3(builder_basesoc_multiplexer_next_state_2_17) 
);
defparam builder_basesoc_multiplexer_next_state_1_s12.INIT=16'h00F1;
  LUT4 builder_basesoc_multiplexer_next_state_1_s13 (
    .F(builder_basesoc_multiplexer_next_state_1_17),
    .I0(builder_basesoc_refresher_state_1_12),
    .I1(main_sdram_twtrcon_ready),
    .I2(builder_basesoc_multiplexer_state[0]),
    .I3(builder_sync_rhs_self1_10_10) 
);
defparam builder_basesoc_multiplexer_next_state_1_s13.INIT=16'h3500;
  LUT4 builder_basesoc_multiplexer_next_state_1_s14 (
    .F(builder_basesoc_multiplexer_next_state_1_18),
    .I0(builder_basesoc_multiplexer_next_state_2_33),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_next_state_2_17),
    .I3(main_sdram_time0_4_9) 
);
defparam builder_basesoc_multiplexer_next_state_1_s14.INIT=16'hF400;
  LUT4 builder_basesoc_multiplexer_next_state_0_s12 (
    .F(builder_basesoc_multiplexer_next_state_0_16),
    .I0(builder_basesoc_multiplexer_next_state_2_33),
    .I1(builder_basesoc_multiplexer_next_state_2_17),
    .I2(main_sdram_twtrcon_ready),
    .I3(builder_sync_rhs_self1_10_10) 
);
defparam builder_basesoc_multiplexer_next_state_0_s12.INIT=16'hF0EE;
  LUT4 builder_basesoc_multiplexer_next_state_0_s13 (
    .F(builder_basesoc_multiplexer_next_state_0_17),
    .I0(builder_basesoc_multiplexer_next_state_2_17),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(builder_basesoc_multiplexer_state[0]) 
);
defparam builder_basesoc_multiplexer_next_state_0_s13.INIT=16'h0130;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s11 (
    .F(builder_basesoc_axilite2csr_next_state_1_15),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I3(builder_basesoc_axilite2csr_next_state_1_18) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s11.INIT=16'hBF00;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s12 (
    .F(builder_basesoc_axilite2csr_next_state_1_16),
    .I0(builder_basesoc_socbushandler_cmd_done),
    .I1(n19945_7),
    .I2(builder_basesoc_axilite2csr_next_state_1_19),
    .I3(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s12.INIT=16'hEF00;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s13 (
    .F(builder_basesoc_axilite2csr_next_state_1_17),
    .I0(builder_basesoc_axilite2csr_next_state_1_24),
    .I1(builder_basesoc_axilite2csr_next_state_1_21),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s13.INIT=16'h0D00;
  LUT4 builder_basesoc_axilite2csr_next_state_0_s10 (
    .F(builder_basesoc_axilite2csr_next_state_0_14),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I1(builder_slave_sel_dec0_1_5),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_24),
    .I3(builder_basesoc_axilite2csr_next_state_0_18) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s10.INIT=16'hF800;
  LUT3 builder_basesoc_axilite2csr_next_state_0_s11 (
    .F(builder_basesoc_axilite2csr_next_state_0_15),
    .I0(builder_basesoc_axilite2csr_next_state_1_15),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s11.INIT=8'h40;
  LUT4 n23117_s7 (
    .F(n23117_11),
    .I0(main_scratch_storage[1]),
    .I1(n23191_8),
    .I2(main_reset_storage[1]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23117_s7.INIT=16'h0777;
  LUT4 n23118_s6 (
    .F(n23118_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_reset_storage[0]),
    .I2(main_scratch_storage[0]),
    .I3(n23191_8) 
);
defparam n23118_s6.INIT=16'h0777;
  LUT4 n23252_s7 (
    .F(n23252_11),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[15]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[15]),
    .I3(n23274_22) 
);
defparam n23252_s7.INIT=16'h0777;
  LUT4 n23252_s8 (
    .F(n23252_12),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[15]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[15]),
    .I3(n23266_19) 
);
defparam n23252_s8.INIT=16'h0777;
  LUT4 n23254_s7 (
    .F(n23254_11),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[14]),
    .I2(main_sdram_phaseinjector1_rddata_status[14]),
    .I3(n23262_25) 
);
defparam n23254_s7.INIT=16'h0777;
  LUT4 n23254_s8 (
    .F(n23254_12),
    .I0(n23266_19),
    .I1(main_sdram_phaseinjector1_wrdata_storage[14]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[14]),
    .I3(n23274_22) 
);
defparam n23254_s8.INIT=16'h0777;
  LUT4 n23256_s7 (
    .F(n23256_11),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[13]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[13]),
    .I3(n23274_22) 
);
defparam n23256_s7.INIT=16'h0777;
  LUT4 n23256_s8 (
    .F(n23256_12),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[13]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[13]),
    .I3(n23266_19) 
);
defparam n23256_s8.INIT=16'h0777;
  LUT4 n23258_s9 (
    .F(n23258_13),
    .I0(n23266_19),
    .I1(main_sdram_phaseinjector1_wrdata_storage[12]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[12]),
    .I3(n23274_22) 
);
defparam n23258_s9.INIT=16'h0777;
  LUT4 n23258_s10 (
    .F(n23258_14),
    .I0(main_sdram_phaseinjector1_address_storage[12]),
    .I1(n23270_24),
    .I2(main_sdram_phaseinjector1_rddata_status[12]),
    .I3(n23262_25) 
);
defparam n23258_s10.INIT=16'h0777;
  LUT4 n23258_s11 (
    .F(n23258_15),
    .I0(main_sdram_phaseinjector0_address_storage[12]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_sdram_phaseinjector0_rddata_status[12]),
    .I3(n23260_19) 
);
defparam n23258_s11.INIT=16'h0777;
  LUT3 n23260_s10 (
    .F(n23260_14),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[11]),
    .I2(n23260_16) 
);
defparam n23260_s10.INIT=8'h07;
  LUT3 n23260_s11 (
    .F(n23260_15),
    .I0(n23274_22),
    .I1(main_sdram_phaseinjector0_wrdata_storage[11]),
    .I2(n23260_17) 
);
defparam n23260_s11.INIT=8'h70;
  LUT4 n23262_s10 (
    .F(n23262_14),
    .I0(main_sdram_phaseinjector1_address_storage[10]),
    .I1(n23270_24),
    .I2(main_sdram_phaseinjector1_wrdata_storage[10]),
    .I3(n23266_19) 
);
defparam n23262_s10.INIT=16'h0777;
  LUT3 n23262_s11 (
    .F(n23262_15),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[10]),
    .I2(n23262_18) 
);
defparam n23262_s11.INIT=8'h70;
  LUT4 n23264_s9 (
    .F(n23264_13),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[9]),
    .I2(main_sdram_phaseinjector1_address_storage[9]),
    .I3(n23270_24) 
);
defparam n23264_s9.INIT=16'h0777;
  LUT4 n23264_s10 (
    .F(n23264_14),
    .I0(n23266_19),
    .I1(main_sdram_phaseinjector1_wrdata_storage[9]),
    .I2(n23264_15),
    .I3(n23264_16) 
);
defparam n23264_s10.INIT=16'h0007;
  LUT4 n23266_s10 (
    .F(n23266_14),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[8]),
    .I2(main_sdram_phaseinjector1_rddata_status[8]),
    .I3(n23262_25) 
);
defparam n23266_s10.INIT=16'h0777;
  LUT4 n23266_s11 (
    .F(n23266_15),
    .I0(n23270_24),
    .I1(main_sdram_phaseinjector1_address_storage[8]),
    .I2(n23266_16),
    .I3(n23266_17) 
);
defparam n23266_s11.INIT=16'h0007;
  LUT2 n23268_s11 (
    .F(n23268_15),
    .I0(main_sdram_phaseinjector1_address_storage[7]),
    .I1(n23270_24) 
);
defparam n23268_s11.INIT=4'h8;
  LUT4 n23268_s12 (
    .F(n23268_16),
    .I0(main_sdram_phaseinjector1_command_storage[7]),
    .I1(n23940_22),
    .I2(main_sdram_phaseinjector1_rddata_status[7]),
    .I3(n23262_25) 
);
defparam n23268_s12.INIT=16'h0777;
  LUT4 n23268_s13 (
    .F(n23268_17),
    .I0(n23268_19),
    .I1(n23268_20),
    .I2(main_sdram_phaseinjector0_address_storage[7]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23268_s13.INIT=16'h0777;
  LUT4 n23268_s14 (
    .F(n23268_18),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[7]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[7]),
    .I3(n23266_19) 
);
defparam n23268_s14.INIT=16'h0777;
  LUT4 n23270_s12 (
    .F(n23270_16),
    .I0(main_sdram_phaseinjector0_rddata_status[6]),
    .I1(n23270_22),
    .I2(n23117_12),
    .I3(n23260_19) 
);
defparam n23270_s12.INIT=16'hE0C0;
  LUT4 n23270_s13 (
    .F(n23270_17),
    .I0(n23266_19),
    .I1(main_sdram_phaseinjector1_wrdata_storage[6]),
    .I2(n23270_19),
    .I3(n23270_20) 
);
defparam n23270_s13.INIT=16'h7000;
  LUT4 n23272_s11 (
    .F(n23272_15),
    .I0(n23272_18),
    .I1(n23272_19),
    .I2(main_sdram_phaseinjector1_address_storage[5]),
    .I3(n23270_24) 
);
defparam n23272_s11.INIT=16'h0BBB;
  LUT3 n23272_s12 (
    .F(n23272_16),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[5]),
    .I2(n23272_20) 
);
defparam n23272_s12.INIT=8'h70;
  LUT4 n23272_s13 (
    .F(n23272_17),
    .I0(n23191_8),
    .I1(main_sdram_phaseinjector0_command_storage[5]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[5]),
    .I3(n23266_19) 
);
defparam n23272_s13.INIT=16'h0777;
  LUT4 n23274_s12 (
    .F(n23274_16),
    .I0(main_sdram_phaseinjector0_address_storage[4]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_sdram_phaseinjector0_rddata_status[4]),
    .I3(n23260_19) 
);
defparam n23274_s12.INIT=16'h0777;
  LUT4 n23274_s13 (
    .F(n23274_17),
    .I0(n23940_22),
    .I1(main_sdram_phaseinjector1_command_storage[4]),
    .I2(n23274_18),
    .I3(n23274_19) 
);
defparam n23274_s13.INIT=16'h0700;
  LUT4 n23276_s12 (
    .F(n23276_16),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_sdram_storage[3]),
    .I2(main_sdram_phaseinjector1_command_storage[3]),
    .I3(n23940_22) 
);
defparam n23276_s12.INIT=16'h0777;
  LUT4 n23276_s13 (
    .F(n23276_17),
    .I0(main_sdram_phaseinjector1_address_storage[3]),
    .I1(n23270_24),
    .I2(main_sdram_phaseinjector0_wrdata_storage[3]),
    .I3(n23274_22) 
);
defparam n23276_s13.INIT=16'h0777;
  LUT4 n23276_s14 (
    .F(n23276_18),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[3]),
    .I2(n23276_19),
    .I3(n23276_20) 
);
defparam n23276_s14.INIT=16'h0700;
  LUT4 n23278_s12 (
    .F(n23278_16),
    .I0(n23278_20),
    .I1(n23278_23),
    .I2(main_sdram_phaseinjector1_rddata_status[2]),
    .I3(n23262_25) 
);
defparam n23278_s12.INIT=16'h0777;
  LUT4 n23278_s13 (
    .F(n23278_17),
    .I0(main_sdram_phaseinjector1_address_storage[2]),
    .I1(n23270_24),
    .I2(main_sdram_phaseinjector1_wrdata_storage[2]),
    .I3(n23266_19) 
);
defparam n23278_s13.INIT=16'h0777;
  LUT4 n23278_s14 (
    .F(n23278_18),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[2]),
    .I2(main_sdram_phaseinjector1_command_storage[2]),
    .I3(n23940_22) 
);
defparam n23278_s14.INIT=16'h0777;
  LUT4 n23278_s15 (
    .F(n23278_19),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_sdram_storage[2]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[2]),
    .I3(n23274_22) 
);
defparam n23278_s15.INIT=16'h0777;
  LUT2 n23280_s14 (
    .F(n23280_18),
    .I0(main_sdram_phaseinjector0_address_storage[1]),
    .I1(n23280_31) 
);
defparam n23280_s14.INIT=4'h8;
  LUT4 n23280_s15 (
    .F(n23280_19),
    .I0(main_sdram_phaseinjector1_baddress_storage[1]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_8),
    .I2(main_sdram_phaseinjector1_wrdata_storage[1]),
    .I3(n23266_19) 
);
defparam n23280_s15.INIT=16'h0777;
  LUT4 n23280_s16 (
    .F(n23280_20),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[1]),
    .I2(main_sdram_phaseinjector1_command_storage[1]),
    .I3(n23280_29) 
);
defparam n23280_s16.INIT=16'h0777;
  LUT4 n23280_s17 (
    .F(n23280_21),
    .I0(n23280_24),
    .I1(n23280_25),
    .I2(builder_basesoc_adr[3]),
    .I3(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23280_s17.INIT=16'h3500;
  LUT4 n23282_s14 (
    .F(n23282_18),
    .I0(main_sdram_phaseinjector1_command_storage[0]),
    .I1(n23940_22),
    .I2(main_sdram_phaseinjector0_wrdata_storage[0]),
    .I3(n23274_22) 
);
defparam n23282_s14.INIT=16'h0777;
  LUT4 n23282_s15 (
    .F(n23282_19),
    .I0(n23282_22),
    .I1(n23282_27),
    .I2(n23282_24),
    .I3(n23268_20) 
);
defparam n23282_s15.INIT=16'h0BBB;
  LUT4 n23282_s16 (
    .F(n23282_20),
    .I0(main_sdram_phaseinjector1_address_storage[0]),
    .I1(n23270_24),
    .I2(main_sdram_phaseinjector1_wrdata_storage[0]),
    .I3(n23266_19) 
);
defparam n23282_s16.INIT=16'h0777;
  LUT4 n23282_s17 (
    .F(n23282_21),
    .I0(n23430_6),
    .I1(n23282_25),
    .I2(main_sdram_phaseinjector1_baddress_storage[0]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_8) 
);
defparam n23282_s17.INIT=16'h0777;
  LUT4 n23400_s6 (
    .F(n23400_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[15]),
    .I2(storage[15]),
    .I3(n23260_19) 
);
defparam n23400_s6.INIT=16'h0777;
  LUT4 n23402_s6 (
    .F(n23402_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[14]),
    .I2(storage[14]),
    .I3(n23260_19) 
);
defparam n23402_s6.INIT=16'h0777;
  LUT4 n23404_s6 (
    .F(n23404_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[13]),
    .I2(storage[13]),
    .I3(n23260_19) 
);
defparam n23404_s6.INIT=16'h0777;
  LUT4 n23406_s6 (
    .F(n23406_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[12]),
    .I2(storage[12]),
    .I3(n23260_19) 
);
defparam n23406_s6.INIT=16'h0777;
  LUT4 n23408_s6 (
    .F(n23408_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[11]),
    .I2(storage[11]),
    .I3(n23260_19) 
);
defparam n23408_s6.INIT=16'h0777;
  LUT4 n23410_s6 (
    .F(n23410_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[10]),
    .I2(storage[10]),
    .I3(n23260_19) 
);
defparam n23410_s6.INIT=16'h0777;
  LUT4 n23412_s6 (
    .F(n23412_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[9]),
    .I2(storage[9]),
    .I3(n23260_19) 
);
defparam n23412_s6.INIT=16'h0777;
  LUT4 n23414_s6 (
    .F(n23414_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[8]),
    .I2(storage[8]),
    .I3(n23260_19) 
);
defparam n23414_s6.INIT=16'h0777;
  LUT4 n23416_s8 (
    .F(n23416_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[7]),
    .I2(miso[7]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23416_s8.INIT=16'h0777;
  LUT4 n23416_s9 (
    .F(n23416_13),
    .I0(n23430_8),
    .I1(cs_storage[7]),
    .I2(storage[7]),
    .I3(n23260_19) 
);
defparam n23416_s9.INIT=16'h0777;
  LUT4 n23418_s8 (
    .F(n23418_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[6]),
    .I2(miso[6]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23418_s8.INIT=16'h0777;
  LUT4 n23418_s9 (
    .F(n23418_13),
    .I0(n23430_8),
    .I1(cs_storage[6]),
    .I2(storage[6]),
    .I3(n23260_19) 
);
defparam n23418_s9.INIT=16'h0777;
  LUT4 n23420_s8 (
    .F(n23420_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[5]),
    .I2(miso[5]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23420_s8.INIT=16'h0777;
  LUT4 n23420_s9 (
    .F(n23420_13),
    .I0(n23430_8),
    .I1(cs_storage[5]),
    .I2(storage[5]),
    .I3(n23260_19) 
);
defparam n23420_s9.INIT=16'h0777;
  LUT4 n23422_s8 (
    .F(n23422_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[4]),
    .I2(miso[4]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23422_s8.INIT=16'h0777;
  LUT4 n23422_s9 (
    .F(n23422_13),
    .I0(n23430_8),
    .I1(cs_storage[4]),
    .I2(storage[4]),
    .I3(n23260_19) 
);
defparam n23422_s9.INIT=16'h0777;
  LUT4 n23424_s8 (
    .F(n23424_12),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[3]),
    .I2(miso[3]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23424_s8.INIT=16'h0777;
  LUT4 n23424_s9 (
    .F(n23424_13),
    .I0(n23117_15),
    .I1(mosi_storage[3]),
    .I2(cs_storage[3]),
    .I3(n23430_8) 
);
defparam n23424_s9.INIT=16'h0777;
  LUT4 n23426_s8 (
    .F(n23426_12),
    .I0(n23117_15),
    .I1(mosi_storage[2]),
    .I2(miso[2]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23426_s8.INIT=16'h0777;
  LUT4 n23426_s9 (
    .F(n23426_13),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[2]),
    .I2(storage[2]),
    .I3(n23260_19) 
);
defparam n23426_s9.INIT=16'h0777;
  LUT4 n23429_s10 (
    .F(n23429_14),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[0]),
    .I2(miso[0]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23429_s10.INIT=16'h0777;
  LUT3 n23429_s11 (
    .F(n23429_15),
    .I0(n23429_16),
    .I1(n23429_17),
    .I2(n23429_18) 
);
defparam n23429_s11.INIT=8'h10;
  LUT4 n23527_s6 (
    .F(n23527_10),
    .I0(main_timer_value_status[31]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[31]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23527_s6.INIT=16'h0777;
  LUT4 n23529_s6 (
    .F(n23529_10),
    .I0(main_timer_value_status[30]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[30]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23529_s6.INIT=16'h0777;
  LUT4 n23531_s6 (
    .F(n23531_10),
    .I0(main_timer_value_status[29]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[29]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23531_s6.INIT=16'h0777;
  LUT4 n23533_s6 (
    .F(n23533_10),
    .I0(main_timer_value_status[28]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[28]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23533_s6.INIT=16'h0777;
  LUT4 n23535_s6 (
    .F(n23535_10),
    .I0(main_timer_value_status[27]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[27]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23535_s6.INIT=16'h0777;
  LUT4 n23537_s6 (
    .F(n23537_10),
    .I0(main_timer_value_status[26]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[26]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23537_s6.INIT=16'h0777;
  LUT4 n23539_s6 (
    .F(n23539_10),
    .I0(main_timer_value_status[25]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[25]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23539_s6.INIT=16'h0777;
  LUT4 n23541_s6 (
    .F(n23541_10),
    .I0(main_timer_value_status[24]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[24]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23541_s6.INIT=16'h0777;
  LUT4 n23543_s6 (
    .F(n23543_10),
    .I0(main_timer_value_status[23]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[23]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23543_s6.INIT=16'h0777;
  LUT4 n23545_s6 (
    .F(n23545_10),
    .I0(main_timer_value_status[22]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[22]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23545_s6.INIT=16'h0777;
  LUT4 n23547_s6 (
    .F(n23547_10),
    .I0(main_timer_value_status[21]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[21]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23547_s6.INIT=16'h0777;
  LUT4 n23549_s6 (
    .F(n23549_10),
    .I0(main_timer_value_status[20]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[20]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23549_s6.INIT=16'h0777;
  LUT4 n23551_s6 (
    .F(n23551_10),
    .I0(main_timer_value_status[19]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[19]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23551_s6.INIT=16'h0777;
  LUT4 n23553_s6 (
    .F(n23553_10),
    .I0(main_timer_value_status[18]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[18]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23553_s6.INIT=16'h0777;
  LUT4 n23555_s6 (
    .F(n23555_10),
    .I0(main_timer_value_status[17]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[17]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23555_s6.INIT=16'h0777;
  LUT4 n23557_s6 (
    .F(n23557_10),
    .I0(main_timer_value_status[16]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[16]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23557_s6.INIT=16'h0777;
  LUT4 n23559_s6 (
    .F(n23559_10),
    .I0(main_timer_value_status[15]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[15]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23559_s6.INIT=16'h0777;
  LUT4 n23561_s6 (
    .F(n23561_10),
    .I0(main_timer_value_status[14]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[14]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23561_s6.INIT=16'h0777;
  LUT4 n23563_s6 (
    .F(n23563_10),
    .I0(main_timer_value_status[13]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[13]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23563_s6.INIT=16'h0777;
  LUT4 n23565_s6 (
    .F(n23565_10),
    .I0(main_timer_value_status[12]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[12]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23565_s6.INIT=16'h0777;
  LUT4 n23567_s6 (
    .F(n23567_10),
    .I0(main_timer_value_status[11]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[11]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23567_s6.INIT=16'h0777;
  LUT4 n23569_s6 (
    .F(n23569_10),
    .I0(main_timer_value_status[10]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[10]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23569_s6.INIT=16'h0777;
  LUT4 n23571_s6 (
    .F(n23571_10),
    .I0(main_timer_value_status[9]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[9]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23571_s6.INIT=16'h0777;
  LUT4 n23573_s6 (
    .F(n23573_10),
    .I0(main_timer_value_status[8]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[8]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23573_s6.INIT=16'h0777;
  LUT4 n23575_s6 (
    .F(n23575_10),
    .I0(main_timer_value_status[7]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[7]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23575_s6.INIT=16'h0777;
  LUT4 n23577_s6 (
    .F(n23577_10),
    .I0(main_timer_value_status[6]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[6]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23577_s6.INIT=16'h0777;
  LUT4 n23579_s6 (
    .F(n23579_10),
    .I0(main_timer_value_status[5]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[5]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23579_s6.INIT=16'h0777;
  LUT4 n23581_s6 (
    .F(n23581_10),
    .I0(main_timer_value_status[4]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[4]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23581_s6.INIT=16'h0777;
  LUT4 n23583_s6 (
    .F(n23583_10),
    .I0(main_timer_value_status[3]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[3]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23583_s6.INIT=16'h0777;
  LUT4 n23585_s6 (
    .F(n23585_10),
    .I0(main_timer_value_status[2]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[2]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23585_s6.INIT=16'h0777;
  LUT4 n23587_s6 (
    .F(n23587_10),
    .I0(main_timer_value_status[1]),
    .I1(n23430_8),
    .I2(main_timer_load_storage[1]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23587_s6.INIT=16'h0777;
  LUT4 n23588_s11 (
    .F(n23588_15),
    .I0(n23588_17),
    .I1(n23588_18),
    .I2(builder_basesoc_adr[0]),
    .I3(n23588_19) 
);
defparam n23588_s11.INIT=16'hC500;
  LUT2 n23588_s12 (
    .F(n23588_16),
    .I0(main_timer_reload_storage[0]),
    .I1(n23191_8) 
);
defparam n23588_s12.INIT=4'h8;
  LUT2 n23717_s7 (
    .F(n23717_11),
    .I0(storage_2_dat1[1]),
    .I1(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23717_s7.INIT=4'h8;
  LUT4 n23717_s8 (
    .F(n23717_12),
    .I0(main_uart_rx_fifo_readable),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_uart_enable_storage[1]),
    .I3(n23274_22) 
);
defparam n23717_s8.INIT=16'h0777;
  LUT4 n23718_s14 (
    .F(n23718_18),
    .I0(n23280_29),
    .I1(main_uart_rx_fifo_wrport_we_4),
    .I2(main_uart_tx_pending),
    .I3(n23718_25) 
);
defparam n23718_s14.INIT=16'h0777;
  LUT4 n23718_s15 (
    .F(n23718_19),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(storage_2_dat1[0]),
    .I2(main_uart_tx_fifo_readable),
    .I3(n23260_19) 
);
defparam n23718_s15.INIT=16'h7077;
  LUT4 n23718_s16 (
    .F(n23718_20),
    .I0(main_uart_rx_fifo_readable),
    .I1(n23117_15),
    .I2(main_uart_enable_storage[0]),
    .I3(n23274_22) 
);
defparam n23718_s16.INIT=16'h0BBB;
  LUT4 n23764_s6 (
    .F(n23764_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[22]),
    .I2(main_vfb_litedramdmareader_offset[22]),
    .I3(n23274_22) 
);
defparam n23764_s6.INIT=16'h0777;
  LUT4 n23766_s6 (
    .F(n23766_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[21]),
    .I2(main_vfb_litedramdmareader_offset[21]),
    .I3(n23274_22) 
);
defparam n23766_s6.INIT=16'h0777;
  LUT4 n23768_s6 (
    .F(n23768_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[20]),
    .I2(main_vfb_litedramdmareader_offset[20]),
    .I3(n23274_22) 
);
defparam n23768_s6.INIT=16'h0777;
  LUT4 n23770_s6 (
    .F(n23770_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[19]),
    .I2(main_vfb_litedramdmareader_offset[19]),
    .I3(n23274_22) 
);
defparam n23770_s6.INIT=16'h0777;
  LUT4 n23772_s6 (
    .F(n23772_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[18]),
    .I2(main_vfb_litedramdmareader_offset[18]),
    .I3(n23274_22) 
);
defparam n23772_s6.INIT=16'h0777;
  LUT4 n23774_s6 (
    .F(n23774_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[17]),
    .I2(main_vfb_litedramdmareader_offset[17]),
    .I3(n23274_22) 
);
defparam n23774_s6.INIT=16'h0777;
  LUT4 n23776_s6 (
    .F(n23776_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[16]),
    .I2(main_vfb_litedramdmareader_offset[16]),
    .I3(n23274_22) 
);
defparam n23776_s6.INIT=16'h0777;
  LUT4 n23778_s6 (
    .F(n23778_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[15]),
    .I2(main_vfb_litedramdmareader_offset[15]),
    .I3(n23274_22) 
);
defparam n23778_s6.INIT=16'h0777;
  LUT4 n23780_s6 (
    .F(n23780_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[14]),
    .I2(main_vfb_litedramdmareader_offset[14]),
    .I3(n23274_22) 
);
defparam n23780_s6.INIT=16'h0777;
  LUT4 n23782_s6 (
    .F(n23782_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[13]),
    .I2(main_vfb_litedramdmareader_offset[13]),
    .I3(n23274_22) 
);
defparam n23782_s6.INIT=16'h0777;
  LUT4 n23784_s6 (
    .F(n23784_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[12]),
    .I2(main_vfb_litedramdmareader_offset[12]),
    .I3(n23274_22) 
);
defparam n23784_s6.INIT=16'h0777;
  LUT4 n23786_s6 (
    .F(n23786_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[11]),
    .I2(main_vfb_litedramdmareader_offset[11]),
    .I3(n23274_22) 
);
defparam n23786_s6.INIT=16'h0777;
  LUT4 n23788_s6 (
    .F(n23788_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[10]),
    .I2(main_vfb_litedramdmareader_offset[10]),
    .I3(n23274_22) 
);
defparam n23788_s6.INIT=16'h0777;
  LUT4 n23790_s6 (
    .F(n23790_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[9]),
    .I2(main_vfb_litedramdmareader_offset[9]),
    .I3(n23274_22) 
);
defparam n23790_s6.INIT=16'h0777;
  LUT4 n23792_s6 (
    .F(n23792_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[8]),
    .I2(main_vfb_litedramdmareader_offset[8]),
    .I3(n23274_22) 
);
defparam n23792_s6.INIT=16'h0777;
  LUT4 n23794_s6 (
    .F(n23794_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[7]),
    .I2(main_vfb_litedramdmareader_offset[7]),
    .I3(n23274_22) 
);
defparam n23794_s6.INIT=16'h0777;
  LUT4 n23796_s6 (
    .F(n23796_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[6]),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(n23274_22) 
);
defparam n23796_s6.INIT=16'h0777;
  LUT4 n23798_s6 (
    .F(n23798_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[5]),
    .I2(main_vfb_litedramdmareader_offset[5]),
    .I3(n23274_22) 
);
defparam n23798_s6.INIT=16'h0777;
  LUT4 n23800_s6 (
    .F(n23800_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[4]),
    .I2(main_vfb_litedramdmareader_offset[4]),
    .I3(n23274_22) 
);
defparam n23800_s6.INIT=16'h0777;
  LUT4 n23802_s6 (
    .F(n23802_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[3]),
    .I2(main_vfb_litedramdmareader_offset[3]),
    .I3(n23274_22) 
);
defparam n23802_s6.INIT=16'h0777;
  LUT4 n23804_s6 (
    .F(n23804_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[2]),
    .I2(main_vfb_litedramdmareader_offset[2]),
    .I3(n23274_22) 
);
defparam n23804_s6.INIT=16'h0777;
  LUT4 n23806_s6 (
    .F(n23806_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[1]),
    .I2(main_vfb_litedramdmareader_offset[1]),
    .I3(n23274_22) 
);
defparam n23806_s6.INIT=16'h0777;
  LUT4 n23807_s10 (
    .F(n23807_14),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vfb_litedramdmareader_base_storage[0]),
    .I2(main_vfb_litedramdmareader_offset[0]),
    .I3(n23274_22) 
);
defparam n23807_s10.INIT=16'h0777;
  LUT4 n23807_s11 (
    .F(n23807_15),
    .I0(n23191_8),
    .I1(main_vfb_litedramdmareader_length_storage[0]),
    .I2(main_vfb_litedramdmareader_loop_storage),
    .I3(n23430_8) 
);
defparam n23807_s11.INIT=16'h0777;
  LUT4 n23807_s12 (
    .F(n23807_16),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I1(n23807_17),
    .I2(main_vfb_litedramdmareader_enable_storage),
    .I3(n23117_15) 
);
defparam n23807_s12.INIT=16'h0777;
  LUT4 n23930_s11 (
    .F(n23930_15),
    .I0(main_uart_tx_fifo_wrport_we_7),
    .I1(n23930_21),
    .I2(main_vtg_hsync_start_storage[11]),
    .I3(n23117_15) 
);
defparam n23930_s11.INIT=16'h0777;
  LUT4 n23930_s12 (
    .F(n23930_16),
    .I0(n23274_22),
    .I1(main_vtg_vres_storage[11]),
    .I2(n23930_18),
    .I3(n23930_19) 
);
defparam n23930_s12.INIT=16'h7000;
  LUT2 n23932_s11 (
    .F(n23932_15),
    .I0(main_vtg_vres_storage[10]),
    .I1(n23274_22) 
);
defparam n23932_s11.INIT=4'h8;
  LUT4 n23932_s12 (
    .F(n23932_16),
    .I0(main_vtg_hsync_end_storage[10]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_vtg_hscan_storage[10]),
    .I3(n23430_8) 
);
defparam n23932_s12.INIT=16'h0777;
  LUT4 n23932_s13 (
    .F(n23932_17),
    .I0(n23932_19),
    .I1(n23282_27),
    .I2(main_vtg_vscan_storage[10]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23932_s13.INIT=16'h0777;
  LUT4 n23932_s14 (
    .F(n23932_18),
    .I0(n23191_8),
    .I1(main_vtg_hres_storage[10]),
    .I2(main_vtg_vsync_end_storage[10]),
    .I3(n23940_22) 
);
defparam n23932_s14.INIT=16'h0777;
  LUT4 n23934_s11 (
    .F(n23934_15),
    .I0(n23934_18),
    .I1(n23430_6),
    .I2(main_vtg_hres_storage[9]),
    .I3(n23191_8) 
);
defparam n23934_s11.INIT=16'h0BBB;
  LUT3 n23934_s12 (
    .F(n23934_16),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I1(main_vtg_hsync_end_storage[9]),
    .I2(n23934_19) 
);
defparam n23934_s12.INIT=8'h70;
  LUT4 n23934_s13 (
    .F(n23934_17),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[9]),
    .I2(main_vtg_vres_storage[9]),
    .I3(n23274_22) 
);
defparam n23934_s13.INIT=16'h0777;
  LUT4 n23936_s11 (
    .F(n23936_15),
    .I0(main_uart_tx_fifo_wrport_we_7),
    .I1(n23936_21),
    .I2(main_vtg_vscan_storage[8]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23936_s11.INIT=16'h0777;
  LUT4 n23936_s12 (
    .F(n23936_16),
    .I0(n23274_22),
    .I1(main_vtg_vres_storage[8]),
    .I2(n23936_18),
    .I3(n23936_19) 
);
defparam n23936_s12.INIT=16'h7000;
  LUT2 n23938_s11 (
    .F(n23938_15),
    .I0(main_vtg_vres_storage[7]),
    .I1(n23274_22) 
);
defparam n23938_s11.INIT=4'h8;
  LUT4 n23938_s12 (
    .F(n23938_16),
    .I0(main_vtg_hsync_end_storage[7]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_vtg_hscan_storage[7]),
    .I3(n23430_8) 
);
defparam n23938_s12.INIT=16'h0777;
  LUT4 n23938_s13 (
    .F(n23938_17),
    .I0(n23938_19),
    .I1(n23282_27),
    .I2(main_vtg_vscan_storage[7]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23938_s13.INIT=16'h0777;
  LUT4 n23938_s14 (
    .F(n23938_18),
    .I0(n23191_8),
    .I1(main_vtg_hres_storage[7]),
    .I2(main_vtg_vsync_end_storage[7]),
    .I3(n23940_22) 
);
defparam n23938_s14.INIT=16'h0777;
  LUT4 n23940_s12 (
    .F(n23940_16),
    .I0(main_uart_tx_fifo_wrport_we_7),
    .I1(n23940_24),
    .I2(main_vtg_hsync_start_storage[6]),
    .I3(n23117_15) 
);
defparam n23940_s12.INIT=16'h0777;
  LUT4 n23940_s13 (
    .F(n23940_17),
    .I0(n23191_8),
    .I1(main_vtg_hres_storage[6]),
    .I2(n23940_19),
    .I3(n23940_20) 
);
defparam n23940_s13.INIT=16'h7000;
  LUT4 n23942_s11 (
    .F(n23942_15),
    .I0(n23942_18),
    .I1(n23430_6),
    .I2(main_vtg_hres_storage[5]),
    .I3(n23191_8) 
);
defparam n23942_s11.INIT=16'h0BBB;
  LUT3 n23942_s12 (
    .F(n23942_16),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I1(main_vtg_hsync_end_storage[5]),
    .I2(n23942_19) 
);
defparam n23942_s12.INIT=8'h70;
  LUT4 n23942_s13 (
    .F(n23942_17),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[5]),
    .I2(main_vtg_vres_storage[5]),
    .I3(n23274_22) 
);
defparam n23942_s13.INIT=16'h0777;
  LUT4 n23944_s11 (
    .F(n23944_15),
    .I0(n23944_18),
    .I1(n23430_6),
    .I2(main_vtg_vsync_end_storage[4]),
    .I3(n23940_22) 
);
defparam n23944_s11.INIT=16'h0BBB;
  LUT3 n23944_s12 (
    .F(n23944_16),
    .I0(n23191_8),
    .I1(main_vtg_hres_storage[4]),
    .I2(n23944_19) 
);
defparam n23944_s12.INIT=8'h70;
  LUT4 n23944_s13 (
    .F(n23944_17),
    .I0(main_vtg_vres_storage[4]),
    .I1(n23274_22),
    .I2(main_vtg_vscan_storage[4]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23944_s13.INIT=16'h0777;
  LUT4 n23946_s11 (
    .F(n23946_15),
    .I0(main_uart_tx_fifo_wrport_we_7),
    .I1(n23946_21),
    .I2(main_vtg_hsync_start_storage[3]),
    .I3(n23117_15) 
);
defparam n23946_s11.INIT=16'h0777;
  LUT4 n23946_s12 (
    .F(n23946_16),
    .I0(n23274_22),
    .I1(main_vtg_vres_storage[3]),
    .I2(n23946_18),
    .I3(n23946_19) 
);
defparam n23946_s12.INIT=16'h7000;
  LUT2 n23948_s11 (
    .F(n23948_15),
    .I0(main_vtg_vscan_storage[2]),
    .I1(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23948_s11.INIT=4'h8;
  LUT4 n23948_s12 (
    .F(n23948_16),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[2]),
    .I2(main_vtg_vsync_end_storage[2]),
    .I3(n23940_22) 
);
defparam n23948_s12.INIT=16'h0777;
  LUT4 n23948_s13 (
    .F(n23948_17),
    .I0(n23948_19),
    .I1(n23268_20),
    .I2(main_vtg_hsync_end_storage[2]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23948_s13.INIT=16'h0BBB;
  LUT4 n23948_s14 (
    .F(n23948_18),
    .I0(main_vtg_vres_storage[2]),
    .I1(n23274_22),
    .I2(main_vtg_vsync_start_storage[2]),
    .I3(n23260_19) 
);
defparam n23948_s14.INIT=16'h0777;
  LUT4 n23950_s11 (
    .F(n23950_15),
    .I0(n23950_18),
    .I1(n23430_6),
    .I2(main_vtg_hres_storage[1]),
    .I3(n23191_8) 
);
defparam n23950_s11.INIT=16'h0BBB;
  LUT3 n23950_s12 (
    .F(n23950_16),
    .I0(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I1(main_vtg_hsync_end_storage[1]),
    .I2(n23950_19) 
);
defparam n23950_s12.INIT=8'h70;
  LUT4 n23950_s13 (
    .F(n23950_17),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[1]),
    .I2(main_vtg_vres_storage[1]),
    .I3(n23274_22) 
);
defparam n23950_s13.INIT=16'h0777;
  LUT4 n23951_s12 (
    .F(n23951_16),
    .I0(main_vtg_hsync_end_storage[0]),
    .I1(n23280_31),
    .I2(main_vtg_vsync_start_storage[0]),
    .I3(n23260_19) 
);
defparam n23951_s12.INIT=16'h0777;
  LUT4 n23951_s13 (
    .F(n23951_17),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[0]),
    .I2(main_vtg_vsync_end_storage[0]),
    .I3(n23280_29) 
);
defparam n23951_s13.INIT=16'h0777;
  LUT4 n23951_s14 (
    .F(n23951_18),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_vtg_enable_storage),
    .I2(main_vtg_vscan_storage[0]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23951_s14.INIT=16'h0777;
  LUT4 n23951_s15 (
    .F(n23951_19),
    .I0(n23951_20),
    .I1(n23268_20),
    .I2(main_vtg_vres_storage[0]),
    .I3(n23274_22) 
);
defparam n23951_s15.INIT=16'h0BBB;
  LUT4 n24090_s6 (
    .F(n24090_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[24]),
    .I2(main_watchdog_cycles_storage[24]),
    .I3(n23191_8) 
);
defparam n24090_s6.INIT=16'h0777;
  LUT4 n24092_s6 (
    .F(n24092_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[23]),
    .I2(main_watchdog_cycles_storage[23]),
    .I3(n23191_8) 
);
defparam n24092_s6.INIT=16'h0777;
  LUT4 n24094_s6 (
    .F(n24094_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[22]),
    .I2(main_watchdog_cycles_storage[22]),
    .I3(n23191_8) 
);
defparam n24094_s6.INIT=16'h0777;
  LUT4 n24096_s6 (
    .F(n24096_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[21]),
    .I2(main_watchdog_cycles_storage[21]),
    .I3(n23191_8) 
);
defparam n24096_s6.INIT=16'h0777;
  LUT4 n24098_s6 (
    .F(n24098_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[20]),
    .I2(main_watchdog_cycles_storage[20]),
    .I3(n23191_8) 
);
defparam n24098_s6.INIT=16'h0777;
  LUT4 n24100_s6 (
    .F(n24100_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[19]),
    .I2(main_watchdog_cycles_storage[19]),
    .I3(n23191_8) 
);
defparam n24100_s6.INIT=16'h0777;
  LUT4 n24102_s6 (
    .F(n24102_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[18]),
    .I2(main_watchdog_cycles_storage[18]),
    .I3(n23191_8) 
);
defparam n24102_s6.INIT=16'h0777;
  LUT4 n24104_s6 (
    .F(n24104_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[17]),
    .I2(main_watchdog_cycles_storage[17]),
    .I3(n23191_8) 
);
defparam n24104_s6.INIT=16'h0777;
  LUT4 n24106_s6 (
    .F(n24106_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[16]),
    .I2(main_watchdog_cycles_storage[16]),
    .I3(n23191_8) 
);
defparam n24106_s6.INIT=16'h0777;
  LUT4 n24108_s6 (
    .F(n24108_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[15]),
    .I2(main_watchdog_cycles_storage[15]),
    .I3(n23191_8) 
);
defparam n24108_s6.INIT=16'h0777;
  LUT4 n24110_s6 (
    .F(n24110_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[14]),
    .I2(main_watchdog_cycles_storage[14]),
    .I3(n23191_8) 
);
defparam n24110_s6.INIT=16'h0777;
  LUT4 n24112_s6 (
    .F(n24112_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[13]),
    .I2(main_watchdog_cycles_storage[13]),
    .I3(n23191_8) 
);
defparam n24112_s6.INIT=16'h0777;
  LUT4 n24114_s6 (
    .F(n24114_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[12]),
    .I2(main_watchdog_cycles_storage[12]),
    .I3(n23191_8) 
);
defparam n24114_s6.INIT=16'h0777;
  LUT4 n24116_s6 (
    .F(n24116_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[11]),
    .I2(main_watchdog_cycles_storage[11]),
    .I3(n23191_8) 
);
defparam n24116_s6.INIT=16'h0777;
  LUT4 n24118_s6 (
    .F(n24118_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[10]),
    .I2(main_watchdog_cycles_storage[10]),
    .I3(n23191_8) 
);
defparam n24118_s6.INIT=16'h0777;
  LUT4 n24120_s6 (
    .F(n24120_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[9]),
    .I2(main_watchdog_cycles_storage[9]),
    .I3(n23191_8) 
);
defparam n24120_s6.INIT=16'h0777;
  LUT4 n24122_s6 (
    .F(n24122_10),
    .I0(main_watchdog_cycles_storage[8]),
    .I1(n23191_8),
    .I2(main_watchdog_control_storage[8]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n24122_s6.INIT=16'h0777;
  LUT4 n24124_s6 (
    .F(n24124_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[7]),
    .I2(main_watchdog_cycles_storage[7]),
    .I3(n23191_8) 
);
defparam n24124_s6.INIT=16'h0777;
  LUT4 n24126_s6 (
    .F(n24126_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[6]),
    .I2(main_watchdog_cycles_storage[6]),
    .I3(n23191_8) 
);
defparam n24126_s6.INIT=16'h0777;
  LUT4 n24128_s6 (
    .F(n24128_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[5]),
    .I2(main_watchdog_cycles_storage[5]),
    .I3(n23191_8) 
);
defparam n24128_s6.INIT=16'h0777;
  LUT4 n24130_s6 (
    .F(n24130_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[4]),
    .I2(main_watchdog_cycles_storage[4]),
    .I3(n23191_8) 
);
defparam n24130_s6.INIT=16'h0777;
  LUT4 n24132_s6 (
    .F(n24132_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[3]),
    .I2(main_watchdog_cycles_storage[3]),
    .I3(n23191_8) 
);
defparam n24132_s6.INIT=16'h0777;
  LUT4 n24134_s6 (
    .F(n24134_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[2]),
    .I2(main_watchdog_cycles_storage[2]),
    .I3(n23191_8) 
);
defparam n24134_s6.INIT=16'h0777;
  LUT4 n24136_s6 (
    .F(n24136_10),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_watchdog_control_storage[1]),
    .I2(main_watchdog_cycles_storage[1]),
    .I3(n23191_8) 
);
defparam n24136_s6.INIT=16'h0777;
  LUT4 n24137_s9 (
    .F(n24137_13),
    .I0(main_watchdog_wdt_trigger),
    .I1(n23280_31),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n24137_s9.INIT=16'h0777;
  LUT4 n24137_s10 (
    .F(n24137_14),
    .I0(main_watchdog_enable_storage),
    .I1(n23274_22),
    .I2(main_watchdog_cycles_storage[0]),
    .I3(n23191_8) 
);
defparam n24137_s10.INIT=16'h0777;
  LUT4 n24137_s11 (
    .F(n24137_15),
    .I0(main_watchdog_wdt_pending),
    .I1(n23718_25),
    .I2(main_watchdog_remaining_status[0]),
    .I3(n23117_15) 
);
defparam n24137_s11.INIT=16'h0777;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s13 (
    .F(builder_basesoc_axilitesram0_next_state_2_17),
    .I0(builder_basesoc_axilitesram0_state[0]),
    .I1(builder_basesoc_axilitesram0_next_state_1_15),
    .I2(builder_basesoc_axilitesram0_state[2]),
    .I3(builder_basesoc_axilitesram0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s13.INIT=16'hF0EE;
  LUT3 builder_basesoc_axilitesram1_next_state_2_s12 (
    .F(builder_basesoc_axilitesram1_next_state_2_16),
    .I0(builder_basesoc_axilitesram1_state[1]),
    .I1(builder_basesoc_axilitesram1_state[0]),
    .I2(builder_basesoc_axilitesram1_state[2]) 
);
defparam builder_basesoc_axilitesram1_next_state_2_s12.INIT=8'hE0;
  LUT3 builder_basesoc_axilite2csr_next_state_2_s12 (
    .F(builder_basesoc_axilite2csr_next_state_2_16),
    .I0(builder_basesoc_axilite2csr_state[1]),
    .I1(builder_basesoc_axilite2csr_state[0]),
    .I2(builder_basesoc_axilite2csr_state[2]) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s12.INIT=8'hE0;
  LUT3 builder_basesoc_axilite2csr_next_state_2_s13 (
    .F(builder_basesoc_axilite2csr_next_state_2_17),
    .I0(builder_basesoc_adr_5_12),
    .I1(builder_basesoc_adr_5_14),
    .I2(builder_basesoc_axilite2csr_next_state_0_14) 
);
defparam builder_basesoc_axilite2csr_next_state_2_s13.INIT=8'hE0;
  LUT4 n23428_s10 (
    .F(n23428_14),
    .I0(n23117_15),
    .I1(mosi_storage[1]),
    .I2(miso[1]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23428_s10.INIT=16'h0777;
  LUT4 n23428_s11 (
    .F(n23428_15),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(control_storage[1]),
    .I2(storage[1]),
    .I3(n23260_19) 
);
defparam n23428_s11.INIT=16'h0777;
  LUT3 main_basesoc_adr_13_s7 (
    .F(main_basesoc_adr_13_12),
    .I0(builder_basesoc_axilitesram0_state[1]),
    .I1(builder_basesoc_axilitesram0_state[2]),
    .I2(builder_basesoc_axilitesram0_state[0]) 
);
defparam main_basesoc_adr_13_s7.INIT=8'h10;
  LUT3 main_ram_adr_10_s18 (
    .F(main_ram_adr_10_23),
    .I0(builder_basesoc_axilitesram1_state[1]),
    .I1(builder_basesoc_axilitesram1_state[2]),
    .I2(builder_basesoc_axilitesram1_state[0]) 
);
defparam main_ram_adr_10_s18.INIT=8'h10;
  LUT3 builder_basesoc_adr_5_s7 (
    .F(builder_basesoc_adr_5_12),
    .I0(builder_basesoc_axilite2csr_state[1]),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_adr_5_s7.INIT=8'h10;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s15  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_17 ),
    .I0(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_19 ),
    .I1(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_20 ),
    .I2(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_21 ),
    .I3(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_22 ) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s15 .INIT=16'h8000;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s16  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_18 ),
    .I0(main_vfb_dma_res_fifo_produce[2]),
    .I1(main_vfb_dma_res_fifo_consume_c[2]),
    .I2(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_23 ),
    .I3(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_24 ) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s16 .INIT=16'h9000;
  LUT3 main_vfb_dma_res_fifo_wrport_we_1_s1 (
    .F(main_vfb_dma_res_fifo_wrport_we_1_3),
    .I0(main_sdram_bankmachine2_wrport_we_6),
    .I1(builder_basesoc_roundrobin2_grant),
    .I2(main_sdram_bankmachine2_wrport_we_5) 
);
defparam main_vfb_dma_res_fifo_wrport_we_1_s1.INIT=8'h40;
  LUT3 main_vfb_dma_res_fifo_wrport_we_1_s2 (
    .F(main_vfb_dma_res_fifo_wrport_we_1_4),
    .I0(main_sdram_bankmachine1_wrport_we_6),
    .I1(main_sdram_bankmachine1_wrport_we_5),
    .I2(builder_basesoc_roundrobin1_grant) 
);
defparam main_vfb_dma_res_fifo_wrport_we_1_s2.INIT=8'h40;
  LUT4 n22622_s4 (
    .F(n22622_8),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[2]),
    .I3(main_vfb_dma_res_fifo_consume[3]) 
);
defparam n22622_s4.INIT=16'h8000;
  LUT4 n22619_s4 (
    .F(n22619_8),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(main_vfb_dma_res_fifo_consume[5]),
    .I2(main_vfb_dma_res_fifo_consume[6]),
    .I3(n22622_8) 
);
defparam n22619_s4.INIT=16'h8000;
  LUT2 n22618_s4 (
    .F(n22618_8),
    .I0(main_vfb_dma_res_fifo_consume[7]),
    .I1(n22619_8) 
);
defparam n22618_s4.INIT=4'h8;
  LUT4 n22615_s4 (
    .F(n22615_8),
    .I0(main_vfb_dma_res_fifo_consume[8]),
    .I1(main_vfb_dma_res_fifo_consume[9]),
    .I2(main_vfb_dma_res_fifo_consume[10]),
    .I3(n22618_8) 
);
defparam n22615_s4.INIT=16'h8000;
  LUT2 n20688_s4 (
    .F(n20688_9),
    .I0(main_tx_phase[23]),
    .I1(main_tx_phase_23_10) 
);
defparam n20688_s4.INIT=4'h1;
  LUT3 n20685_s4 (
    .F(n20685_9),
    .I0(main_tx_phase[24]),
    .I1(main_tx_phase[25]),
    .I2(main_tx_phase[26]) 
);
defparam n20685_s4.INIT=8'h80;
  LUT3 n20682_s4 (
    .F(n20682_9),
    .I0(main_tx_phase[28]),
    .I1(main_tx_phase[29]),
    .I2(n20684_11) 
);
defparam n20682_s4.INIT=8'h80;
  LUT2 n20783_s4 (
    .F(n20783_9),
    .I0(main_rx_phase[3]),
    .I1(main_rx_phase[2]) 
);
defparam n20783_s4.INIT=4'h8;
  LUT4 n20781_s4 (
    .F(n20781_9),
    .I0(main_rx_phase[4]),
    .I1(main_rx_phase[5]),
    .I2(n20783_9),
    .I3(main_rx_phase[6]) 
);
defparam n20781_s4.INIT=16'hFE00;
  LUT3 n20773_s4 (
    .F(n20773_9),
    .I0(n20781_9),
    .I1(main_rx_phase[7]),
    .I2(main_rx_phase[8]) 
);
defparam n20773_s4.INIT=8'hE0;
  LUT4 n20770_s4 (
    .F(n20770_9),
    .I0(n20773_9),
    .I1(n20773_14),
    .I2(main_rx_phase[16]),
    .I3(n20770_10) 
);
defparam n20770_s4.INIT=16'h4F00;
  LUT4 n20767_s4 (
    .F(n20767_9),
    .I0(n20770_9),
    .I1(main_rx_phase[19]),
    .I2(main_rx_phase[20]),
    .I3(main_rx_phase[21]) 
);
defparam n20767_s4.INIT=16'hF400;
  LUT3 n20763_s4 (
    .F(n20763_9),
    .I0(main_rx_phase_31_10),
    .I1(main_rx_phase[25]),
    .I2(main_rx_phase[24]) 
);
defparam n20763_s4.INIT=8'h40;
  LUT2 n20761_s4 (
    .F(n20761_9),
    .I0(main_rx_phase[26]),
    .I1(main_rx_phase[27]) 
);
defparam n20761_s4.INIT=4'h8;
  LUT2 n22941_s2 (
    .F(n22941_6),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]) 
);
defparam n22941_s2.INIT=4'h4;
  LUT4 builder_sync_rhs_self1_0_s6 (
    .F(builder_sync_rhs_self1_0_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_13),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_0_s6.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_0_s7 (
    .F(builder_sync_rhs_self1_0_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_14),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_0_s7.INIT=16'h770F;
  LUT3 builder_sync_rhs_self1_1_s6 (
    .F(builder_sync_rhs_self1_1_11),
    .I0(builder_sync_rhs_self1_1_13),
    .I1(builder_sync_rhs_self1_1_14),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_1_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_1_s7 (
    .F(builder_sync_rhs_self1_1_12),
    .I0(builder_sync_rhs_self1_1_15),
    .I1(builder_sync_rhs_self1_1_16),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_1_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_2_s6 (
    .F(builder_sync_rhs_self1_2_11),
    .I0(builder_sync_rhs_self1_2_13),
    .I1(builder_sync_rhs_self1_2_14),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_2_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_2_s7 (
    .F(builder_sync_rhs_self1_2_12),
    .I0(builder_sync_rhs_self1_2_15),
    .I1(builder_sync_rhs_self1_2_16),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_2_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_3_s6 (
    .F(builder_sync_rhs_self1_3_11),
    .I0(builder_sync_rhs_self1_3_13),
    .I1(builder_sync_rhs_self1_3_14),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_3_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_3_s7 (
    .F(builder_sync_rhs_self1_3_12),
    .I0(builder_sync_rhs_self1_3_15),
    .I1(builder_sync_rhs_self1_3_16),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_3_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_4_s6 (
    .F(builder_sync_rhs_self1_4_11),
    .I0(builder_sync_rhs_self1_4_13),
    .I1(builder_sync_rhs_self1_4_14),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_4_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_4_s7 (
    .F(builder_sync_rhs_self1_4_12),
    .I0(builder_sync_rhs_self1_4_15),
    .I1(builder_sync_rhs_self1_4_16),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_4_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_5_s6 (
    .F(builder_sync_rhs_self1_5_11),
    .I0(builder_sync_rhs_self1_5_13),
    .I1(builder_sync_rhs_self1_5_14),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_5_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_5_s7 (
    .F(builder_sync_rhs_self1_5_12),
    .I0(builder_sync_rhs_self1_5_15),
    .I1(builder_sync_rhs_self1_5_16),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_5_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_6_s6 (
    .F(builder_sync_rhs_self1_6_11),
    .I0(builder_sync_rhs_self1_6_13),
    .I1(builder_sync_rhs_self1_6_14),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_6_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_6_s7 (
    .F(builder_sync_rhs_self1_6_12),
    .I0(builder_sync_rhs_self1_6_15),
    .I1(builder_sync_rhs_self1_6_16),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_6_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_7_s6 (
    .F(builder_sync_rhs_self1_7_11),
    .I0(builder_sync_rhs_self1_7_13),
    .I1(builder_sync_rhs_self1_7_14),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_7_s6.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_7_s7 (
    .F(builder_sync_rhs_self1_7_12),
    .I0(builder_sync_rhs_self1_7_15),
    .I1(builder_sync_rhs_self1_7_16),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_7_s7.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_8_s6 (
    .F(builder_sync_rhs_self1_8_11),
    .I0(builder_sync_rhs_self1_8_13),
    .I1(builder_sync_rhs_self1_8_14),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_8_s6.INIT=8'h35;
  LUT3 builder_sync_rhs_self1_8_s7 (
    .F(builder_sync_rhs_self1_8_12),
    .I0(builder_sync_rhs_self1_8_15),
    .I1(builder_sync_rhs_self1_8_16),
    .I2(main_sdram_choose_req_grant[0]) 
);
defparam builder_sync_rhs_self1_8_s7.INIT=8'hCA;
  LUT4 builder_sync_rhs_self1_9_s6 (
    .F(builder_sync_rhs_self1_9_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_13),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_9_s6.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_9_s7 (
    .F(builder_sync_rhs_self1_9_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_14),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_9_s7.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_11_s6 (
    .F(builder_sync_rhs_self1_11_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_13),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_11_s6.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_11_s7 (
    .F(builder_sync_rhs_self1_11_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_14),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_11_s7.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_12_s6 (
    .F(builder_sync_rhs_self1_12_11),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_13),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_12_s6.INIT=16'h770F;
  LUT4 builder_sync_rhs_self1_12_s7 (
    .F(builder_sync_rhs_self1_12_12),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_14),
    .I3(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_12_s7.INIT=16'h770F;
  LUT3 main_tag_port_we_s6 (
    .F(main_tag_port_we_11),
    .I0(main_wishbone_bridge_aborted),
    .I1(builder_basesoc_fsm_state_1_9),
    .I2(builder_basesoc_fullmemorywe_state[1]) 
);
defparam main_tag_port_we_s6.INIT=8'h10;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7),
    .I0(main_vfb_litedramdmareader_loop_storage),
    .I1(storage_7_66815_DIAREG_G_0_6),
    .I2(storage_7_66815_DIAREG_G_0_7),
    .I3(main_vfb_dma_res_fifo_wrport_we_1_2) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_s3.INIT=16'h007F;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_7),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[2]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_3_s3.INIT=4'h8;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I0(main_vfb_litedramdmareader_offset[1]),
    .I1(main_vfb_litedramdmareader_offset[2]),
    .I2(main_vfb_litedramdmareader_offset[3]),
    .I3(main_vfb_litedramdmareader_offset[0]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_s3.INIT=16'h8000;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_7),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_offset[5]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_6_s3.INIT=4'h8;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_7),
    .I0(main_vfb_litedramdmareader_offset[7]),
    .I1(main_vfb_litedramdmareader_offset[8]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_9_s3.INIT=4'h8;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I0(main_vfb_litedramdmareader_offset[10]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_9) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s3.INIT=4'h8;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_7),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_offset[12]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_13_s3.INIT=4'h8;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_7),
    .I0(main_vfb_litedramdmareader_offset[14]),
    .I1(main_vfb_litedramdmareader_offset[15]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_16_s3.INIT=4'h8;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I0(main_vfb_litedramdmareader_offset[17]),
    .I1(main_vfb_litedramdmareader_offset[18]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_10) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_s3.INIT=16'h8000;
  LUT2 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_s3 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_7),
    .I0(main_vfb_litedramdmareader_offset[19]),
    .I1(main_vfb_litedramdmareader_offset[20]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_21_s3.INIT=4'h8;
  LUT4 count_spimaster_next_value_2_s7 (
    .F(count_spimaster_next_value_2_13),
    .I0(count[1]),
    .I1(count[0]),
    .I2(count[2]),
    .I3(n22941_6) 
);
defparam count_spimaster_next_value_2_s7.INIT=16'h7800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_23),
    .I1(builder_basesoc_axilite2csr_next_state_1_21),
    .I2(builder_axi2axilite2_next_state_1_17),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_2_21) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s10.INIT=16'h0D00;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_14),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_16),
    .I1(builder_slave_sel_dec1_3_11),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_3_22),
    .I3(builder_slave_sel_dec1_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s8.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_15),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_3_16),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_3_20),
    .I3(builder_slave_sel_dec0_0_7) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s9.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_14),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_16),
    .I1(builder_slave_sel_dec1_3_11),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_4_22),
    .I3(builder_slave_sel_dec1_0_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s8.INIT=16'hF800;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_15),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_4_16),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_4_20),
    .I3(builder_slave_sel_dec0_0_7) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s9.INIT=16'h00F8;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_13_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_13_14),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[11]),
    .I2(lineLoader_address[13]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_13_s8.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_13_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_13_15),
    .I0(main_cpu_dbus_adr[11]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[13]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_13_s9.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_14),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[12]),
    .I2(lineLoader_address[14]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s8.INIT=16'h0777;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_15),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_16),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_14_17),
    .I2(builder_slave_sel_dec0_0_7) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s9.INIT=8'h0E;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_15_s8 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_15_14),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[13]),
    .I2(lineLoader_address[15]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_15_s8.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_15_s9 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_15_15),
    .I0(main_cpu_dbus_adr[13]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[15]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_15_s9.INIT=16'h0777;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_14),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(lineLoader_address[16]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s8.INIT=8'h40;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_write_grant),
    .I2(main_cpu_dbus_adr[14]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s9.INIT=8'h80;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_16),
    .I0(main_cpu_dbus_adr[14]),
    .I1(lineLoader_address[16]),
    .I2(builder_slave_sel_dec1_3_9),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_16_s10.INIT=16'hCA00;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_14),
    .I0(main_cpu_dbus_adr[15]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[17]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_17_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[15]),
    .I2(lineLoader_address[17]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_17_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_14),
    .I0(main_cpu_dbus_adr[16]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[18]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_18_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[16]),
    .I2(lineLoader_address[18]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_18_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_14),
    .I0(main_cpu_dbus_adr[17]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[19]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_19_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[17]),
    .I2(lineLoader_address[19]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_19_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15),
    .I1(main_cpu_dbus_adr[18]),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_16),
    .I3(lineLoader_address[20]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s8.INIT=16'hB0BB;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_14),
    .I0(main_cpu_dbus_adr[19]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[21]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_21_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[19]),
    .I2(lineLoader_address[21]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_21_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_14),
    .I0(main_cpu_dbus_adr[20]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[22]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_22_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[20]),
    .I2(lineLoader_address[22]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_22_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_14),
    .I0(main_cpu_dbus_adr[21]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[23]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_23_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[21]),
    .I2(lineLoader_address[23]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_23_s9.INIT=16'h0777;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_14),
    .I0(lineLoader_address[24]),
    .I1(main_cpu_dbus_adr[22]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s8.INIT=8'hCA;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_24_15),
    .I0(main_cpu_dbus_adr[22]),
    .I1(lineLoader_address[24]),
    .I2(builder_slave_sel_dec1_3_9),
    .I3(builder_axi2axilite_next_state_0_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_24_s9.INIT=16'hCA00;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_14),
    .I0(main_cpu_dbus_adr[23]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[25]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_25_15),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[23]),
    .I2(lineLoader_address[25]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_25_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15),
    .I1(main_cpu_dbus_adr[24]),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_16),
    .I3(lineLoader_address[26]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s8.INIT=16'hB0BB;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_14),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[25]),
    .I2(lineLoader_address[27]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s8.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_27_15),
    .I0(main_cpu_dbus_adr[25]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[27]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_27_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_14),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_slave_sel_dec1_3_9),
    .I2(lineLoader_address[28]),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_16) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s8.INIT=16'h007F;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_15),
    .I0(main_cpu_dbus_adr[26]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(lineLoader_address[28]),
    .I3(main_ram_we_1_4) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s9.INIT=16'h0777;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I0(main_cpu_dbus_adr[28]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[30]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s8.INIT=16'h0777;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_15),
    .I0(builder_slave_sel_dec1_3_13),
    .I1(builder_slave_sel_dec1_3_12),
    .I2(builder_slave_sel_dec1_0_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_30_s9.INIT=8'hE0;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s8 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_31_14),
    .I0(lineLoader_address[31]),
    .I1(main_cpu_dbus_adr[29]),
    .I2(builder_rr_write_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s8.INIT=8'hCA;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_31_15),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(lineLoader_address[31]),
    .I2(main_cpu_dbus_adr[29]),
    .I3(builder_rr_read_grant) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_31_s9.INIT=16'h0FBB;
  LUT3 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s8 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I0(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I1(main_socbushandler_wishbone2axi1_cmd_done),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s8.INIT=8'h0D;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s9 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I0(builder_slave_sel_dec0_0_4),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18),
    .I2(builder_slave_sel_dec0_1_5),
    .I3(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_21) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s9.INIT=16'h00BF;
  LUT2 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s11 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_17),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s11.INIT=4'h1;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s9 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I0(builder_slave_sel_dec1_1_5),
    .I1(builder_slave_sel_dec1_1_6),
    .I2(builder_slave_sel_reg1[1]),
    .I3(builder_axirequestcounter1_empty) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s9.INIT=16'h770F;
  LUT4 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s8 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_23),
    .I1(builder_axi2axilite0_next_state_0_13),
    .I2(builder_axi2axilite0_next_state_1_18),
    .I3(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_19) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s8.INIT=16'h0D00;
  LUT4 main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s7 (
    .F(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_13),
    .I0(main_ram_we_0_5),
    .I1(builder_basesoc_axilite2csr_next_state_2_17),
    .I2(builder_axi2axilite0_next_state_1_17),
    .I3(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15) 
);
defparam main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s7.INIT=16'h0100;
  LUT3 main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8 (
    .F(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi1_state[0]) 
);
defparam main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s8.INIT=8'h40;
  LUT4 builder_sync_rhs_self8_0_s3 (
    .F(builder_sync_rhs_self8_0_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_13),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_0_s3.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_0_s4 (
    .F(builder_sync_rhs_self8_0_9),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_0_14),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_0_s4.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_1_s3 (
    .F(builder_sync_rhs_self8_1_8),
    .I0(builder_sync_rhs_self1_1_14),
    .I1(builder_sync_rhs_self1_1_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_1_9) 
);
defparam builder_sync_rhs_self8_1_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_2_s3 (
    .F(builder_sync_rhs_self8_2_8),
    .I0(builder_sync_rhs_self1_2_15),
    .I1(builder_sync_rhs_self1_2_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_2_9) 
);
defparam builder_sync_rhs_self8_2_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_3_s3 (
    .F(builder_sync_rhs_self8_3_8),
    .I0(builder_sync_rhs_self1_3_14),
    .I1(builder_sync_rhs_self1_3_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_3_9) 
);
defparam builder_sync_rhs_self8_3_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_4_s3 (
    .F(builder_sync_rhs_self8_4_8),
    .I0(builder_sync_rhs_self1_4_14),
    .I1(builder_sync_rhs_self1_4_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_4_9) 
);
defparam builder_sync_rhs_self8_4_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_5_s3 (
    .F(builder_sync_rhs_self8_5_8),
    .I0(builder_sync_rhs_self1_5_14),
    .I1(builder_sync_rhs_self1_5_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_5_9) 
);
defparam builder_sync_rhs_self8_5_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_6_s3 (
    .F(builder_sync_rhs_self8_6_8),
    .I0(builder_sync_rhs_self1_6_15),
    .I1(builder_sync_rhs_self1_6_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_6_9) 
);
defparam builder_sync_rhs_self8_6_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_7_s3 (
    .F(builder_sync_rhs_self8_7_8),
    .I0(builder_sync_rhs_self1_7_15),
    .I1(builder_sync_rhs_self1_7_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_7_9) 
);
defparam builder_sync_rhs_self8_7_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_8_s3 (
    .F(builder_sync_rhs_self8_8_8),
    .I0(builder_sync_rhs_self1_8_15),
    .I1(builder_sync_rhs_self1_8_16),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(builder_sync_rhs_self8_8_9) 
);
defparam builder_sync_rhs_self8_8_s3.INIT=16'hAFC0;
  LUT4 builder_sync_rhs_self8_9_s3 (
    .F(builder_sync_rhs_self8_9_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_13),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_9_s3.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_9_s4 (
    .F(builder_sync_rhs_self8_9_9),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_9_14),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_9_s4.INIT=16'h770F;
  LUT3 builder_sync_rhs_self8_10_s3 (
    .F(builder_sync_rhs_self8_10_8),
    .I0(builder_sync_rhs_self8_10_10),
    .I1(builder_sync_rhs_self8_10_11),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_10_s3.INIT=8'hCA;
  LUT3 builder_sync_rhs_self8_10_s4 (
    .F(builder_sync_rhs_self8_10_9),
    .I0(builder_sync_rhs_self8_10_12),
    .I1(builder_sync_rhs_self8_10_13),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_10_s4.INIT=8'h35;
  LUT4 builder_sync_rhs_self8_11_s3 (
    .F(builder_sync_rhs_self8_11_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_13),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_11_s3.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_11_s4 (
    .F(builder_sync_rhs_self8_11_9),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_11_14),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_11_s4.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_12_s3 (
    .F(builder_sync_rhs_self8_12_8),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_13),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_12_s3.INIT=16'h770F;
  LUT4 builder_sync_rhs_self8_12_s4 (
    .F(builder_sync_rhs_self8_12_9),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I2(builder_sync_rhs_self1_12_14),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_sync_rhs_self8_12_s4.INIT=16'h770F;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_0_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_0_13),
    .I0(iBus_cmd_ready_15),
    .I1(iBus_cmd_ready_13),
    .I2(iBus_cmd_ready_9),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_16) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_0_s8.INIT=16'hEF00;
  LUT2 n7354_s2 (
    .F(n7354_6),
    .I0(main_tx_count[0]),
    .I1(main_tx_count[1]) 
);
defparam n7354_s2.INIT=4'h8;
  LUT2 n7421_s2 (
    .F(n7421_6),
    .I0(main_rx_count[0]),
    .I1(main_rx_count[1]) 
);
defparam n7421_s2.INIT=4'h8;
  LUT3 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13086_3),
    .I2(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s3.INIT=8'h80;
  LUT2 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_6),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_8) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_9_s2.INIT=4'h8;
  LUT2 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_7),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(main_vtg_source_payload_hcount[5]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s3.INIT=4'h8;
  LUT2 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_6),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(main_vtg_source_payload_hcount[1]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_3_s2.INIT=4'h8;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s2 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I0(main_vfb_first),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(main_vfb_source_payload_de),
    .I3(main_vfb_first_resetinserter_next_value) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s2.INIT=16'h004F;
  LUT3 main_vtg_hactive_clockdomainsrenamer_next_value0_s3 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_7),
    .I0(main_vtg_hactive_clockdomainsrenamer_next_value0_8),
    .I1(main_vtg_hactive_clockdomainsrenamer_next_value0_9),
    .I2(main_vtg_hactive_clockdomainsrenamer_next_value0_10) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s3.INIT=8'h80;
  LUT2 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_6),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_9_s2.INIT=4'h8;
  LUT2 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s3 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_7),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount[5]) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s3.INIT=4'h8;
  LUT2 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_6),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_3_s2.INIT=4'h8;
  LUT2 main_vtg_vactive_clockdomainsrenamer_next_value1_s2 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_6),
    .I0(n13056_3),
    .I1(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s2.INIT=4'h4;
  LUT3 main_vtg_vactive_clockdomainsrenamer_next_value1_s3 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_7),
    .I0(main_vtg_vactive_clockdomainsrenamer_next_value1_8),
    .I1(main_vtg_vactive_clockdomainsrenamer_next_value1_9),
    .I2(main_vtg_vactive_clockdomainsrenamer_next_value1_10) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s3.INIT=8'h80;
  LUT2 main_vfb_dma_source_source_last_s2 (
    .F(main_vfb_dma_source_source_last_6),
    .I0(main_vfb_dma_res_fifo_level[14]),
    .I1(main_vfb_dma_source_source_last_7) 
);
defparam main_vfb_dma_source_source_last_s2.INIT=4'h4;
  LUT3 builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_6),
    .I0(builder_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .I1(builder_basesoc_port_adr_reg[13]),
    .I2(builder_basesoc_adr_5_12) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_s2.INIT=8'hCA;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_6),
    .I0(builder_basesoc_adr_5_14),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .I2(builder_basesoc_port_adr_reg[12]),
    .I3(builder_basesoc_adr_5_12) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_s2.INIT=16'h0777;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_6),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_9) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s2.INIT=16'h007F;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_9) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s2.INIT=16'h007F;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(builder_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_9) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s2.INIT=16'h007F;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I0(builder_basesoc_axilite2csr_next_state_1_15),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_9),
    .I2(builder_basesoc_port_adr_reg[6]),
    .I3(builder_basesoc_adr_5_12) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s2.INIT=16'h0777;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_s2 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I0(builder_basesoc_socbushandler_cmd_done),
    .I1(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I2(n19945_7),
    .I3(builder_basesoc_axilite2csr_next_state_1_19) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_s2.INIT=16'h0400;
  LUT4 builder_csr_bankarray_csrbank1_out0_re_s2 (
    .F(builder_csr_bankarray_csrbank1_out0_re_6),
    .I0(builder_basesoc_adr_5_12),
    .I1(builder_basesoc_adr_5_14),
    .I2(builder_csr_bankarray_csrbank1_out0_re_7),
    .I3(builder_basesoc_axilite2csr_next_state_0_14) 
);
defparam builder_csr_bankarray_csrbank1_out0_re_s2.INIT=16'h0E00;
  LUT2 n19252_s3 (
    .F(n19252_7),
    .I0(main_basesoc_socbushandler_beat_count[4]),
    .I1(n19255_7) 
);
defparam n19252_s3.INIT=4'h8;
  LUT4 n19255_s3 (
    .F(n19255_7),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]),
    .I2(main_basesoc_socbushandler_beat_count[2]),
    .I3(main_basesoc_socbushandler_beat_count[3]) 
);
defparam n19255_s3.INIT=16'h8000;
  LUT2 n19486_s3 (
    .F(n19486_7),
    .I0(main_socbushandler_beat_count[4]),
    .I1(n19489_7) 
);
defparam n19486_s3.INIT=4'h8;
  LUT4 n19489_s3 (
    .F(n19489_7),
    .I0(main_socbushandler_beat_count[0]),
    .I1(main_socbushandler_beat_count[1]),
    .I2(main_socbushandler_beat_count[2]),
    .I3(main_socbushandler_beat_count[3]) 
);
defparam n19489_s3.INIT=16'h8000;
  LUT2 n19720_s3 (
    .F(n19720_7),
    .I0(main_bridge_axi2axi_lite_beat_count[4]),
    .I1(n19723_7) 
);
defparam n19720_s3.INIT=4'h8;
  LUT4 n19723_s3 (
    .F(n19723_7),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]),
    .I2(main_bridge_axi2axi_lite_beat_count[2]),
    .I3(main_bridge_axi2axi_lite_beat_count[3]) 
);
defparam n19723_s3.INIT=16'h8000;
  LUT2 n19987_s3 (
    .F(n19987_7),
    .I0(builder_basesoc_socbushandler_beat_count[4]),
    .I1(n19990_7) 
);
defparam n19987_s3.INIT=4'h8;
  LUT4 n19990_s3 (
    .F(n19990_7),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]),
    .I2(builder_basesoc_socbushandler_beat_count[2]),
    .I3(builder_basesoc_socbushandler_beat_count[3]) 
);
defparam n19990_s3.INIT=16'h8000;
  LUT4 n22113_s2 (
    .F(n22113_6),
    .I0(main_sdram_bankmachine2_trascon_ready),
    .I1(n22113_9),
    .I2(main_sdram_bankmachine2_twtpcon_ready),
    .I3(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam n22113_s2.INIT=16'h007F;
  LUT4 n22113_s3 (
    .F(n22113_7),
    .I0(builder_basesoc_bankmachine3_next_state_2_18),
    .I1(n22113_10),
    .I2(builder_basesoc_bankmachine3_state[0]),
    .I3(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam n22113_s3.INIT=16'h007F;
  LUT3 n22113_s4 (
    .F(n22113_8),
    .I0(builder_basesoc_bankmachine1_state[2]),
    .I1(n22113_11),
    .I2(builder_basesoc_bankmachine1_state[0]) 
);
defparam n22113_s4.INIT=8'h10;
  LUT3 n22120_s3 (
    .F(n22120_7),
    .I0(n22120_8),
    .I1(builder_basesoc_bankmachine0_state[0]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam n22120_s3.INIT=8'h07;
  LUT4 n22141_s2 (
    .F(n22141_6),
    .I0(n22113_6),
    .I1(main_sdram_time1_3_9),
    .I2(main_sdram_time0_4_9),
    .I3(n22141_8) 
);
defparam n22141_s2.INIT=16'h0E33;
  LUT4 n22141_s3 (
    .F(n22141_7),
    .I0(n22113_8),
    .I1(main_sdram_time1_3_9),
    .I2(main_sdram_time0_4_9),
    .I3(n22141_9) 
);
defparam n22141_s3.INIT=16'h0D33;
  LUT4 n22148_s3 (
    .F(n22148_7),
    .I0(n22148_8),
    .I1(n22148_9),
    .I2(n22148_10),
    .I3(main_sdram_time1_3_9) 
);
defparam n22148_s3.INIT=16'hFACD;
  LUT3 n22101_s3 (
    .F(n22101_7),
    .I0(main_sdram_time1[0]),
    .I1(main_sdram_time1[1]),
    .I2(main_sdram_time1[2]) 
);
defparam n22101_s3.INIT=8'h01;
  LUT2 n22086_s3 (
    .F(n22086_7),
    .I0(main_sdram_time0[0]),
    .I1(main_sdram_time0[1]) 
);
defparam n22086_s3.INIT=4'h1;
  LUT4 main_data_port_we_15_s3 (
    .F(main_data_port_we_15_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_data_port_we_15_8) 
);
defparam main_data_port_we_15_s3.INIT=16'hEF00;
  LUT4 main_data_port_we_14_s2 (
    .F(main_data_port_we_14_6),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_data_port_we_15_8) 
);
defparam main_data_port_we_14_s2.INIT=16'hEF00;
  LUT4 main_data_port_we_13_s2 (
    .F(main_data_port_we_13_6),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_data_port_we_15_8) 
);
defparam main_data_port_we_13_s2.INIT=16'hEF00;
  LUT3 builder_wishbone2axi0_next_state_1_s14 (
    .F(builder_wishbone2axi0_next_state_1_21),
    .I0(n26400_4),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_state[1]) 
);
defparam builder_wishbone2axi0_next_state_1_s14.INIT=8'h0E;
  LUT3 builder_wishbone2axi1_next_state_1_s14 (
    .F(builder_wishbone2axi1_next_state_1_20),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(main_cpu_dbus_stb),
    .I2(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_next_state_1_s14.INIT=8'h0B;
  LUT4 builder_axi2axilite0_next_state_1_s11 (
    .F(builder_axi2axilite0_next_state_1_17),
    .I0(n19210_4),
    .I1(main_basesoc_adr_13_12),
    .I2(builder_axi2axilite0_next_state_1_18),
    .I3(builder_basesoc_axilitesram0_next_state_2_18) 
);
defparam builder_axi2axilite0_next_state_1_s11.INIT=16'h0E00;
  LUT4 builder_axi2axilite_next_state_1_s10 (
    .F(builder_axi2axilite_next_state_1_16),
    .I0(builder_slave_sel_dec0_2_5),
    .I1(builder_slave_sel_dec0_2_6),
    .I2(builder_slave_sel_reg0[2]),
    .I3(builder_axirequestcounter0_empty) 
);
defparam builder_axi2axilite_next_state_1_s10.INIT=16'h770F;
  LUT4 builder_axi2axilite_next_state_1_s11 (
    .F(builder_axi2axilite_next_state_1_17),
    .I0(builder_rr_write_grant_8),
    .I1(main_tag_di_dirty),
    .I2(n6502_4),
    .I3(builder_axi2axilite_state[0]) 
);
defparam builder_axi2axilite_next_state_1_s11.INIT=16'hF0BB;
  LUT3 builder_basesoc_bankmachine0_next_state_1_s16 (
    .F(builder_basesoc_bankmachine0_next_state_1_24),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(main_sdram_bankmachine0_trascon_ready),
    .I2(main_sdram_bankmachine0_twtpcon_ready) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s16.INIT=8'h40;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s17 (
    .F(builder_basesoc_bankmachine0_next_state_1_25),
    .I0(main_sdram_choose_cmd_grant[1]),
    .I1(main_sdram_choose_cmd_grant[0]),
    .I2(n25044_4),
    .I3(main_sdram_bankmachine0_pipe_valid_sink_ready_8) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s17.INIT=16'h00FE;
  LUT3 builder_basesoc_bankmachine1_next_state_1_s16 (
    .F(builder_basesoc_bankmachine1_next_state_1_24),
    .I0(builder_basesoc_bankmachine1_state[0]),
    .I1(main_sdram_bankmachine1_trascon_ready),
    .I2(main_sdram_bankmachine1_twtpcon_ready) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s16.INIT=8'h40;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s17 (
    .F(builder_basesoc_bankmachine1_next_state_1_25),
    .I0(main_sdram_choose_cmd_grant[1]),
    .I1(n25044_4),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(main_sdram_bankmachine1_pipe_valid_sink_ready_5) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s17.INIT=16'h00EF;
  LUT3 builder_basesoc_bankmachine2_next_state_1_s18 (
    .F(builder_basesoc_bankmachine2_next_state_1_26),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(n25044_4),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s18.INIT=8'h10;
  LUT3 builder_basesoc_bankmachine2_next_state_1_s19 (
    .F(builder_basesoc_bankmachine2_next_state_1_27),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(builder_basesoc_bankmachine2_next_state_1_29),
    .I2(builder_basesoc_bankmachine2_state[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s19.INIT=8'h10;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s16 (
    .F(builder_basesoc_bankmachine3_next_state_1_24),
    .I0(n22113_10),
    .I1(builder_basesoc_bankmachine3_state[0]),
    .I2(builder_basesoc_bankmachine3_state[2]),
    .I3(builder_basesoc_bankmachine3_state[1]) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s16.INIT=16'h0D00;
  LUT4 storage_7_66815_DIAREG_G_0_s3 (
    .F(storage_7_66815_DIAREG_G_0_6),
    .I0(storage_7_66815_DIAREG_G_0_8),
    .I1(storage_7_66815_DIAREG_G_0_9),
    .I2(storage_7_66815_DIAREG_G_0_10),
    .I3(storage_7_66815_DIAREG_G_0_11) 
);
defparam storage_7_66815_DIAREG_G_0_s3.INIT=16'h0010;
  LUT3 storage_7_66815_DIAREG_G_0_s4 (
    .F(storage_7_66815_DIAREG_G_0_7),
    .I0(storage_7_66815_DIAREG_G_0_12),
    .I1(storage_7_66815_DIAREG_G_0_13),
    .I2(storage_7_66815_DIAREG_G_0_14) 
);
defparam storage_7_66815_DIAREG_G_0_s4.INIT=8'h40;
  LUT3 n20772_s5 (
    .F(n20772_11),
    .I0(n20773_14),
    .I1(n20773_9),
    .I2(main_rx_phase[16]) 
);
defparam n20772_s5.INIT=8'hD0;
  LUT3 main_full_rate_phy_dfi_p0_cs_n_s2 (
    .F(main_full_rate_phy_dfi_p0_cs_n_6),
    .I0(main_sdram_phaseinjector1_command_storage[0]),
    .I1(main_sdram_phaseinjector1_command_storage[7]),
    .I2(main_sdram_phaseinjector1_command_storage[6]) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s2.INIT=8'h0D;
  LUT4 main_full_rate_phy_dfi_p0_cs_n_s3 (
    .F(main_full_rate_phy_dfi_p0_cs_n_7),
    .I0(main_full_rate_phy_dfi_p0_cas_n_7),
    .I1(main_full_rate_phy_dfi_p0_cs_n_8),
    .I2(n23117_15),
    .I3(main_full_rate_phy_dfi_p0_cs_n_9) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s3.INIT=16'h007F;
  LUT3 builder_wishbone2axi0_state_1_s4 (
    .F(builder_wishbone2axi0_state_1_9),
    .I0(builder_rr_read_grant),
    .I1(builder_rr_read_grant_8),
    .I2(main_socbushandler_wishbone2axi0_cmd_done) 
);
defparam builder_wishbone2axi0_state_1_s4.INIT=8'h10;
  LUT3 builder_wishbone2axi1_next_state_1_s15 (
    .F(builder_wishbone2axi1_next_state_1_21),
    .I0(main_cpu_dbus_we),
    .I1(builder_fsm1_state),
    .I2(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_next_state_1_s15.INIT=8'h3A;
  LUT4 builder_wishbone2axi1_state_1_s4 (
    .F(builder_wishbone2axi1_state_1_9),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(main_socbushandler_wishbone2axi1_cmd_done),
    .I2(builder_rr_read_grant),
    .I3(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_state_1_s4.INIT=16'h4000;
  LUT2 builder_wishbone2axi1_state_1_s5 (
    .F(builder_wishbone2axi1_state_1_10),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_wishbone2axi1_state[1]) 
);
defparam builder_wishbone2axi1_state_1_s5.INIT=4'h4;
  LUT4 builder_basesoc_fullmemorywe_state_1_s4 (
    .F(builder_basesoc_fullmemorywe_state_1_9),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(builder_basesoc_fullmemorywe_state_1_12),
    .I2(builder_axilite2wishbone_state[1]),
    .I3(main_data_port_dat_w_127_6) 
);
defparam builder_basesoc_fullmemorywe_state_1_s4.INIT=16'h4F00;
  LUT4 n21607_s1 (
    .F(n21607_5),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_wrport_we) 
);
defparam n21607_s1.INIT=16'h7FFE;
  LUT4 n21740_s1 (
    .F(n21740_5),
    .I0(main_sdram_bankmachine1_level[0]),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[2]),
    .I3(main_sdram_bankmachine1_wrport_we) 
);
defparam n21740_s1.INIT=16'h7FFE;
  LUT4 n21873_s1 (
    .F(n21873_5),
    .I0(main_sdram_bankmachine2_level[0]),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[2]),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam n21873_s1.INIT=16'h7FFE;
  LUT3 n22006_s1 (
    .F(n22006_5),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]) 
);
defparam n22006_s1.INIT=8'h80;
  LUT3 n22006_s2 (
    .F(n22006_6),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]) 
);
defparam n22006_s2.INIT=8'h01;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s4 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I0(builder_slave_sel_dec0_3_6),
    .I1(builder_slave_sel_dec0_0_8),
    .I2(builder_slave_sel_dec0_2_5),
    .I3(builder_slave_sel_dec0_0_6) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s4.INIT=16'h8000;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s7 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_10),
    .I0(builder_axi2axilite0_next_state_0_14),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_15),
    .I3(main_basesoc_socbushandler_pipe_valid_sink_ready_13) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s7.INIT=16'hF800;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s8 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_beat_count[1]),
    .I2(main_basesoc_socbushandler_beat_count[2]),
    .I3(main_basesoc_socbushandler_beat_count[3]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s8.INIT=16'h0001;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s9 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I0(main_basesoc_socbushandler_beat_count[4]),
    .I1(main_basesoc_socbushandler_beat_count[5]),
    .I2(main_basesoc_socbushandler_beat_count[6]),
    .I3(main_basesoc_socbushandler_beat_count[7]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s9.INIT=16'h0001;
  LUT4 main_socbushandler_pipe_valid_sink_ready_s3 (
    .F(main_socbushandler_pipe_valid_sink_ready_6),
    .I0(main_socbushandler_beat_count[0]),
    .I1(main_socbushandler_beat_count[1]),
    .I2(main_socbushandler_beat_count[2]),
    .I3(main_socbushandler_beat_count[3]) 
);
defparam main_socbushandler_pipe_valid_sink_ready_s3.INIT=16'h0001;
  LUT4 main_socbushandler_pipe_valid_sink_ready_s4 (
    .F(main_socbushandler_pipe_valid_sink_ready_7),
    .I0(main_socbushandler_beat_count[4]),
    .I1(main_socbushandler_beat_count[5]),
    .I2(main_socbushandler_beat_count[6]),
    .I3(main_socbushandler_beat_count[7]) 
);
defparam main_socbushandler_pipe_valid_sink_ready_s4.INIT=16'h0001;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s3 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(main_bridge_axi2axi_lite_cmd_done),
    .I2(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I3(main_bridge_axi2axi_lite_pipe_valid_sink_ready_9) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s3.INIT=16'h00EF;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s4 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_beat_count[1]),
    .I2(main_bridge_axi2axi_lite_beat_count[2]),
    .I3(main_bridge_axi2axi_lite_beat_count[3]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s4.INIT=16'h0001;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s5 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I0(main_bridge_axi2axi_lite_beat_count[4]),
    .I1(main_bridge_axi2axi_lite_beat_count[5]),
    .I2(main_bridge_axi2axi_lite_beat_count[6]),
    .I3(main_bridge_axi2axi_lite_beat_count[7]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s5.INIT=16'h0001;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s4 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_14),
    .I1(builder_slave_sel_dec0_3_16),
    .I2(builder_slave_sel_dec0_3_6),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_15) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s4.INIT=16'h1000;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s7 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_10),
    .I0(builder_slave_sel_dec1_3_6),
    .I1(builder_axirequestcounter1_empty),
    .I2(builder_slave_sel_dec1_3_7),
    .I3(builder_slave_sel_dec1_3_8) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s7.INIT=16'h4000;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s10 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I0(builder_basesoc_socbushandler_beat_count[4]),
    .I1(builder_basesoc_socbushandler_beat_count[5]),
    .I2(builder_basesoc_socbushandler_beat_count[6]),
    .I3(builder_basesoc_socbushandler_beat_count[7]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s10.INIT=16'h0001;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s11 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_beat_count[1]),
    .I2(builder_basesoc_socbushandler_beat_count[2]),
    .I3(builder_basesoc_socbushandler_beat_count[3]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s11.INIT=16'h0001;
  LUT4 builder_slave_sel_dec0_0_s3 (
    .F(builder_slave_sel_dec0_0_6),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_16),
    .I1(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_17),
    .I2(builder_slave_sel_dec0_0_9),
    .I3(builder_slave_sel_dec0_0_10) 
);
defparam builder_slave_sel_dec0_0_s3.INIT=16'h0001;
  LUT3 builder_slave_sel_dec0_0_s4 (
    .F(builder_slave_sel_dec0_0_7),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_0_s4.INIT=8'hCA;
  LUT4 builder_slave_sel_dec0_0_s5 (
    .F(builder_slave_sel_dec0_0_8),
    .I0(builder_slave_sel_dec0_0_11),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(builder_slave_sel_dec0_0_12),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_slave_sel_dec0_0_s5.INIT=16'hB0BB;
  LUT2 builder_slave_sel_dec0_1_s4 (
    .F(builder_slave_sel_dec0_1_7),
    .I0(builder_slave_sel_dec0_2_7),
    .I1(builder_slave_sel_dec0_2_8) 
);
defparam builder_slave_sel_dec0_1_s4.INIT=4'h1;
  LUT4 builder_slave_sel_dec0_1_s5 (
    .F(builder_slave_sel_dec0_1_8),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_14_17),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_14_16),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_15),
    .I3(main_bridge_axi2axi_lite_ax_burst_payload_addr_16_14) 
);
defparam builder_slave_sel_dec0_1_s5.INIT=16'h0001;
  LUT4 builder_slave_sel_dec0_2_s4 (
    .F(builder_slave_sel_dec0_2_7),
    .I0(lineLoader_address[25]),
    .I1(lineLoader_address[26]),
    .I2(builder_rr_write_grant),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam builder_slave_sel_dec0_2_s4.INIT=16'h0E00;
  LUT4 builder_slave_sel_dec0_2_s5 (
    .F(builder_slave_sel_dec0_2_8),
    .I0(main_cpu_dbus_adr[24]),
    .I1(main_cpu_dbus_adr[23]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_2_s5.INIT=16'hE000;
  LUT4 builder_slave_sel_dec0_2_s6 (
    .F(builder_slave_sel_dec0_2_9),
    .I0(main_cpu_dbus_adr[26]),
    .I1(main_cpu_dbus_adr[25]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_2_s6.INIT=16'hE000;
  LUT4 builder_slave_sel_dec0_2_s7 (
    .F(builder_slave_sel_dec0_2_10),
    .I0(lineLoader_address[27]),
    .I1(lineLoader_address[28]),
    .I2(builder_rr_write_grant),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam builder_slave_sel_dec0_2_s7.INIT=16'h0E00;
  LUT3 builder_slave_sel_dec0_2_s8 (
    .F(builder_slave_sel_dec0_2_11),
    .I0(main_cpu_dbus_adr[27]),
    .I1(main_cpu_dbus_adr[29]),
    .I2(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_2_s8.INIT=8'h10;
  LUT3 builder_slave_sel_dec0_2_s9 (
    .F(builder_slave_sel_dec0_2_12),
    .I0(builder_rr_write_grant),
    .I1(lineLoader_address[31]),
    .I2(lineLoader_address[29]) 
);
defparam builder_slave_sel_dec0_2_s9.INIT=8'h01;
  LUT4 builder_slave_sel_dec0_2_s10 (
    .F(builder_slave_sel_dec0_2_13),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(main_cpu_dbus_adr[28]) 
);
defparam builder_slave_sel_dec0_2_s10.INIT=16'h4000;
  LUT4 builder_slave_sel_dec0_2_s11 (
    .F(builder_slave_sel_dec0_2_14),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(lineLoader_address[30]),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam builder_slave_sel_dec0_2_s11.INIT=16'h1000;
  LUT4 builder_slave_sel_dec0_3_s6 (
    .F(builder_slave_sel_dec0_3_9),
    .I0(main_cpu_dbus_adr[15]),
    .I1(main_cpu_dbus_adr[16]),
    .I2(main_cpu_dbus_adr[19]),
    .I3(main_cpu_dbus_adr[20]) 
);
defparam builder_slave_sel_dec0_3_s6.INIT=16'h0001;
  LUT2 builder_slave_sel_dec0_3_s7 (
    .F(builder_slave_sel_dec0_3_10),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_3_s7.INIT=4'h8;
  LUT4 builder_slave_sel_dec0_3_s8 (
    .F(builder_slave_sel_dec0_3_11),
    .I0(lineLoader_address[22]),
    .I1(lineLoader_address[21]),
    .I2(lineLoader_address[18]),
    .I3(lineLoader_address[17]) 
);
defparam builder_slave_sel_dec0_3_s8.INIT=16'h0001;
  LUT2 builder_slave_sel_dec0_3_s9 (
    .F(builder_slave_sel_dec0_3_12),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[0]) 
);
defparam builder_slave_sel_dec0_3_s9.INIT=4'h4;
  LUT4 builder_slave_sel_dec1_0_s3 (
    .F(builder_slave_sel_dec1_0_6),
    .I0(builder_slave_sel_dec0_0_11),
    .I1(builder_slave_sel_dec1_3_11),
    .I2(builder_slave_sel_dec0_0_12),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_slave_sel_dec1_0_s3.INIT=16'hB0BB;
  LUT4 builder_slave_sel_dec1_0_s4 (
    .F(builder_slave_sel_dec1_0_7),
    .I0(builder_slave_sel_dec1_0_10),
    .I1(builder_slave_sel_dec1_0_11),
    .I2(builder_slave_sel_dec1_0_12),
    .I3(builder_slave_sel_dec1_0_13) 
);
defparam builder_slave_sel_dec1_0_s4.INIT=16'h0001;
  LUT3 builder_slave_sel_dec1_0_s5 (
    .F(builder_slave_sel_dec1_0_8),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s5.INIT=8'hCA;
  LUT4 builder_slave_sel_dec1_0_s6 (
    .F(builder_slave_sel_dec1_0_9),
    .I0(builder_slave_sel_dec1_2_7),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(builder_slave_sel_dec1_0_14),
    .I3(builder_slave_sel_dec1_0_15) 
);
defparam builder_slave_sel_dec1_0_s6.INIT=16'h0001;
  LUT3 builder_slave_sel_dec1_1_s4 (
    .F(builder_slave_sel_dec1_1_7),
    .I0(builder_slave_sel_dec1_1_9),
    .I1(builder_slave_sel_dec1_1_10),
    .I2(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_1_s4.INIT=8'hCA;
  LUT2 builder_slave_sel_dec1_1_s5 (
    .F(builder_slave_sel_dec1_1_8),
    .I0(builder_slave_sel_dec1_0_10),
    .I1(builder_slave_sel_dec1_0_11) 
);
defparam builder_slave_sel_dec1_1_s5.INIT=4'h1;
  LUT3 builder_slave_sel_dec1_2_s4 (
    .F(builder_slave_sel_dec1_2_7),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_rr_read_grant),
    .I2(lineLoader_address[29]) 
);
defparam builder_slave_sel_dec1_2_s4.INIT=8'h10;
  LUT3 builder_slave_sel_dec1_2_s5 (
    .F(builder_slave_sel_dec1_2_8),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_read_grant),
    .I2(main_cpu_dbus_adr[27]) 
);
defparam builder_slave_sel_dec1_2_s5.INIT=8'h40;
  LUT2 builder_slave_sel_dec1_3_s6 (
    .F(builder_slave_sel_dec1_3_9),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_3_s6.INIT=4'h1;
  LUT3 builder_slave_sel_dec1_3_s7 (
    .F(builder_slave_sel_dec1_3_10),
    .I0(main_cpu_dbus_adr[14]),
    .I1(builder_rr_read_grant),
    .I2(main_cpu_dbus_adr[29]) 
);
defparam builder_slave_sel_dec1_3_s7.INIT=8'h40;
  LUT2 builder_slave_sel_dec1_3_s8 (
    .F(builder_slave_sel_dec1_3_11),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_3_s8.INIT=4'h4;
  LUT3 builder_slave_sel_dec1_3_s9 (
    .F(builder_slave_sel_dec1_3_12),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_rr_read_grant),
    .I2(lineLoader_address[30]) 
);
defparam builder_slave_sel_dec1_3_s9.INIT=8'h10;
  LUT3 builder_slave_sel_dec1_3_s10 (
    .F(builder_slave_sel_dec1_3_13),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_read_grant),
    .I2(main_cpu_dbus_adr[28]) 
);
defparam builder_slave_sel_dec1_3_s10.INIT=8'h40;
  LUT2 n6502_s4 (
    .F(n6502_7),
    .I0(main_socbushandler_wishbone2axi1_cmd_done),
    .I1(main_socbushandler_wishbone2axi1_data_done) 
);
defparam n6502_s4.INIT=4'h8;
  LUT2 n6502_s5 (
    .F(n6502_8),
    .I0(main_socbushandler_wishbone2axi0_cmd_done),
    .I1(main_socbushandler_wishbone2axi0_data_done) 
);
defparam n6502_s5.INIT=4'h8;
  LUT3 n6782_s3 (
    .F(n6782_6),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_14),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready),
    .I2(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21) 
);
defparam n6782_s3.INIT=8'h40;
  LUT3 n6782_s4 (
    .F(n6782_7),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_16),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_16),
    .I2(n6782_13) 
);
defparam n6782_s4.INIT=8'h40;
  LUT2 n6782_s5 (
    .F(n6782_8),
    .I0(main_socbushandler_pipe_valid_source_valid),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1) 
);
defparam n6782_s5.INIT=4'h4;
  LUT4 n6782_s6 (
    .F(n6782_9),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I1(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_11),
    .I2(builder_axi2axilite_next_state_0_12),
    .I3(n6782_17) 
);
defparam n6782_s6.INIT=16'hBF00;
  LUT4 n7369_s2 (
    .F(n7369_5),
    .I0(main_tx_count[2]),
    .I1(main_tx_count[3]),
    .I2(builder_basesoc_rs232phytx_state),
    .I3(main_tx_tick) 
);
defparam n7369_s2.INIT=16'h4000;
  LUT2 n7444_s2 (
    .F(n7444_5),
    .I0(main_rx_count[1]),
    .I1(main_rx_count[0]) 
);
defparam n7444_s2.INIT=4'h4;
  LUT4 main_uart_tx_fifo_wrport_we_s4 (
    .F(main_uart_tx_fifo_wrport_we_7),
    .I0(builder_basesoc_adr[1]),
    .I1(main_uart_tx_fifo_wrport_we_8),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I3(main_uart_tx_fifo_wrport_we_9) 
);
defparam main_uart_tx_fifo_wrport_we_s4.INIT=16'h4000;
  LUT2 main_timer_zero_trigger_s3 (
    .F(main_timer_zero_trigger_6),
    .I0(main_timer_value[24]),
    .I1(main_timer_zero_trigger_8) 
);
defparam main_timer_zero_trigger_s3.INIT=4'h4;
  LUT3 main_timer_zero_trigger_s4 (
    .F(main_timer_zero_trigger_7),
    .I0(main_timer_value[16]),
    .I1(n21025_8),
    .I2(main_timer_zero_trigger_9) 
);
defparam main_timer_zero_trigger_s4.INIT=8'h40;
  LUT4 main_leds_done_s3 (
    .F(main_leds_done_6),
    .I0(main_leds_count[14]),
    .I1(main_leds_count[15]),
    .I2(main_leds_count[16]),
    .I3(main_leds_count[17]) 
);
defparam main_leds_done_s3.INIT=16'h0001;
  LUT4 main_leds_done_s4 (
    .F(main_leds_done_7),
    .I0(main_leds_count[10]),
    .I1(main_leds_count[11]),
    .I2(main_leds_count[12]),
    .I3(main_leds_count[13]) 
);
defparam main_leds_done_s4.INIT=16'h0001;
  LUT4 main_leds_done_s5 (
    .F(main_leds_done_8),
    .I0(main_leds_count[6]),
    .I1(main_leds_count[7]),
    .I2(main_leds_count[8]),
    .I3(main_leds_count[9]) 
);
defparam main_leds_done_s5.INIT=16'h0001;
  LUT4 main_leds_done_s6 (
    .F(main_leds_done_9),
    .I0(main_leds_count[18]),
    .I1(main_leds_count[19]),
    .I2(main_leds_count[20]),
    .I3(main_leds_count[21]) 
);
defparam main_leds_done_s6.INIT=16'h0001;
  LUT4 main_gpio_done_s3 (
    .F(main_gpio_done_6),
    .I0(main_gpio_count[0]),
    .I1(main_gpio_count[1]),
    .I2(main_gpio_count[2]),
    .I3(main_gpio_count[3]) 
);
defparam main_gpio_done_s3.INIT=16'h0001;
  LUT4 main_gpio_done_s4 (
    .F(main_gpio_done_7),
    .I0(main_gpio_count[16]),
    .I1(main_gpio_count[19]),
    .I2(main_gpio_count[20]),
    .I3(main_gpio_count[22]) 
);
defparam main_gpio_done_s4.INIT=16'h0001;
  LUT4 main_gpio_done_s5 (
    .F(main_gpio_done_8),
    .I0(main_gpio_count[9]),
    .I1(main_gpio_count[10]),
    .I2(main_gpio_count[12]),
    .I3(main_gpio_count[15]) 
);
defparam main_gpio_done_s5.INIT=16'h0001;
  LUT4 main_gpio_done_s6 (
    .F(main_gpio_done_9),
    .I0(main_gpio_count[4]),
    .I1(main_gpio_count[5]),
    .I2(main_gpio_count[6]),
    .I3(main_gpio_count[7]) 
);
defparam main_gpio_done_s6.INIT=16'h0001;
  LUT4 main_gpio_done_s7 (
    .F(main_gpio_done_10),
    .I0(main_gpio_count[8]),
    .I1(main_gpio_count[11]),
    .I2(main_gpio_count[13]),
    .I3(main_gpio_count[14]) 
);
defparam main_gpio_done_s7.INIT=16'h0001;
  LUT4 main_full_rate_phy_dfi_p0_cas_n_s4 (
    .F(main_full_rate_phy_dfi_p0_cas_n_7),
    .I0(main_sdram_storage[0]),
    .I1(builder_csr_bankarray_csrbank1_out0_re_7),
    .I2(n23283_9),
    .I3(builder_basesoc_axilite2csr_next_state_2_17) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s4.INIT=16'h0100;
  LUT4 main_sdram_bankmachine0_wrport_we_s3 (
    .F(main_sdram_bankmachine0_wrport_we_6),
    .I0(main_sdram_bankmachine0_level[0]),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[2]),
    .I3(main_sdram_bankmachine0_level[3]) 
);
defparam main_sdram_bankmachine0_wrport_we_s3.INIT=16'h0100;
  LUT3 main_sdram_bankmachine0_pipe_valid_sink_ready_s3 (
    .F(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(main_sdram_choose_req_ce_8) 
);
defparam main_sdram_bankmachine0_pipe_valid_sink_ready_s3.INIT=8'h10;
  LUT4 main_sdram_bankmachine1_wrport_we_s5 (
    .F(main_sdram_bankmachine1_wrport_we_8),
    .I0(main_sdram_bankmachine1_wrport_we_12),
    .I1(main_sdram_bankmachine1_wrport_we_16),
    .I2(builder_basesoc_litedramnativeportconverter_state),
    .I3(main_wishbone_bridge_cmd_addr[6]) 
);
defparam main_sdram_bankmachine1_wrport_we_s5.INIT=16'h1000;
  LUT4 main_sdram_bankmachine1_wrport_we_s7 (
    .F(main_sdram_bankmachine1_wrport_we_10),
    .I0(main_vfb_dma_source_source_last_7),
    .I1(main_vfb_dma_res_fifo_level[14]),
    .I2(main_vfb_litedramdmareader_enable_storage),
    .I3(main_vfb_dma_sink_sink_last_16) 
);
defparam main_sdram_bankmachine1_wrport_we_s7.INIT=16'h7000;
  LUT4 main_sdram_bankmachine1_wrport_we_s8 (
    .F(main_sdram_bankmachine1_wrport_we_11),
    .I0(builder_basesoc_roundrobin0_grant_9),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(main_sdram_bankmachine1_wrport_we_14),
    .I3(n13975_1) 
);
defparam main_sdram_bankmachine1_wrport_we_s8.INIT=16'h0B00;
  LUT4 main_sdram_bankmachine2_wrport_we_s4 (
    .F(main_sdram_bankmachine2_wrport_we_7),
    .I0(builder_basesoc_roundrobin3_grant_9),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(main_sdram_bankmachine1_wrport_we_16),
    .I3(builder_basesoc_roundrobin3_grant_12) 
);
defparam main_sdram_bankmachine2_wrport_we_s4.INIT=16'h0E00;
  LUT4 main_sdram_bankmachine2_wrport_we_s5 (
    .F(main_sdram_bankmachine2_wrport_we_8),
    .I0(builder_basesoc_roundrobin3_grant_9),
    .I1(builder_basesoc_roundrobin3_grant),
    .I2(builder_basesoc_roundrobin1_grant_7),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam main_sdram_bankmachine2_wrport_we_s5.INIT=16'hB0BB;
  LUT4 main_sdram_bankmachine2_wrport_we_s6 (
    .F(main_sdram_bankmachine2_wrport_we_9),
    .I0(builder_basesoc_roundrobin0_grant_9),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(n13975_1),
    .I3(n13974_1) 
);
defparam main_sdram_bankmachine2_wrport_we_s6.INIT=16'h0B00;
  LUT4 main_sdram_bankmachine3_wrport_we_s3 (
    .F(main_sdram_bankmachine3_wrport_we_6),
    .I0(main_sdram_bankmachine3_level[0]),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[2]),
    .I3(main_sdram_bankmachine3_level[3]) 
);
defparam main_sdram_bankmachine3_wrport_we_s3.INIT=16'h0100;
  LUT4 main_sdram_bankmachine3_wrport_we_s4 (
    .F(main_sdram_bankmachine3_wrport_we_7),
    .I0(builder_basesoc_roundrobin1_grant_7),
    .I1(builder_basesoc_roundrobin1_grant),
    .I2(n13974_1),
    .I3(main_sdram_bankmachine1_wrport_we_11) 
);
defparam main_sdram_bankmachine3_wrport_we_s4.INIT=16'hB000;
  LUT3 main_sdram_bankmachine3_pipe_valid_sink_ready_s4 (
    .F(main_sdram_bankmachine3_pipe_valid_sink_ready_7),
    .I0(main_sdram_time0_4_9),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready_8) 
);
defparam main_sdram_bankmachine3_pipe_valid_sink_ready_s4.INIT=8'h35;
  LUT2 main_data_port_dat_w_127_s3 (
    .F(main_data_port_dat_w_127_6),
    .I0(builder_axilite2wishbone_state[2]),
    .I1(builder_axilite2wishbone_state[0]) 
);
defparam main_data_port_dat_w_127_s3.INIT=4'h4;
  LUT2 main_data_port_dat_w_127_s4 (
    .F(main_data_port_dat_w_127_7),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]) 
);
defparam main_data_port_dat_w_127_s4.INIT=4'h4;
  LUT3 n11702_s2 (
    .F(n11702_5),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(main_sdram_bankmachine2_wrport_we_6),
    .I2(main_sdram_bankmachine2_wrport_we_4) 
);
defparam n11702_s2.INIT=8'h10;
  LUT4 n11702_s3 (
    .F(n11702_6),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(main_sdram_bankmachine1_wrport_we_6),
    .I2(main_sdram_bankmachine1_wrport_we_4),
    .I3(main_sdram_bankmachine0_wrport_we_5) 
);
defparam n11702_s3.INIT=16'h00EF;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s2 (
    .F(main_vfb_dma_fifo_syncfifo_re_5),
    .I0(main_vfb_dma_fifo_level0[6]),
    .I1(main_vfb_dma_fifo_level0[7]),
    .I2(main_vfb_dma_fifo_level0[8]),
    .I3(main_vfb_dma_fifo_level0[9]) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s2.INIT=16'h0001;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s3 (
    .F(main_vfb_dma_fifo_syncfifo_re_6),
    .I0(main_vfb_dma_fifo_level0[2]),
    .I1(main_vfb_dma_fifo_level0[3]),
    .I2(main_vfb_dma_fifo_level0[4]),
    .I3(main_vfb_dma_fifo_level0[5]) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s3.INIT=16'h0001;
  LUT2 main_vfb_dma_fifo_syncfifo_re_s4 (
    .F(main_vfb_dma_fifo_syncfifo_re_7),
    .I0(main_vfb_dma_fifo_level0[0]),
    .I1(main_vfb_dma_fifo_level0[1]) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s4.INIT=4'h1;
  LUT4 main_vfb_dma_fifo_syncfifo_re_s5 (
    .F(main_vfb_dma_fifo_syncfifo_re_8),
    .I0(main_vfb_dma_fifo_level0[10]),
    .I1(main_vfb_dma_fifo_level0[11]),
    .I2(main_vfb_dma_fifo_level0[12]),
    .I3(main_vfb_dma_fifo_level0[13]) 
);
defparam main_vfb_dma_fifo_syncfifo_re_s5.INIT=16'h0001;
  LUT4 main_vfb_cdc_cdc_graycounter0_ce_s2 (
    .F(main_vfb_cdc_cdc_graycounter0_ce_5),
    .I0(main_vfb_cdc_cdc_graycounter0_q[1]),
    .I1(main_vfb_cdc_cdc_graycounter0_q[0]),
    .I2(builder_multiregimpl11_regs1[0]),
    .I3(builder_multiregimpl11_regs1[1]) 
);
defparam main_vfb_cdc_cdc_graycounter0_ce_s2.INIT=16'h4182;
  LUT3 clk_rise_s5 (
    .F(clk_rise_8),
    .I0(storage[8]),
    .I1(clk_rise_18),
    .I2(clk_rise_19) 
);
defparam clk_rise_s5.INIT=8'h40;
  LUT2 clk_rise_s6 (
    .F(clk_rise_9),
    .I0(clk_divider1[9]),
    .I1(storage[10]) 
);
defparam clk_rise_s6.INIT=4'h6;
  LUT4 clk_rise_s9 (
    .F(clk_rise_12),
    .I0(clk_divider1[2]),
    .I1(storage[3]),
    .I2(clk_rise_23),
    .I3(clk_rise_24) 
);
defparam clk_rise_s9.INIT=16'hDFB6;
  LUT4 clk_rise_s10 (
    .F(clk_rise_13),
    .I0(clk_divider1[7]),
    .I1(storage[8]),
    .I2(clk_rise_33),
    .I3(clk_rise_26) 
);
defparam clk_rise_s10.INIT=16'h6900;
  LUT4 clk_rise_s11 (
    .F(clk_rise_14),
    .I0(clk_divider1[5]),
    .I1(storage[6]),
    .I2(clk_rise_22),
    .I3(clk_rise_27) 
);
defparam clk_rise_s11.INIT=16'h22CB;
  LUT4 clk_rise_s12 (
    .F(clk_rise_15),
    .I0(clk_divider1[10]),
    .I1(storage[11]),
    .I2(clk_rise_28),
    .I3(clk_rise_29) 
);
defparam clk_rise_s12.INIT=16'hDFB6;
  LUT4 clk_rise_s13 (
    .F(clk_rise_16),
    .I0(storage[12]),
    .I1(clk_rise_39),
    .I2(clk_divider1[12]),
    .I3(storage[13]) 
);
defparam clk_rise_s13.INIT=16'h4BB4;
  LUT4 clk_rise_s14 (
    .F(clk_rise_17),
    .I0(clk_rise_39),
    .I1(clk_rise_21),
    .I2(clk_divider1[13]),
    .I3(storage[14]) 
);
defparam clk_rise_s14.INIT=16'h8778;
  LUT4 n14702_s4 (
    .F(n14702_7),
    .I0(count[1]),
    .I1(control_storage[9]),
    .I2(count[0]),
    .I3(control_storage[8]) 
);
defparam n14702_s4.INIT=16'hF69F;
  LUT4 n14702_s6 (
    .F(n14702_9),
    .I0(control_storage[15]),
    .I1(control_storage[14]),
    .I2(control_storage[13]),
    .I3(control_storage[12]) 
);
defparam n14702_s6.INIT=16'h0001;
  LUT4 n14702_s7 (
    .F(n14702_10),
    .I0(control_storage[11]),
    .I1(control_storage[10]),
    .I2(count[2]),
    .I3(n14702_11) 
);
defparam n14702_s7.INIT=16'hD33C;
  LUT4 builder_csr_interconnect_dat_r_0_s4 (
    .F(builder_csr_interconnect_dat_r_0_7),
    .I0(builder_csr_interconnect_dat_r_0_14),
    .I1(mem_adr0[1]),
    .I2(builder_csr_interconnect_dat_r_6_8),
    .I3(builder_csr_interconnect_dat_r_0_15) 
);
defparam builder_csr_interconnect_dat_r_0_s4.INIT=16'h0D00;
  LUT4 builder_csr_interconnect_dat_r_0_s5 (
    .F(builder_csr_interconnect_dat_r_0_8),
    .I0(builder_csr_interconnect_dat_r_0_16),
    .I1(builder_csr_interconnect_dat_r_0_17),
    .I2(builder_csr_interconnect_dat_r_0_18),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_0_s5.INIT=16'h0100;
  LUT4 builder_csr_interconnect_dat_r_0_s7 (
    .F(builder_csr_interconnect_dat_r_0_10),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_0_s7.INIT=16'h000D;
  LUT2 builder_csr_interconnect_dat_r_0_s8 (
    .F(builder_csr_interconnect_dat_r_0_11),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_0_s8.INIT=4'h4;
  LUT4 builder_csr_interconnect_dat_r_0_s9 (
    .F(builder_csr_interconnect_dat_r_0_12),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[0]) 
);
defparam builder_csr_interconnect_dat_r_0_s9.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_0_s10 (
    .F(builder_csr_interconnect_dat_r_0_13),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[0]) 
);
defparam builder_csr_interconnect_dat_r_0_s10.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_1_s3 (
    .F(builder_csr_interconnect_dat_r_1_6),
    .I0(mem_adr0[5]),
    .I1(builder_csr_interconnect_dat_r_0_14),
    .I2(mem_adr0[0]),
    .I3(builder_csr_interconnect_dat_r_0_11) 
);
defparam builder_csr_interconnect_dat_r_1_s3.INIT=16'h1001;
  LUT4 builder_csr_interconnect_dat_r_1_s4 (
    .F(builder_csr_interconnect_dat_r_1_7),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[1]),
    .I3(builder_csr_interconnect_dat_r_1_11) 
);
defparam builder_csr_interconnect_dat_r_1_s4.INIT=16'h1440;
  LUT3 builder_csr_interconnect_dat_r_1_s5 (
    .F(builder_csr_interconnect_dat_r_1_8),
    .I0(builder_csr_interconnect_dat_r_1_12),
    .I1(builder_csr_interconnect_dat_r_1_13),
    .I2(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_1_s5.INIT=8'h3A;
  LUT4 builder_csr_interconnect_dat_r_1_s6 (
    .F(builder_csr_interconnect_dat_r_1_9),
    .I0(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface7_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface8_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface9_bank_bus_dat_r[1]) 
);
defparam builder_csr_interconnect_dat_r_1_s6.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_1_s7 (
    .F(builder_csr_interconnect_dat_r_1_10),
    .I0(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface5_bank_bus_dat_r[1]) 
);
defparam builder_csr_interconnect_dat_r_1_s7.INIT=16'h0001;
  LUT4 builder_csr_interconnect_dat_r_2_s5 (
    .F(builder_csr_interconnect_dat_r_2_8),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_2_s5.INIT=16'h008F;
  LUT4 builder_csr_interconnect_dat_r_2_s6 (
    .F(builder_csr_interconnect_dat_r_2_9),
    .I0(mem_adr0[4]),
    .I1(builder_csr_interconnect_dat_r_0_16),
    .I2(builder_csr_interconnect_dat_r_2_10),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_2_s6.INIT=16'h00F4;
  LUT4 builder_csr_interconnect_dat_r_3_s4 (
    .F(builder_csr_interconnect_dat_r_3_7),
    .I0(builder_csr_interconnect_dat_r_0_19),
    .I1(builder_csr_interconnect_dat_r_3_9),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s4.INIT=16'h3FF5;
  LUT3 builder_csr_interconnect_dat_r_3_s5 (
    .F(builder_csr_interconnect_dat_r_3_8),
    .I0(builder_csr_interconnect_dat_r_3_10),
    .I1(builder_csr_interconnect_dat_r_3_11),
    .I2(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_3_s5.INIT=8'h3A;
  LUT2 builder_csr_interconnect_dat_r_4_s4 (
    .F(builder_csr_interconnect_dat_r_4_7),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_4_s4.INIT=4'h1;
  LUT2 builder_csr_interconnect_dat_r_4_s5 (
    .F(builder_csr_interconnect_dat_r_4_8),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_4_s5.INIT=4'h4;
  LUT4 builder_csr_interconnect_dat_r_4_s6 (
    .F(builder_csr_interconnect_dat_r_4_9),
    .I0(builder_csr_interconnect_dat_r_4_10),
    .I1(builder_csr_interconnect_dat_r_4_11),
    .I2(builder_csr_interconnect_dat_r_4_12),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_4_s6.INIT=16'hEE0F;
  LUT4 builder_csr_interconnect_dat_r_5_s4 (
    .F(builder_csr_interconnect_dat_r_5_7),
    .I0(builder_csr_interconnect_dat_r_5_9),
    .I1(mem_adr0[5]),
    .I2(builder_csr_interconnect_dat_r_5_10),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_5_s4.INIT=16'h030D;
  LUT4 builder_csr_interconnect_dat_r_5_s5 (
    .F(builder_csr_interconnect_dat_r_5_8),
    .I0(builder_csr_interconnect_dat_r_3_9),
    .I1(builder_csr_interconnect_dat_r_5_11),
    .I2(builder_csr_interconnect_dat_r_5_12),
    .I3(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_5_s5.INIT=16'hF0EE;
  LUT4 builder_csr_interconnect_dat_r_6_s5 (
    .F(builder_csr_interconnect_dat_r_6_8),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_6_s5.INIT=16'h1000;
  LUT4 builder_csr_interconnect_dat_r_6_s6 (
    .F(builder_csr_interconnect_dat_r_6_9),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_6_s6.INIT=16'hFE3D;
  LUT4 builder_csr_interconnect_dat_r_6_s7 (
    .F(builder_csr_interconnect_dat_r_6_10),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[0]),
    .I3(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_6_s7.INIT=16'h5FCD;
  LUT3 n19210_s4 (
    .F(n19210_7),
    .I0(main_basesoc_socbushandler_cmd_done),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_axi2axilite0_state[1]) 
);
defparam n19210_s4.INIT=8'h10;
  LUT4 n19444_s3 (
    .F(n19444_6),
    .I0(main_socbushandler_cmd_done_axi2axilite1_next_value0_14),
    .I1(main_socbushandler_cmd_done_axi2axilite1_next_value0_15),
    .I2(builder_basesoc_axilitesram1_next_state_1_16),
    .I3(main_socbushandler_cmd_done) 
);
defparam n19444_s3.INIT=16'h00E0;
  LUT4 n34799_s2 (
    .F(n34799_5),
    .I0(n34799_7),
    .I1(n34799_8),
    .I2(n34799_9),
    .I3(n34799_10) 
);
defparam n34799_s2.INIT=16'h8000;
  LUT4 n34799_s3 (
    .F(n34799_6),
    .I0(n34799_11),
    .I1(n34799_12),
    .I2(n34799_13),
    .I3(n34799_14) 
);
defparam n34799_s3.INIT=16'h8000;
  LUT4 n20123_s6 (
    .F(n20123_9),
    .I0(builder_axi2axilite1_next_state_1_18),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I3(n20123_13) 
);
defparam n20123_s6.INIT=16'h0D00;
  LUT4 n20175_s3 (
    .F(n20175_6),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I1(builder_axi2axilite_next_state_0_12),
    .I2(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_11),
    .I3(builder_fsm1_state) 
);
defparam n20175_s3.INIT=16'h00BF;
  LUT4 n20175_s4 (
    .F(n20175_7),
    .I0(builder_rd_lock_counter[0]),
    .I1(builder_rd_lock_counter[1]),
    .I2(builder_rd_lock_counter[2]),
    .I3(builder_rd_lock_counter[3]) 
);
defparam n20175_s4.INIT=16'h8000;
  LUT4 n20175_s5 (
    .F(n20175_8),
    .I0(builder_rd_lock_counter[4]),
    .I1(builder_rd_lock_counter[5]),
    .I2(builder_rd_lock_counter[6]),
    .I3(builder_rd_lock_counter[7]) 
);
defparam n20175_s5.INIT=16'h8000;
  LUT4 n20287_s2 (
    .F(n20287_5),
    .I0(builder_axirequestcounter1_counter[0]),
    .I1(builder_axirequestcounter1_counter[1]),
    .I2(builder_axirequestcounter1_counter[2]),
    .I3(builder_axirequestcounter1_counter[3]) 
);
defparam n20287_s2.INIT=16'h8000;
  LUT4 n20287_s3 (
    .F(n20287_6),
    .I0(builder_axirequestcounter1_counter[4]),
    .I1(builder_axirequestcounter1_counter[5]),
    .I2(builder_axirequestcounter1_counter[6]),
    .I3(builder_axirequestcounter1_counter[7]) 
);
defparam n20287_s3.INIT=16'h8000;
  LUT4 n21007_s2 (
    .F(n21007_5),
    .I0(main_timer_value[27]),
    .I1(main_timer_value[28]),
    .I2(main_timer_value[29]),
    .I3(main_timer_value[30]) 
);
defparam n21007_s2.INIT=16'h0001;
  LUT4 n21008_s2 (
    .F(n21008_5),
    .I0(main_timer_value[27]),
    .I1(main_timer_value[28]),
    .I2(main_timer_value[29]),
    .I3(main_timer_zero_trigger_4) 
);
defparam n21008_s2.INIT=16'h0100;
  LUT4 n21009_s2 (
    .F(n21009_5),
    .I0(main_timer_value[27]),
    .I1(main_timer_value[28]),
    .I2(main_timer_zero_trigger_4),
    .I3(main_timer_value[29]) 
);
defparam n21009_s2.INIT=16'hEF10;
  LUT2 n21010_s2 (
    .F(n21010_5),
    .I0(main_timer_reload_storage[28]),
    .I1(main_timer_zero_trigger_5) 
);
defparam n21010_s2.INIT=4'h4;
  LUT4 n21012_s2 (
    .F(n21012_5),
    .I0(main_timer_value[25]),
    .I1(main_timer_zero_trigger_6),
    .I2(main_timer_zero_trigger_7),
    .I3(main_timer_value[26]) 
);
defparam n21012_s2.INIT=16'hBF40;
  LUT3 n21014_s2 (
    .F(n21014_5),
    .I0(main_timer_zero_trigger_8),
    .I1(main_timer_zero_trigger_7),
    .I2(main_timer_value[24]) 
);
defparam n21014_s2.INIT=8'h78;
  LUT4 n21015_s2 (
    .F(n21015_5),
    .I0(main_timer_value[22]),
    .I1(n21015_6),
    .I2(n21018_8),
    .I3(main_timer_value[23]) 
);
defparam n21015_s2.INIT=16'hBF40;
  LUT3 n21017_s2 (
    .F(n21017_5),
    .I0(main_timer_value[20]),
    .I1(n21018_8),
    .I2(main_timer_value[21]) 
);
defparam n21017_s2.INIT=8'hB4;
  LUT4 n21019_s2 (
    .F(n21019_5),
    .I0(main_timer_value[17]),
    .I1(main_timer_value[18]),
    .I2(main_timer_zero_trigger_7),
    .I3(main_timer_value[19]) 
);
defparam n21019_s2.INIT=16'hEF10;
  LUT3 n21022_s2 (
    .F(n21022_5),
    .I0(n21025_8),
    .I1(main_timer_zero_trigger_9),
    .I2(main_timer_value[16]) 
);
defparam n21022_s2.INIT=8'h78;
  LUT2 n21024_s2 (
    .F(n21024_5),
    .I0(main_timer_value[13]),
    .I1(n21025_8) 
);
defparam n21024_s2.INIT=4'h4;
  LUT4 n21026_s2 (
    .F(n21026_5),
    .I0(main_timer_value[10]),
    .I1(main_timer_value[11]),
    .I2(n21032_5),
    .I3(n21026_6) 
);
defparam n21026_s2.INIT=16'h1000;
  LUT4 n21027_s2 (
    .F(n21027_5),
    .I0(main_timer_value[10]),
    .I1(n21032_5),
    .I2(n21026_6),
    .I3(main_timer_value[11]) 
);
defparam n21027_s2.INIT=16'hBF40;
  LUT3 n21028_s2 (
    .F(n21028_5),
    .I0(n21032_5),
    .I1(n21026_6),
    .I2(main_timer_value[10]) 
);
defparam n21028_s2.INIT=8'h78;
  LUT4 n21029_s2 (
    .F(n21029_5),
    .I0(main_timer_value[7]),
    .I1(main_timer_value[8]),
    .I2(n21031_7),
    .I3(main_timer_value[9]) 
);
defparam n21029_s2.INIT=16'hEF10;
  LUT3 n21030_s2 (
    .F(n21030_5),
    .I0(main_timer_value[7]),
    .I1(n21031_7),
    .I2(main_timer_value[8]) 
);
defparam n21030_s2.INIT=8'hB4;
  LUT3 n21032_s2 (
    .F(n21032_5),
    .I0(main_timer_value[4]),
    .I1(main_timer_value[5]),
    .I2(n21034_5) 
);
defparam n21032_s2.INIT=8'h10;
  LUT2 n21033_s2 (
    .F(n21033_5),
    .I0(main_timer_value[4]),
    .I1(n21034_5) 
);
defparam n21033_s2.INIT=4'h4;
  LUT4 n21034_s2 (
    .F(n21034_5),
    .I0(main_timer_value[0]),
    .I1(main_timer_value[1]),
    .I2(main_timer_value[2]),
    .I3(main_timer_value[3]) 
);
defparam n21034_s2.INIT=16'h0001;
  LUT2 n21036_s2 (
    .F(n21036_5),
    .I0(main_timer_value[0]),
    .I1(main_timer_value[1]) 
);
defparam n21036_s2.INIT=4'h1;
  LUT4 n21145_s2 (
    .F(n21145_5),
    .I0(main_watchdog_remaining_status[23]),
    .I1(main_watchdog_remaining_status[24]),
    .I2(main_watchdog_remaining_status[25]),
    .I3(main_watchdog_remaining_status[26]) 
);
defparam n21145_s2.INIT=16'h0001;
  LUT2 n21150_s2 (
    .F(n21150_5),
    .I0(main_watchdog_remaining_status[13]),
    .I1(n21150_7) 
);
defparam n21150_s2.INIT=4'h4;
  LUT4 n22212_s5 (
    .F(n22212_8),
    .I0(n22212_10),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I3(n22212_11) 
);
defparam n22212_s5.INIT=16'h4000;
  LUT4 n35031_s3 (
    .F(n35031_6),
    .I0(clk_divider1[14]),
    .I1(storage[14]),
    .I2(n35031_44),
    .I3(n35031_10) 
);
defparam n35031_s3.INIT=16'hDFB6;
  LUT4 n35031_s4 (
    .F(n35031_7),
    .I0(n35031_11),
    .I1(n35031_12),
    .I2(n35031_13),
    .I3(n35031_14) 
);
defparam n35031_s4.INIT=16'h4000;
  LUT4 n35031_s5 (
    .F(n35031_8),
    .I0(clk_divider1[13]),
    .I1(storage[13]),
    .I2(n35031_15),
    .I3(n35031_16) 
);
defparam n35031_s5.INIT=16'h6900;
  LUT2 n22234_s4 (
    .F(n22234_7),
    .I0(main_sdram_tccdcon_ready),
    .I1(builder_sync_rhs_self0_0_12) 
);
defparam n22234_s4.INIT=4'h8;
  LUT2 n22234_s5 (
    .F(n22234_8),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(n22212_9) 
);
defparam n22234_s5.INIT=4'h4;
  LUT3 n22234_s6 (
    .F(n22234_9),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_bankmachine0_next_state_1_25),
    .I2(n22148_8) 
);
defparam n22234_s6.INIT=8'h10;
  LUT3 n22245_s3 (
    .F(n22245_6),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(n22148_8),
    .I2(builder_basesoc_roundrobin0_grant) 
);
defparam n22245_s3.INIT=8'h40;
  LUT4 builder_axi2axilite0_next_state_1_s12 (
    .F(builder_axi2axilite0_next_state_1_18),
    .I0(builder_slave_sel_dec0_0_4),
    .I1(builder_slave_sel_dec0_0_5),
    .I2(builder_slave_sel_reg0[0]),
    .I3(builder_axirequestcounter0_empty) 
);
defparam builder_axi2axilite0_next_state_1_s12.INIT=16'hEE0F;
  LUT4 builder_axi2axilite0_next_state_0_s8 (
    .F(builder_axi2axilite0_next_state_0_13),
    .I0(builder_slave_sel_dec1_0_4),
    .I1(builder_slave_sel_dec1_0_5),
    .I2(builder_slave_sel_reg1[0]),
    .I3(builder_axirequestcounter1_empty) 
);
defparam builder_axi2axilite0_next_state_0_s8.INIT=16'hEE0F;
  LUT4 builder_axi2axilite0_next_state_0_s9 (
    .F(builder_axi2axilite0_next_state_0_14),
    .I0(builder_wishbone2axi1_state_1_9),
    .I1(builder_wishbone2axi0_next_state_0_14),
    .I2(main_basesoc_socbushandler_cmd_done),
    .I3(main_basesoc_ram_bus_r_valid) 
);
defparam builder_axi2axilite0_next_state_0_s9.INIT=16'hE000;
  LUT2 main_socbushandler_cmd_done_axi2axilite1_next_value0_s8 (
    .F(main_socbushandler_cmd_done_axi2axilite1_next_value0_14),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]) 
);
defparam main_socbushandler_cmd_done_axi2axilite1_next_value0_s8.INIT=4'h4;
  LUT2 main_socbushandler_cmd_done_axi2axilite1_next_value0_s9 (
    .F(main_socbushandler_cmd_done_axi2axilite1_next_value0_15),
    .I0(builder_axi2axilite1_state[1]),
    .I1(builder_axi2axilite1_state[0]) 
);
defparam main_socbushandler_cmd_done_axi2axilite1_next_value0_s9.INIT=4'h4;
  LUT3 builder_axi2axilite2_next_state_1_s11 (
    .F(builder_axi2axilite2_next_state_1_17),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I1(builder_slave_sel_dec0_1_5),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_24) 
);
defparam builder_axi2axilite2_next_state_1_s11.INIT=8'h07;
  LUT2 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s10 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_16),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s10.INIT=4'h8;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s12 (
    .F(builder_basesoc_bankmachine0_next_state_2_17),
    .I0(n8592_3),
    .I1(builder_basesoc_bankmachine0_next_state_1_27),
    .I2(main_sdram_bankmachine0_row_opened),
    .I3(builder_basesoc_bankmachine0_next_state_2_21) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s12.INIT=16'hEF00;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s13 (
    .F(builder_basesoc_bankmachine0_next_state_2_18),
    .I0(builder_basesoc_bankmachine0_state[1]),
    .I1(builder_basesoc_bankmachine0_state[0]),
    .I2(builder_basesoc_bankmachine1_next_state_0_23),
    .I3(builder_basesoc_bankmachine0_state[2]) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s13.INIT=16'hFE00;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s18 (
    .F(builder_basesoc_bankmachine0_next_state_1_26),
    .I0(n8592_3),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine0_row_opened) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s18.INIT=16'hB303;
  LUT3 builder_basesoc_bankmachine0_next_state_1_s19 (
    .F(builder_basesoc_bankmachine0_next_state_1_27),
    .I0(n22148_7),
    .I1(main_sdram_bankmachine0_pipe_valid_sink_ready_6),
    .I2(builder_basesoc_bankmachine0_next_state_1_28) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s19.INIT=8'h40;
  LUT4 builder_basesoc_bankmachine0_next_state_0_s15 (
    .F(builder_basesoc_bankmachine0_next_state_0_22),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_next_state_1_27),
    .I3(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine0_next_state_0_s15.INIT=16'h0B00;
  LUT4 builder_basesoc_bankmachine1_next_state_2_s12 (
    .F(builder_basesoc_bankmachine1_next_state_2_17),
    .I0(builder_basesoc_bankmachine1_next_state_0_21),
    .I1(builder_basesoc_bankmachine1_next_state_0_26),
    .I2(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I3(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine1_next_state_2_s12.INIT=16'hB000;
  LUT4 builder_basesoc_bankmachine1_next_state_1_s18 (
    .F(builder_basesoc_bankmachine1_next_state_1_26),
    .I0(n9006_3),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine1_row_opened) 
);
defparam builder_basesoc_bankmachine1_next_state_1_s18.INIT=16'hB303;
  LUT4 builder_basesoc_bankmachine1_next_state_0_s18 (
    .F(builder_basesoc_bankmachine1_next_state_0_25),
    .I0(n35249_4),
    .I1(n9043_2),
    .I2(main_sdram_bankmachine1_syncfifo1_readable),
    .I3(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s18.INIT=16'h8000;
  LUT2 builder_basesoc_bankmachine1_next_state_0_s19 (
    .F(builder_basesoc_bankmachine1_next_state_0_26),
    .I0(n9006_3),
    .I1(main_sdram_bankmachine1_row_opened) 
);
defparam builder_basesoc_bankmachine1_next_state_0_s19.INIT=4'h4;
  LUT2 builder_basesoc_bankmachine2_next_state_2_s14 (
    .F(builder_basesoc_bankmachine2_next_state_2_19),
    .I0(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(builder_basesoc_bankmachine2_next_state_2_22) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s14.INIT=4'h8;
  LUT2 builder_basesoc_bankmachine2_next_state_2_s15 (
    .F(builder_basesoc_bankmachine2_next_state_2_20),
    .I0(n9420_3),
    .I1(main_sdram_bankmachine2_row_opened) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s15.INIT=4'h4;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s16 (
    .F(builder_basesoc_bankmachine2_next_state_2_21),
    .I0(builder_basesoc_bankmachine1_next_state_0_23),
    .I1(builder_basesoc_bankmachine2_state[0]),
    .I2(builder_basesoc_bankmachine2_state[2]),
    .I3(builder_basesoc_bankmachine2_state[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s16.INIT=16'h000E;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s20 (
    .F(builder_basesoc_bankmachine2_next_state_1_28),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[0]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s20.INIT=16'h0FFB;
  LUT4 builder_basesoc_bankmachine2_next_state_0_s15 (
    .F(builder_basesoc_bankmachine2_next_state_0_22),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(builder_basesoc_bankmachine2_next_state_2_20),
    .I2(builder_basesoc_bankmachine1_next_state_0_23),
    .I3(main_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s15.INIT=16'h1000;
  LUT3 builder_basesoc_bankmachine2_next_state_0_s16 (
    .F(builder_basesoc_bankmachine2_next_state_0_23),
    .I0(builder_basesoc_bankmachine2_state[2]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine2_next_state_0_s16.INIT=8'hB0;
  LUT2 builder_basesoc_bankmachine3_next_state_2_s13 (
    .F(builder_basesoc_bankmachine3_next_state_2_18),
    .I0(builder_basesoc_bankmachine3_state[1]),
    .I1(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s13.INIT=4'h1;
  LUT2 builder_basesoc_bankmachine3_next_state_2_s14 (
    .F(builder_basesoc_bankmachine3_next_state_2_19),
    .I0(builder_basesoc_bankmachine3_state[0]),
    .I1(builder_basesoc_bankmachine3_state[1]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s14.INIT=4'h1;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s15 (
    .F(builder_basesoc_bankmachine3_next_state_2_20),
    .I0(builder_basesoc_bankmachine3_next_state_1_26),
    .I1(builder_basesoc_bankmachine3_next_state_2_21),
    .I2(builder_basesoc_bankmachine3_next_state_2_27),
    .I3(builder_basesoc_bankmachine3_next_state_2_23) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s15.INIT=16'h004F;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s17 (
    .F(builder_basesoc_bankmachine3_next_state_1_25),
    .I0(n9834_3),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine3_row_opened) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s17.INIT=16'hB303;
  LUT3 builder_basesoc_bankmachine3_next_state_1_s18 (
    .F(builder_basesoc_bankmachine3_next_state_1_26),
    .I0(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I2(builder_basesoc_bankmachine3_next_state_1_27) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s18.INIT=8'h80;
  LUT3 builder_basesoc_bankmachine3_next_state_0_s15 (
    .F(builder_basesoc_bankmachine3_next_state_0_22),
    .I0(builder_basesoc_bankmachine3_state[0]),
    .I1(builder_basesoc_bankmachine3_state[2]),
    .I2(builder_basesoc_bankmachine1_next_state_0_23) 
);
defparam builder_basesoc_bankmachine3_next_state_0_s15.INIT=8'h80;
  LUT3 builder_sync_rhs_self1_10_s7 (
    .F(builder_sync_rhs_self1_10_12),
    .I0(builder_sync_rhs_self8_10_10),
    .I1(builder_sync_rhs_self8_10_11),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_10_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self1_10_s8 (
    .F(builder_sync_rhs_self1_10_13),
    .I0(builder_sync_rhs_self8_10_12),
    .I1(builder_sync_rhs_self8_10_13),
    .I2(main_sdram_choose_req_grant[1]) 
);
defparam builder_sync_rhs_self1_10_s8.INIT=8'h35;
  LUT4 builder_wr_timer_count_19_s5 (
    .F(builder_wr_timer_count_19_9),
    .I0(builder_wr_timer_count[0]),
    .I1(builder_wr_timer_count[1]),
    .I2(builder_wr_timer_count[2]),
    .I3(builder_wr_timer_count[3]) 
);
defparam builder_wr_timer_count_19_s5.INIT=16'h0001;
  LUT4 builder_wr_timer_count_19_s6 (
    .F(builder_wr_timer_count_19_10),
    .I0(builder_wr_timer_count[12]),
    .I1(builder_wr_timer_count[13]),
    .I2(builder_wr_timer_count[14]),
    .I3(builder_wr_timer_count[15]) 
);
defparam builder_wr_timer_count_19_s6.INIT=16'h0001;
  LUT4 builder_wr_timer_count_19_s7 (
    .F(builder_wr_timer_count_19_11),
    .I0(builder_wr_timer_count[16]),
    .I1(builder_wr_timer_count[17]),
    .I2(builder_wr_timer_count[18]),
    .I3(builder_wr_timer_count[19]) 
);
defparam builder_wr_timer_count_19_s7.INIT=16'h0001;
  LUT4 builder_wr_timer_count_19_s8 (
    .F(builder_wr_timer_count_19_12),
    .I0(builder_wr_timer_count[4]),
    .I1(builder_wr_timer_count[5]),
    .I2(builder_wr_timer_count[6]),
    .I3(builder_wr_timer_count[7]) 
);
defparam builder_wr_timer_count_19_s8.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s5 (
    .F(builder_rd_timer_count_19_9),
    .I0(builder_rd_timer_count[0]),
    .I1(builder_rd_timer_count[1]),
    .I2(builder_rd_timer_count[2]),
    .I3(builder_rd_timer_count[3]) 
);
defparam builder_rd_timer_count_19_s5.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s6 (
    .F(builder_rd_timer_count_19_10),
    .I0(builder_rd_timer_count[12]),
    .I1(builder_rd_timer_count[13]),
    .I2(builder_rd_timer_count[14]),
    .I3(builder_rd_timer_count[15]) 
);
defparam builder_rd_timer_count_19_s6.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s7 (
    .F(builder_rd_timer_count_19_11),
    .I0(builder_rd_timer_count[16]),
    .I1(builder_rd_timer_count[17]),
    .I2(builder_rd_timer_count[18]),
    .I3(builder_rd_timer_count[19]) 
);
defparam builder_rd_timer_count_19_s7.INIT=16'h0001;
  LUT4 builder_rd_timer_count_19_s8 (
    .F(builder_rd_timer_count_19_12),
    .I0(builder_rd_timer_count[4]),
    .I1(builder_rd_timer_count[5]),
    .I2(builder_rd_timer_count[6]),
    .I3(builder_rd_timer_count[7]) 
);
defparam builder_rd_timer_count_19_s8.INIT=16'h0001;
  LUT4 n25052_s3 (
    .F(n25052_6),
    .I0(main_sdram_timer_count1[5]),
    .I1(main_sdram_timer_count1[6]),
    .I2(main_sdram_timer_count1[7]),
    .I3(main_sdram_timer_count1[8]) 
);
defparam n25052_s3.INIT=16'h0001;
  LUT4 n25052_s4 (
    .F(n25052_7),
    .I0(main_sdram_timer_count1[0]),
    .I1(main_sdram_timer_count1[1]),
    .I2(main_sdram_timer_count1[2]),
    .I3(main_sdram_timer_count1[3]) 
);
defparam n25052_s4.INIT=16'h0001;
  LUT3 n25045_s4 (
    .F(n25045_7),
    .I0(builder_basesoc_bankmachine0_state[1]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam n25045_s4.INIT=8'h35;
  LUT3 n25045_s5 (
    .F(n25045_8),
    .I0(builder_basesoc_bankmachine3_state[1]),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(main_sdram_choose_cmd_grant[1]) 
);
defparam n25045_s5.INIT=8'hAC;
  LUT2 n23191_s3 (
    .F(n23191_6),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[0]) 
);
defparam n23191_s3.INIT=4'h4;
  LUT2 n23430_s3 (
    .F(n23430_6),
    .I0(builder_basesoc_adr[0]),
    .I1(builder_basesoc_adr[2]) 
);
defparam n23430_s3.INIT=4'h4;
  LUT4 main_rx_phase_31_s7 (
    .F(main_rx_phase_31_12),
    .I0(main_rx_phase[24]),
    .I1(main_rx_phase[25]),
    .I2(main_rx_phase[28]),
    .I3(n20761_9) 
);
defparam main_rx_phase_31_s7.INIT=16'h8000;
  LUT2 builder_rr_write_grant_s7 (
    .F(builder_rr_write_grant_11),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_axi2axilite0_state[1]) 
);
defparam builder_rr_write_grant_s7.INIT=4'h8;
  LUT4 builder_rr_write_grant_s8 (
    .F(builder_rr_write_grant_12),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_7),
    .I1(builder_slave_sel_dec0_1_5),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_24),
    .I3(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_16) 
);
defparam builder_rr_write_grant_s8.INIT=16'hF800;
  LUT4 builder_rr_write_grant_s9 (
    .F(builder_rr_write_grant_13),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_fsm0_state) 
);
defparam builder_rr_write_grant_s9.INIT=16'h00BF;
  LUT3 builder_rr_read_grant_s6 (
    .F(builder_rr_read_grant_10),
    .I0(main_socbushandler_wishbone2axi0_cmd_done),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_wishbone2axi0_state[1]) 
);
defparam builder_rr_read_grant_s6.INIT=8'h10;
  LUT4 builder_rr_read_grant_s7 (
    .F(builder_rr_read_grant_11),
    .I0(builder_rd_lock_counter[0]),
    .I1(builder_rd_lock_counter[1]),
    .I2(builder_rd_lock_counter[2]),
    .I3(builder_rd_lock_counter[3]) 
);
defparam builder_rr_read_grant_s7.INIT=16'h0001;
  LUT4 builder_rr_read_grant_s8 (
    .F(builder_rr_read_grant_12),
    .I0(builder_rd_lock_counter[4]),
    .I1(builder_rd_lock_counter[5]),
    .I2(builder_rd_lock_counter[6]),
    .I3(builder_rd_lock_counter[7]) 
);
defparam builder_rr_read_grant_s8.INIT=16'h0001;
  LUT4 builder_wr_lock_counter_7_s7 (
    .F(builder_wr_lock_counter_7_11),
    .I0(builder_wr_lock_counter[0]),
    .I1(builder_wr_lock_counter[1]),
    .I2(builder_wr_lock_counter[2]),
    .I3(builder_wr_lock_counter[3]) 
);
defparam builder_wr_lock_counter_7_s7.INIT=16'h0001;
  LUT4 builder_wr_lock_counter_7_s8 (
    .F(builder_wr_lock_counter_7_12),
    .I0(builder_wr_lock_counter[4]),
    .I1(builder_wr_lock_counter[5]),
    .I2(builder_wr_lock_counter[6]),
    .I3(builder_wr_lock_counter[7]) 
);
defparam builder_wr_lock_counter_7_s8.INIT=16'h0001;
  LUT4 builder_rd_lock_counter_7_s8 (
    .F(builder_rd_lock_counter_7_12),
    .I0(builder_basesoc_axilite2csr_next_state_1_21),
    .I1(builder_rd_lock_counter_7_18),
    .I2(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I3(builder_axi2axilite1_next_state_0_16) 
);
defparam builder_rd_lock_counter_7_s8.INIT=16'hB0BB;
  LUT3 builder_rd_lock_counter_7_s9 (
    .F(builder_rd_lock_counter_7_13),
    .I0(builder_axilite2wishbone_next_state_1_26),
    .I1(main_bridge_axi2axi_lite_cmd_done),
    .I2(builder_fsm1_state) 
);
defparam builder_rd_lock_counter_7_s9.INIT=8'h07;
  LUT3 builder_basesoc_roundrobin0_grant_s7 (
    .F(builder_basesoc_roundrobin0_grant_11),
    .I0(n13975_1),
    .I1(n13974_1),
    .I2(main_sdram_bankmachine1_wrport_we_14) 
);
defparam builder_basesoc_roundrobin0_grant_s7.INIT=8'h01;
  LUT3 builder_basesoc_fsm_state_1_s5 (
    .F(builder_basesoc_fsm_state_1_10),
    .I0(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .I1(main_wishbone_bridge_wdata_converter_converter_mux[1]),
    .I2(n22286_5) 
);
defparam builder_basesoc_fsm_state_1_s5.INIT=8'h80;
  LUT2 builder_axilite2wishbone_next_state_2_s13 (
    .F(builder_axilite2wishbone_next_state_2_17),
    .I0(builder_axi2axilite_state[1]),
    .I1(builder_axi2axilite_state[0]) 
);
defparam builder_axilite2wishbone_next_state_2_s13.INIT=4'h4;
  LUT4 builder_axilite2wishbone_next_state_1_s16 (
    .F(builder_axilite2wishbone_next_state_1_20),
    .I0(builder_slave_sel_dec1_0_7),
    .I1(builder_axirequestcounter1_empty),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_30_15),
    .I3(builder_slave_sel_dec1_2_5) 
);
defparam builder_axilite2wishbone_next_state_1_s16.INIT=16'h8000;
  LUT4 builder_axilite2wishbone_next_state_1_s18 (
    .F(builder_axilite2wishbone_next_state_1_22),
    .I0(builder_basesoc_fullmemorywe_state[1]),
    .I1(n11485_3),
    .I2(builder_basesoc_fullmemorywe_state[0]),
    .I3(builder_axilite2wishbone_state[1]) 
);
defparam builder_axilite2wishbone_next_state_1_s18.INIT=16'hEF10;
  LUT4 builder_axilite2wishbone_next_state_1_s19 (
    .F(builder_axilite2wishbone_next_state_1_23),
    .I0(builder_axilite2wishbone_state[0]),
    .I1(builder_axilite2wishbone_state[2]),
    .I2(main_data_port_dat_w_127_7),
    .I3(builder_axilite2wishbone_next_state_2_24) 
);
defparam builder_axilite2wishbone_next_state_1_s19.INIT=16'h9000;
  LUT4 builder_axilite2wishbone_next_state_1_s20 (
    .F(builder_axilite2wishbone_next_state_1_24),
    .I0(builder_axilite2wishbone_next_state_2_24),
    .I1(builder_axilite2wishbone_next_state_2_17),
    .I2(builder_axilite2wishbone_state[1]),
    .I3(builder_axilite2wishbone_state[2]) 
);
defparam builder_axilite2wishbone_next_state_1_s20.INIT=16'h7000;
  LUT4 builder_basesoc_multiplexer_next_state_2_s16 (
    .F(builder_basesoc_multiplexer_next_state_2_20),
    .I0(main_sdram_bankmachine0_twtpcon_ready),
    .I1(main_sdram_bankmachine1_twtpcon_ready),
    .I2(main_sdram_bankmachine2_twtpcon_ready),
    .I3(main_sdram_bankmachine3_twtpcon_ready) 
);
defparam builder_basesoc_multiplexer_next_state_2_s16.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_2_s17 (
    .F(builder_basesoc_multiplexer_next_state_2_21),
    .I0(builder_basesoc_bankmachine0_state[2]),
    .I1(builder_basesoc_bankmachine1_state[2]),
    .I2(builder_basesoc_bankmachine2_state[2]),
    .I3(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_multiplexer_next_state_2_s17.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_2_s19 (
    .F(builder_basesoc_multiplexer_next_state_2_23),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine1_state[0]),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam builder_basesoc_multiplexer_next_state_2_s19.INIT=16'h0001;
  LUT3 builder_basesoc_axilite2csr_next_state_1_s14 (
    .F(builder_basesoc_axilite2csr_next_state_1_18),
    .I0(builder_basesoc_socbushandler_cmd_done),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s14.INIT=8'h14;
  LUT2 builder_basesoc_axilite2csr_next_state_1_s15 (
    .F(builder_basesoc_axilite2csr_next_state_1_19),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s15.INIT=4'h4;
  LUT3 builder_basesoc_axilite2csr_next_state_1_s17 (
    .F(builder_basesoc_axilite2csr_next_state_1_21),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_10),
    .I1(builder_slave_sel_dec1_1_6),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_26) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s17.INIT=8'h07;
  LUT3 n23117_s8 (
    .F(n23117_12),
    .I0(builder_basesoc_adr[3]),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I2(main_uart_tx_fifo_wrport_we_9) 
);
defparam n23117_s8.INIT=8'h40;
  LUT4 n23260_s12 (
    .F(n23260_16),
    .I0(main_sdram_phaseinjector0_address_storage[11]),
    .I1(builder_basesoc_adr[1]),
    .I2(n23191_6),
    .I3(n23588_19) 
);
defparam n23260_s12.INIT=16'h8000;
  LUT4 n23260_s13 (
    .F(n23260_17),
    .I0(main_sdram_phaseinjector1_address_storage[11]),
    .I1(n23270_24),
    .I2(main_sdram_phaseinjector1_wrdata_storage[11]),
    .I3(n23266_19) 
);
defparam n23260_s13.INIT=16'h0777;
  LUT3 n23262_s13 (
    .F(n23262_17),
    .I0(builder_basesoc_adr[3]),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I2(main_uart_tx_fifo_wrport_we_9) 
);
defparam n23262_s13.INIT=8'h80;
  LUT4 n23262_s14 (
    .F(n23262_18),
    .I0(main_uart_tx_fifo_wrport_we_7),
    .I1(n23262_23),
    .I2(main_sdram_phaseinjector0_address_storage[10]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23262_s14.INIT=16'h0777;
  LUT4 n23264_s11 (
    .F(n23264_15),
    .I0(builder_basesoc_adr[3]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[9]),
    .I2(main_uart_tx_fifo_wrport_we_7),
    .I3(n23272_19) 
);
defparam n23264_s11.INIT=16'h4000;
  LUT4 n23264_s12 (
    .F(n23264_16),
    .I0(main_sdram_phaseinjector0_address_storage[9]),
    .I1(builder_basesoc_adr[1]),
    .I2(n23191_6),
    .I3(n23588_19) 
);
defparam n23264_s12.INIT=16'h8000;
  LUT4 n23266_s12 (
    .F(n23266_16),
    .I0(builder_basesoc_adr[3]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[8]),
    .I2(main_uart_tx_fifo_wrport_we_7),
    .I3(n23272_19) 
);
defparam n23266_s12.INIT=16'h4000;
  LUT4 n23266_s13 (
    .F(n23266_17),
    .I0(main_sdram_phaseinjector0_address_storage[8]),
    .I1(builder_basesoc_adr[1]),
    .I2(n23191_6),
    .I3(n23588_19) 
);
defparam n23266_s13.INIT=16'h8000;
  LUT4 n23268_s15 (
    .F(n23268_19),
    .I0(main_sdram_phaseinjector0_command_storage[7]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[7]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23268_s15.INIT=16'hCA00;
  LUT2 n23268_s16 (
    .F(n23268_20),
    .I0(builder_basesoc_adr[3]),
    .I1(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23268_s16.INIT=4'h4;
  LUT4 n23270_s15 (
    .F(n23270_19),
    .I0(n23191_8),
    .I1(main_sdram_phaseinjector0_command_storage[6]),
    .I2(main_sdram_phaseinjector0_address_storage[6]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23270_s15.INIT=16'h0777;
  LUT4 n23270_s16 (
    .F(n23270_20),
    .I0(n23262_25),
    .I1(main_sdram_phaseinjector1_rddata_status[6]),
    .I2(main_sdram_phaseinjector0_wrdata_storage[6]),
    .I3(n23274_22) 
);
defparam n23270_s16.INIT=16'h0777;
  LUT4 n23272_s14 (
    .F(n23272_18),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(main_sdram_phaseinjector1_command_storage[5]),
    .I3(n23272_21) 
);
defparam n23272_s14.INIT=16'h007F;
  LUT2 n23272_s15 (
    .F(n23272_19),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[0]) 
);
defparam n23272_s15.INIT=4'h8;
  LUT4 n23272_s16 (
    .F(n23272_20),
    .I0(main_sdram_phaseinjector0_address_storage[5]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_sdram_phaseinjector0_rddata_status[5]),
    .I3(n23260_19) 
);
defparam n23272_s16.INIT=16'h0777;
  LUT3 n23274_s14 (
    .F(n23274_18),
    .I0(n23274_20),
    .I1(n23262_17),
    .I2(n23262_21) 
);
defparam n23274_s14.INIT=8'h40;
  LUT4 n23274_s15 (
    .F(n23274_19),
    .I0(n23191_8),
    .I1(main_sdram_phaseinjector0_command_storage[4]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[4]),
    .I3(n23266_19) 
);
defparam n23274_s15.INIT=16'h0777;
  LUT4 n23276_s15 (
    .F(n23276_19),
    .I0(main_sdram_phaseinjector0_command_storage[3]),
    .I1(main_sdram_phaseinjector0_address_storage[3]),
    .I2(builder_basesoc_adr[1]),
    .I3(n23278_23) 
);
defparam n23276_s15.INIT=16'hCA00;
  LUT4 n23276_s16 (
    .F(n23276_20),
    .I0(n23260_19),
    .I1(main_sdram_phaseinjector0_rddata_status[3]),
    .I2(main_sdram_phaseinjector1_wrdata_storage[3]),
    .I3(n23266_19) 
);
defparam n23276_s16.INIT=16'h0777;
  LUT3 n23278_s16 (
    .F(n23278_20),
    .I0(main_sdram_phaseinjector0_command_storage[2]),
    .I1(main_sdram_phaseinjector0_address_storage[2]),
    .I2(builder_basesoc_adr[1]) 
);
defparam n23278_s16.INIT=8'hCA;
  LUT2 n23280_s20 (
    .F(n23280_24),
    .I0(n23280_26),
    .I1(n23280_27) 
);
defparam n23280_s20.INIT=4'h8;
  LUT4 n23280_s21 (
    .F(n23280_25),
    .I0(main_sdram_phaseinjector1_address_storage[1]),
    .I1(main_sdram_phaseinjector1_rddata_status[1]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23280_s21.INIT=16'hF53F;
  LUT4 n23282_s18 (
    .F(n23282_22),
    .I0(main_sdram_phaseinjector0_address_storage[0]),
    .I1(main_sdram_phaseinjector0_rddata_status[0]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23282_s18.INIT=16'hF53F;
  LUT4 n23282_s20 (
    .F(n23282_24),
    .I0(main_sdram_phaseinjector0_command_storage[0]),
    .I1(main_sdram_storage[0]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23282_s20.INIT=16'h0A0C;
  LUT4 n23282_s21 (
    .F(n23282_25),
    .I0(main_sdram_phaseinjector0_baddress_storage[0]),
    .I1(main_sdram_phaseinjector1_rddata_status[0]),
    .I2(builder_basesoc_adr[3]),
    .I3(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23282_s21.INIT=16'hCA00;
  LUT4 n23429_s12 (
    .F(n23429_16),
    .I0(builder_basesoc_adr[3]),
    .I1(loopback_storage),
    .I2(main_uart_tx_fifo_wrport_we_7),
    .I3(n23272_19) 
);
defparam n23429_s12.INIT=16'h4000;
  LUT4 n23429_s13 (
    .F(n23429_17),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(mosi_latch),
    .I3(n23191_8) 
);
defparam n23429_s13.INIT=16'h0100;
  LUT4 n23429_s14 (
    .F(n23429_18),
    .I0(n23260_19),
    .I1(storage[0]),
    .I2(cs_storage[0]),
    .I3(n23718_25) 
);
defparam n23429_s14.INIT=16'h0777;
  LUT3 n23588_s13 (
    .F(n23588_17),
    .I0(n23588_20),
    .I1(n23588_21),
    .I2(builder_basesoc_adr[2]) 
);
defparam n23588_s13.INIT=8'h3A;
  LUT4 n23588_s14 (
    .F(n23588_18),
    .I0(main_timer_update_value_storage),
    .I1(main_timer_enable_storage),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[1]) 
);
defparam n23588_s14.INIT=16'hCA00;
  LUT4 n23588_s15 (
    .F(n23588_19),
    .I0(builder_basesoc_adr[3]),
    .I1(main_uart_tx_fifo_wrport_we_8),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I3(main_uart_tx_fifo_wrport_we_9) 
);
defparam n23588_s15.INIT=16'h4000;
  LUT2 n23807_s13 (
    .F(n23807_17),
    .I0(builder_basesoc_litedramdmareader_state[0]),
    .I1(builder_basesoc_litedramdmareader_state[1]) 
);
defparam n23807_s13.INIT=4'h4;
  LUT4 n23930_s14 (
    .F(n23930_18),
    .I0(main_vtg_hsync_end_storage[11]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_vtg_hscan_storage[11]),
    .I3(n23430_8) 
);
defparam n23930_s14.INIT=16'h0777;
  LUT4 n23930_s15 (
    .F(n23930_19),
    .I0(main_vtg_vsync_end_storage[11]),
    .I1(n23940_22),
    .I2(main_vtg_vscan_storage[11]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23930_s15.INIT=16'h0777;
  LUT4 n23932_s15 (
    .F(n23932_19),
    .I0(main_vtg_hsync_start_storage[10]),
    .I1(main_vtg_vsync_start_storage[10]),
    .I2(builder_basesoc_adr[0]),
    .I3(builder_basesoc_adr[2]) 
);
defparam n23932_s15.INIT=16'h0C0A;
  LUT4 n23934_s14 (
    .F(n23934_18),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(main_vtg_vsync_start_storage[9]),
    .I3(n23934_20) 
);
defparam n23934_s14.INIT=16'h007F;
  LUT4 n23934_s15 (
    .F(n23934_19),
    .I0(main_vtg_vsync_end_storage[9]),
    .I1(n23940_22),
    .I2(main_vtg_vscan_storage[9]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23934_s15.INIT=16'h0777;
  LUT4 n23936_s14 (
    .F(n23936_18),
    .I0(main_vtg_hsync_end_storage[8]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_vtg_hscan_storage[8]),
    .I3(n23430_8) 
);
defparam n23936_s14.INIT=16'h0777;
  LUT4 n23936_s15 (
    .F(n23936_19),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[8]),
    .I2(main_vtg_vsync_end_storage[8]),
    .I3(n23940_22) 
);
defparam n23936_s15.INIT=16'h0777;
  LUT4 n23938_s15 (
    .F(n23938_19),
    .I0(main_vtg_hsync_start_storage[7]),
    .I1(main_vtg_vsync_start_storage[7]),
    .I2(builder_basesoc_adr[0]),
    .I3(builder_basesoc_adr[2]) 
);
defparam n23938_s15.INIT=16'h0C0A;
  LUT4 n23940_s15 (
    .F(n23940_19),
    .I0(main_vtg_hsync_end_storage[6]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_vtg_vscan_storage[6]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23940_s15.INIT=16'h0777;
  LUT4 n23940_s16 (
    .F(n23940_20),
    .I0(main_vtg_vres_storage[6]),
    .I1(n23274_22),
    .I2(main_vtg_vsync_start_storage[6]),
    .I3(n23260_19) 
);
defparam n23940_s16.INIT=16'h0777;
  LUT4 n23942_s14 (
    .F(n23942_18),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(main_vtg_vsync_start_storage[5]),
    .I3(n23942_20) 
);
defparam n23942_s14.INIT=16'h007F;
  LUT4 n23942_s15 (
    .F(n23942_19),
    .I0(main_vtg_vsync_end_storage[5]),
    .I1(n23940_22),
    .I2(main_vtg_vscan_storage[5]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23942_s15.INIT=16'h0777;
  LUT4 n23944_s14 (
    .F(n23944_18),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(main_vtg_vsync_start_storage[4]),
    .I3(n23944_20) 
);
defparam n23944_s14.INIT=16'h007F;
  LUT4 n23944_s15 (
    .F(n23944_19),
    .I0(n23117_15),
    .I1(main_vtg_hsync_start_storage[4]),
    .I2(main_vtg_hsync_end_storage[4]),
    .I3(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8) 
);
defparam n23944_s15.INIT=16'h0777;
  LUT4 n23946_s14 (
    .F(n23946_18),
    .I0(main_vtg_hsync_end_storage[3]),
    .I1(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I2(main_vtg_hscan_storage[3]),
    .I3(n23430_8) 
);
defparam n23946_s14.INIT=16'h0777;
  LUT4 n23946_s15 (
    .F(n23946_19),
    .I0(main_vtg_vsync_end_storage[3]),
    .I1(n23940_22),
    .I2(main_vtg_vscan_storage[3]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23946_s15.INIT=16'h0777;
  LUT4 n23948_s15 (
    .F(n23948_19),
    .I0(main_vtg_hres_storage[2]),
    .I1(main_vtg_hscan_storage[2]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23948_s15.INIT=16'hF53F;
  LUT4 n23950_s14 (
    .F(n23950_18),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(main_vtg_vsync_start_storage[1]),
    .I3(n23950_20) 
);
defparam n23950_s14.INIT=16'h007F;
  LUT4 n23950_s15 (
    .F(n23950_19),
    .I0(main_vtg_vsync_end_storage[1]),
    .I1(n23940_22),
    .I2(main_vtg_vscan_storage[1]),
    .I3(builder_csr_bankarray_csrbank8_vscan0_re_8) 
);
defparam n23950_s15.INIT=16'h0777;
  LUT4 n23951_s16 (
    .F(n23951_20),
    .I0(main_vtg_hres_storage[0]),
    .I1(main_vtg_hscan_storage[0]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23951_s16.INIT=16'hF53F;
  LUT3 builder_basesoc_axilitesram0_next_state_2_s14 (
    .F(builder_basesoc_axilitesram0_next_state_2_18),
    .I0(builder_axi2axilite0_state[0]),
    .I1(builder_rr_write_grant_8),
    .I2(builder_axi2axilite0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s14.INIT=8'h10;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s17  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_19 ),
    .I0(main_vfb_dma_res_fifo_produce[6]),
    .I1(main_vfb_dma_res_fifo_consume_c[6]),
    .I2(main_vfb_dma_res_fifo_produce[7]),
    .I3(main_vfb_dma_res_fifo_consume_c[7]) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s17 .INIT=16'h9009;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s18  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_20 ),
    .I0(main_vfb_dma_res_fifo_produce[3]),
    .I1(main_vfb_dma_res_fifo_consume_c[3]),
    .I2(main_vfb_dma_res_fifo_produce[10]),
    .I3(main_vfb_dma_res_fifo_consume_c[10]) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s18 .INIT=16'h9009;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s19  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_21 ),
    .I0(main_vfb_dma_res_fifo_produce[0]),
    .I1(main_vfb_dma_res_fifo_consume_c[0]),
    .I2(main_vfb_dma_res_fifo_produce[9]),
    .I3(main_vfb_dma_res_fifo_consume_c[9]) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s19 .INIT=16'h9009;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s20  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_22 ),
    .I0(main_vfb_dma_res_fifo_produce[8]),
    .I1(main_vfb_dma_res_fifo_consume_c[8]),
    .I2(main_vfb_dma_res_fifo_produce[13]),
    .I3(main_vfb_dma_res_fifo_consume_c[13]) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s20 .INIT=16'h9009;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s21  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_23 ),
    .I0(main_vfb_dma_res_fifo_produce[5]),
    .I1(main_vfb_dma_res_fifo_consume_c[5]),
    .I2(main_vfb_dma_res_fifo_produce[12]),
    .I3(main_vfb_dma_res_fifo_consume_c[12]) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s21 .INIT=16'h9009;
  LUT3 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s22  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_24 ),
    .I0(main_vfb_dma_res_fifo_produce[1]),
    .I1(main_vfb_dma_res_fifo_consume_c[1]),
    .I2(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_25 ) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s22 .INIT=8'h90;
  LUT4 n20773_s6 (
    .F(n20773_11),
    .I0(main_rx_phase[9]),
    .I1(main_rx_phase[10]),
    .I2(main_rx_phase[11]),
    .I3(main_rx_phase[12]) 
);
defparam n20773_s6.INIT=16'h0001;
  LUT2 n20770_s5 (
    .F(n20770_10),
    .I0(main_rx_phase[17]),
    .I1(main_rx_phase[18]) 
);
defparam n20770_s5.INIT=4'h1;
  LUT2 builder_sync_rhs_self1_0_s8 (
    .F(builder_sync_rhs_self1_0_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_0_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_0_s9 (
    .F(builder_sync_rhs_self1_0_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_0_s9.INIT=4'h8;
  LUT3 builder_sync_rhs_self1_1_s8 (
    .F(builder_sync_rhs_self1_1_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_1_s9 (
    .F(builder_sync_rhs_self1_1_14),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_1_s10 (
    .F(builder_sync_rhs_self1_1_15),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_1_s11 (
    .F(builder_sync_rhs_self1_1_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_1_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_2_s8 (
    .F(builder_sync_rhs_self1_2_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_2_s9 (
    .F(builder_sync_rhs_self1_2_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_2_s10 (
    .F(builder_sync_rhs_self1_2_15),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_2_s11 (
    .F(builder_sync_rhs_self1_2_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_2_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_3_s8 (
    .F(builder_sync_rhs_self1_3_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_3_s9 (
    .F(builder_sync_rhs_self1_3_14),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_3_s10 (
    .F(builder_sync_rhs_self1_3_15),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_3_s11 (
    .F(builder_sync_rhs_self1_3_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_3_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_4_s8 (
    .F(builder_sync_rhs_self1_4_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_4_s9 (
    .F(builder_sync_rhs_self1_4_14),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_4_s10 (
    .F(builder_sync_rhs_self1_4_15),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_4_s11 (
    .F(builder_sync_rhs_self1_4_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_4_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_5_s8 (
    .F(builder_sync_rhs_self1_5_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_5_s9 (
    .F(builder_sync_rhs_self1_5_14),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_5_s10 (
    .F(builder_sync_rhs_self1_5_15),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_5_s11 (
    .F(builder_sync_rhs_self1_5_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_5_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_6_s8 (
    .F(builder_sync_rhs_self1_6_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_6_s9 (
    .F(builder_sync_rhs_self1_6_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_6_s10 (
    .F(builder_sync_rhs_self1_6_15),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_6_s11 (
    .F(builder_sync_rhs_self1_6_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_6_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_7_s8 (
    .F(builder_sync_rhs_self1_7_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_7_s9 (
    .F(builder_sync_rhs_self1_7_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_7_s10 (
    .F(builder_sync_rhs_self1_7_15),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_7_s11 (
    .F(builder_sync_rhs_self1_7_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_7_s11.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_8_s8 (
    .F(builder_sync_rhs_self1_8_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s8.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_8_s9 (
    .F(builder_sync_rhs_self1_8_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s9.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_8_s10 (
    .F(builder_sync_rhs_self1_8_15),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s10.INIT=8'hAC;
  LUT3 builder_sync_rhs_self1_8_s11 (
    .F(builder_sync_rhs_self1_8_16),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_8_s11.INIT=8'hAC;
  LUT2 builder_sync_rhs_self1_9_s8 (
    .F(builder_sync_rhs_self1_9_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_9_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_9_s9 (
    .F(builder_sync_rhs_self1_9_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_9_s9.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_11_s8 (
    .F(builder_sync_rhs_self1_11_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_11_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_11_s9 (
    .F(builder_sync_rhs_self1_11_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_11_s9.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_12_s8 (
    .F(builder_sync_rhs_self1_12_13),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_12_s8.INIT=4'h8;
  LUT2 builder_sync_rhs_self1_12_s9 (
    .F(builder_sync_rhs_self1_12_14),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self1_12_s9.INIT=4'h8;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .I1(_zz_dBusWishbone_ADR[0]),
    .I2(n19396_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s11.INIT=8'hCA;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n19396_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s10.INIT=8'hCA;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(n19396_8) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s10.INIT=8'hCA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[3]),
    .I2(lineLoader_address[5]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_17),
    .I0(main_cpu_dbus_adr[3]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[5]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[4]),
    .I2(lineLoader_address[6]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_17),
    .I0(main_cpu_dbus_adr[4]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[6]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[5]),
    .I2(lineLoader_address[7]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_17),
    .I0(main_cpu_dbus_adr[5]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[7]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[6]),
    .I2(lineLoader_address[8]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_17),
    .I0(main_cpu_dbus_adr[6]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[8]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[7]),
    .I2(lineLoader_address[9]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_17),
    .I0(main_cpu_dbus_adr[7]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[9]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[8]),
    .I2(lineLoader_address[10]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_17),
    .I0(main_cpu_dbus_adr[8]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[10]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[9]),
    .I2(lineLoader_address[11]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_17),
    .I0(main_cpu_dbus_adr[9]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[11]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s11.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_16),
    .I0(builder_slave_sel_dec1_3_11),
    .I1(main_cpu_dbus_adr[10]),
    .I2(lineLoader_address[12]),
    .I3(builder_slave_sel_dec1_3_9) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s10.INIT=16'h0777;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_17),
    .I0(main_cpu_dbus_adr[10]),
    .I1(builder_slave_sel_dec0_3_10),
    .I2(lineLoader_address[12]),
    .I3(builder_slave_sel_dec0_3_12) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s11.INIT=16'h0777;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s10 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_16),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(lineLoader_address[14]) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s10.INIT=8'h40;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_14_s11 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_14_17),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_write_grant),
    .I2(main_cpu_dbus_adr[12]) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_14_s11.INIT=8'h80;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_15),
    .I0(builder_slave_sel_dec0_3_12),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I2(builder_slave_sel_dec1_3_9),
    .I3(builder_axi2axilite_next_state_0_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s9.INIT=16'hF0BB;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_16),
    .I0(builder_slave_sel_dec0_3_12),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I2(builder_slave_sel_dec1_3_9),
    .I3(builder_axi2axilite_next_state_0_12) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s10.INIT=16'h0F77;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_28_16),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_read_grant),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(main_cpu_dbus_adr[26]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_28_s10.INIT=16'h4000;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_16),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_rr_write_grant),
    .I2(main_cpu_dbus_adr[27]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s10.INIT=8'h80;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s11 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_17),
    .I0(builder_rr_write_grant),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(lineLoader_address[29]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s11.INIT=8'h40;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s12 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_18),
    .I0(builder_axirequestcounter0_empty),
    .I1(builder_basesoc_socbushandler_ax_burst_payload_addr_13_15),
    .I2(builder_basesoc_socbushandler_ax_burst_payload_addr_15_15),
    .I3(builder_slave_sel_dec0_1_8) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s12.INIT=16'h8000;
  LUT2 main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s9 (
    .F(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_15),
    .I0(builder_fsm0_state),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_18) 
);
defparam main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s9.INIT=4'h1;
  LUT4 builder_sync_rhs_self8_1_s4 (
    .F(builder_sync_rhs_self8_1_9),
    .I0(builder_sync_rhs_self1_1_13),
    .I1(builder_sync_rhs_self1_1_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_1_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_2_s4 (
    .F(builder_sync_rhs_self8_2_9),
    .I0(builder_sync_rhs_self1_2_13),
    .I1(builder_sync_rhs_self1_2_14),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_2_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_3_s4 (
    .F(builder_sync_rhs_self8_3_9),
    .I0(builder_sync_rhs_self1_3_13),
    .I1(builder_sync_rhs_self1_3_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_3_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_4_s4 (
    .F(builder_sync_rhs_self8_4_9),
    .I0(builder_sync_rhs_self1_4_13),
    .I1(builder_sync_rhs_self1_4_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_4_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_5_s4 (
    .F(builder_sync_rhs_self8_5_9),
    .I0(builder_sync_rhs_self1_5_13),
    .I1(builder_sync_rhs_self1_5_15),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_5_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_6_s4 (
    .F(builder_sync_rhs_self8_6_9),
    .I0(builder_sync_rhs_self1_6_13),
    .I1(builder_sync_rhs_self1_6_14),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_6_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_7_s4 (
    .F(builder_sync_rhs_self8_7_9),
    .I0(builder_sync_rhs_self1_7_13),
    .I1(builder_sync_rhs_self1_7_14),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_7_s4.INIT=16'h0CFA;
  LUT4 builder_sync_rhs_self8_8_s4 (
    .F(builder_sync_rhs_self8_8_9),
    .I0(builder_sync_rhs_self1_8_13),
    .I1(builder_sync_rhs_self1_8_14),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam builder_sync_rhs_self8_8_s4.INIT=16'h0CFA;
  LUT3 builder_sync_rhs_self8_10_s5 (
    .F(builder_sync_rhs_self8_10_10),
    .I0(builder_basesoc_bankmachine0_next_state_1_28),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self8_10_s5.INIT=8'hCA;
  LUT3 builder_sync_rhs_self8_10_s6 (
    .F(builder_sync_rhs_self8_10_11),
    .I0(builder_basesoc_bankmachine2_next_state_2_22),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self8_10_s6.INIT=8'hCA;
  LUT3 builder_sync_rhs_self8_10_s7 (
    .F(builder_sync_rhs_self8_10_12),
    .I0(builder_basesoc_bankmachine1_next_state_0_25),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self8_10_s7.INIT=8'hCA;
  LUT3 builder_sync_rhs_self8_10_s8 (
    .F(builder_sync_rhs_self8_10_13),
    .I0(builder_basesoc_bankmachine3_next_state_1_27),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I2(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam builder_sync_rhs_self8_10_s8.INIT=8'hCA;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_0_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_0_14),
    .I0(main_ram_port_dat_r_latched[0]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[0]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_0_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_0_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_0_15),
    .I0(builder_basesoc_port_dat_r_latched[0]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[0]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_0_s10.INIT=16'h0777;
  LUT2 main_socbushandler_interface1_adapted_interface_dat_r_0_s11 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_0_16),
    .I0(builder_fsm1_state),
    .I1(builder_wishbone2axi1_state_1_9) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_0_s11.INIT=4'h4;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_1_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_1_13),
    .I0(main_ram_port_dat_r_latched[1]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[1]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_1_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_1_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_1_14),
    .I0(builder_basesoc_port_dat_r_latched[1]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[1]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_1_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_2_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_2_13),
    .I0(main_ram_port_dat_r_latched[2]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[2]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_2_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_2_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_2_14),
    .I0(builder_basesoc_port_dat_r_latched[2]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[2]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_2_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_3_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_3_13),
    .I0(main_ram_port_dat_r_latched[3]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[3]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_3_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_3_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_3_14),
    .I0(builder_basesoc_port_dat_r_latched[3]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[3]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_3_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_4_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_4_13),
    .I0(main_ram_port_dat_r_latched[4]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[4]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_4_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_4_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_4_14),
    .I0(builder_basesoc_port_dat_r_latched[4]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[4]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_4_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_5_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_5_13),
    .I0(main_ram_port_dat_r_latched[5]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[5]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_5_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_5_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_5_14),
    .I0(builder_basesoc_port_dat_r_latched[5]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[5]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_5_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_6_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_6_13),
    .I0(builder_basesoc_port_dat_r_latched[6]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[6]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_6_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_6_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_6_14),
    .I0(main_ram_port_dat_r_latched[6]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[6]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_6_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_7_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_7_13),
    .I0(builder_basesoc_port_dat_r_latched[7]),
    .I1(iBus_cmd_ready_15),
    .I2(main_ram_port_dat_r_latched[7]),
    .I3(iBus_cmd_ready_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_7_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_7_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_7_14),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I1(main_basesoc_port_dat_r_latched[7]),
    .I2(main_bridge_axi_lite2wishbone_data[7]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_7_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_8_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_8_13),
    .I0(builder_basesoc_port_dat_r_latched[8]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[8]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_8_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_8_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_8_14),
    .I0(main_ram_port_dat_r_latched[8]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[8]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_8_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_9_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_9_13),
    .I0(builder_basesoc_port_dat_r_latched[9]),
    .I1(iBus_cmd_ready_15),
    .I2(main_ram_port_dat_r_latched[9]),
    .I3(iBus_cmd_ready_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_9_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_9_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_9_14),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I1(main_basesoc_port_dat_r_latched[9]),
    .I2(main_bridge_axi_lite2wishbone_data[9]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_9_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_10_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_10_13),
    .I0(main_ram_port_dat_r_latched[10]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[10]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_10_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_10_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_10_14),
    .I0(builder_basesoc_port_dat_r_latched[10]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[10]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_10_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_11_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_11_13),
    .I0(main_ram_port_dat_r_latched[11]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[11]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_11_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_11_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_11_14),
    .I0(builder_basesoc_port_dat_r_latched[11]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[11]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_11_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_12_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_12_13),
    .I0(builder_basesoc_port_dat_r_latched[12]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[12]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_12_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_12_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_12_14),
    .I0(main_ram_port_dat_r_latched[12]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[12]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_12_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_13_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_13_13),
    .I0(builder_basesoc_port_dat_r_latched[13]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[13]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_13_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_13_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_13_14),
    .I0(main_ram_port_dat_r_latched[13]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[13]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_13_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_14_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_14_13),
    .I0(main_ram_port_dat_r_latched[14]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[14]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_14_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_14_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_14_14),
    .I0(builder_basesoc_port_dat_r_latched[14]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[14]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_14_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_15_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_15_13),
    .I0(main_ram_port_dat_r_latched[15]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[15]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_15_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_15_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_15_14),
    .I0(builder_basesoc_port_dat_r_latched[15]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[15]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_15_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_16_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_16_13),
    .I0(main_ram_port_dat_r_latched[16]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[16]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_16_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_16_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_16_14),
    .I0(builder_basesoc_port_dat_r_latched[16]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[16]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_16_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_17_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_17_13),
    .I0(builder_basesoc_port_dat_r_latched[17]),
    .I1(iBus_cmd_ready_15),
    .I2(main_ram_port_dat_r_latched[17]),
    .I3(iBus_cmd_ready_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_17_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_17_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_17_14),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I1(main_basesoc_port_dat_r_latched[17]),
    .I2(main_bridge_axi_lite2wishbone_data[17]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_17_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_18_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_18_13),
    .I0(main_ram_port_dat_r_latched[18]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[18]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_18_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_18_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_18_14),
    .I0(builder_basesoc_port_dat_r_latched[18]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[18]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_18_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_19_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_19_13),
    .I0(builder_basesoc_port_dat_r_latched[19]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[19]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_19_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_19_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_19_14),
    .I0(main_ram_port_dat_r_latched[19]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[19]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_19_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_20_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_20_13),
    .I0(main_ram_port_dat_r_latched[20]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[20]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_20_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_20_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_20_14),
    .I0(builder_basesoc_port_dat_r_latched[20]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[20]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_20_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_21_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_21_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I1(main_basesoc_port_dat_r_latched[21]),
    .I2(main_bridge_axi_lite2wishbone_data[21]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_21_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_21_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_21_14),
    .I0(builder_basesoc_port_dat_r_latched[21]),
    .I1(iBus_cmd_ready_15),
    .I2(main_ram_port_dat_r_latched[21]),
    .I3(iBus_cmd_ready_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_21_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_22_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_22_13),
    .I0(builder_basesoc_port_dat_r_latched[22]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[22]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_22_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_22_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_22_14),
    .I0(main_ram_port_dat_r_latched[22]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[22]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_22_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_23_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_23_13),
    .I0(builder_basesoc_port_dat_r_latched[23]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[23]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_23_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_23_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_23_14),
    .I0(main_ram_port_dat_r_latched[23]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[23]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_23_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_24_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_24_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I1(main_basesoc_port_dat_r_latched[24]),
    .I2(main_bridge_axi_lite2wishbone_data[24]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_24_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_24_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_24_14),
    .I0(builder_basesoc_port_dat_r_latched[24]),
    .I1(iBus_cmd_ready_15),
    .I2(main_ram_port_dat_r_latched[24]),
    .I3(iBus_cmd_ready_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_24_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_25_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_25_13),
    .I0(main_ram_port_dat_r_latched[25]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[25]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_25_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_25_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_25_14),
    .I0(builder_basesoc_port_dat_r_latched[25]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[25]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_25_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_26_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_26_13),
    .I0(main_ram_port_dat_r_latched[26]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[26]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_26_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_26_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_26_14),
    .I0(builder_basesoc_port_dat_r_latched[26]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[26]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_26_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_27_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_27_13),
    .I0(builder_basesoc_port_dat_r_latched[27]),
    .I1(iBus_cmd_ready_15),
    .I2(main_ram_port_dat_r_latched[27]),
    .I3(iBus_cmd_ready_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_27_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_27_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_27_14),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I1(main_basesoc_port_dat_r_latched[27]),
    .I2(main_bridge_axi_lite2wishbone_data[27]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_27_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_28_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_28_13),
    .I0(main_ram_port_dat_r_latched[28]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[28]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_28_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_28_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_28_14),
    .I0(builder_basesoc_port_dat_r_latched[28]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[28]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_28_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_29_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_29_13),
    .I0(main_ram_port_dat_r_latched[29]),
    .I1(iBus_cmd_ready_13),
    .I2(main_basesoc_port_dat_r_latched[29]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_29_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_29_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_29_14),
    .I0(builder_basesoc_port_dat_r_latched[29]),
    .I1(iBus_cmd_ready_15),
    .I2(main_bridge_axi_lite2wishbone_data[29]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_29_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_30_s8 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_30_13),
    .I0(builder_basesoc_port_dat_r_latched[30]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[30]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_30_s8.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_30_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_30_14),
    .I0(main_ram_port_dat_r_latched[30]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[30]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_30_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_31_s9 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_31_15),
    .I0(main_ram_port_dat_r_latched[31]),
    .I1(iBus_cmd_ready_13),
    .I2(main_bridge_axi_lite2wishbone_data[31]),
    .I3(iBus_cmd_ready_11) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_31_s9.INIT=16'h0777;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_31_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_31_16),
    .I0(builder_basesoc_port_dat_r_latched[31]),
    .I1(iBus_cmd_ready_15),
    .I2(main_basesoc_port_dat_r_latched[31]),
    .I3(main_socbushandler_interface1_adapted_interface_dat_r_0_21) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_31_s10.INIT=16'h0777;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s4 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_8),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(main_vtg_source_payload_hcount[1]),
    .I2(main_vtg_source_payload_hcount[2]),
    .I3(main_vtg_source_payload_hcount[3]) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s4.INIT=16'h0001;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s5 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_9),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount[9]),
    .I2(main_vtg_source_payload_hcount[10]),
    .I3(main_vtg_source_payload_hcount[11]) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s5.INIT=16'h0001;
  LUT4 main_vtg_hactive_clockdomainsrenamer_next_value0_s6 (
    .F(main_vtg_hactive_clockdomainsrenamer_next_value0_10),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(main_vtg_source_payload_hcount[5]),
    .I2(main_vtg_source_payload_hcount[6]),
    .I3(main_vtg_source_payload_hcount[7]) 
);
defparam main_vtg_hactive_clockdomainsrenamer_next_value0_s6.INIT=16'h0001;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s4 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_8),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(main_vtg_source_payload_vcount[1]),
    .I2(main_vtg_source_payload_vcount[2]),
    .I3(main_vtg_source_payload_vcount[3]) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s4.INIT=16'h0001;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s5 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_9),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(main_vtg_source_payload_vcount[9]),
    .I2(main_vtg_source_payload_vcount[10]),
    .I3(main_vtg_source_payload_vcount[11]) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s5.INIT=16'h0001;
  LUT4 main_vtg_vactive_clockdomainsrenamer_next_value1_s6 (
    .F(main_vtg_vactive_clockdomainsrenamer_next_value1_10),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(main_vtg_source_payload_vcount[5]),
    .I2(main_vtg_source_payload_vcount[6]),
    .I3(main_vtg_source_payload_vcount[7]) 
);
defparam main_vtg_vactive_clockdomainsrenamer_next_value1_s6.INIT=16'h0001;
  LUT4 main_vfb_dma_source_source_last_s3 (
    .F(main_vfb_dma_source_source_last_7),
    .I0(main_vfb_dma_source_source_last_8),
    .I1(main_vfb_dma_source_source_last_9),
    .I2(main_vfb_dma_source_source_last_10),
    .I3(main_vfb_dma_source_source_last_11) 
);
defparam main_vfb_dma_source_source_last_s3.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank1_out0_re_s3 (
    .F(builder_csr_bankarray_csrbank1_out0_re_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I3(main_ram_we_0_4) 
);
defparam builder_csr_bankarray_csrbank1_out0_re_s3.INIT=16'h0100;
  LUT3 n22113_s5 (
    .F(n22113_9),
    .I0(builder_basesoc_bankmachine2_state[1]),
    .I1(builder_basesoc_bankmachine2_state[2]),
    .I2(builder_basesoc_bankmachine2_state[0]) 
);
defparam n22113_s5.INIT=8'h10;
  LUT2 n22113_s6 (
    .F(n22113_10),
    .I0(main_sdram_bankmachine3_twtpcon_ready),
    .I1(main_sdram_bankmachine3_trascon_ready) 
);
defparam n22113_s6.INIT=4'h8;
  LUT4 n22113_s7 (
    .F(n22113_11),
    .I0(main_sdram_bankmachine1_trascon_ready),
    .I1(main_sdram_bankmachine1_twtpcon_ready),
    .I2(main_sdram_bankmachine1_trccon_ready),
    .I3(builder_basesoc_bankmachine1_state[1]) 
);
defparam n22113_s7.INIT=16'h0F77;
  LUT4 n22120_s4 (
    .F(n22120_8),
    .I0(builder_basesoc_bankmachine0_state[1]),
    .I1(builder_basesoc_bankmachine0_state[2]),
    .I2(main_sdram_bankmachine0_twtpcon_ready),
    .I3(main_sdram_bankmachine0_trascon_ready) 
);
defparam n22120_s4.INIT=16'h1000;
  LUT3 n22141_s4 (
    .F(n22141_8),
    .I0(main_sdram_time0_4_9),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(n22141_10) 
);
defparam n22141_s4.INIT=8'h35;
  LUT3 n22141_s5 (
    .F(n22141_9),
    .I0(main_sdram_time0_4_9),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I2(n22212_9) 
);
defparam n22141_s5.INIT=8'h35;
  LUT4 n22148_s4 (
    .F(n22148_8),
    .I0(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .I1(n22212_10),
    .I2(builder_basesoc_bankmachine1_next_state_0_23),
    .I3(n22212_11) 
);
defparam n22148_s4.INIT=16'h1000;
  LUT4 n22148_s5 (
    .F(n22148_9),
    .I0(n22120_8),
    .I1(builder_basesoc_bankmachine0_state[0]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I3(main_sdram_time0_4_9) 
);
defparam n22148_s5.INIT=16'h0007;
  LUT4 n22148_s6 (
    .F(n22148_10),
    .I0(n22212_10),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(n22212_11),
    .I3(main_sdram_time0_4_9) 
);
defparam n22148_s6.INIT=16'h00BF;
  LUT2 main_data_port_we_15_s4 (
    .F(main_data_port_we_15_8),
    .I0(builder_rr_write_grant_8),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_18) 
);
defparam main_data_port_we_15_s4.INIT=4'h4;
  LUT3 builder_basesoc_bankmachine2_next_state_1_s21 (
    .F(builder_basesoc_bankmachine2_next_state_1_29),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(main_sdram_bankmachine2_trascon_ready),
    .I2(main_sdram_bankmachine2_twtpcon_ready) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s21.INIT=8'h40;
  LUT4 storage_7_66815_DIAREG_G_0_s5 (
    .F(storage_7_66815_DIAREG_G_0_8),
    .I0(main_vfb_litedramdmareader_offset[20]),
    .I1(main_vfb_litedramdmareader_length_storage[22]),
    .I2(storage_7_66815_DIAREG_G_0_15),
    .I3(storage_7_66815_DIAREG_G_0_16) 
);
defparam storage_7_66815_DIAREG_G_0_s5.INIT=16'h9FF6;
  LUT4 storage_7_66815_DIAREG_G_0_s6 (
    .F(storage_7_66815_DIAREG_G_0_9),
    .I0(main_vfb_litedramdmareader_offset[4]),
    .I1(main_vfb_litedramdmareader_length_storage[6]),
    .I2(storage_7_66815_DIAREG_G_0_17),
    .I3(storage_7_66815_DIAREG_G_0_18) 
);
defparam storage_7_66815_DIAREG_G_0_s6.INIT=16'hDFB6;
  LUT4 storage_7_66815_DIAREG_G_0_s7 (
    .F(storage_7_66815_DIAREG_G_0_10),
    .I0(storage_7_66815_DIAREG_G_0_19),
    .I1(storage_7_66815_DIAREG_G_0_20),
    .I2(storage_7_66815_DIAREG_G_0_21),
    .I3(storage_7_66815_DIAREG_G_0_22) 
);
defparam storage_7_66815_DIAREG_G_0_s7.INIT=16'h0010;
  LUT4 storage_7_66815_DIAREG_G_0_s8 (
    .F(storage_7_66815_DIAREG_G_0_11),
    .I0(main_vfb_litedramdmareader_length_storage[22]),
    .I1(storage_7_66815_DIAREG_G_0_15),
    .I2(main_vfb_litedramdmareader_offset[21]),
    .I3(main_vfb_litedramdmareader_length_storage[23]) 
);
defparam storage_7_66815_DIAREG_G_0_s8.INIT=16'h4BB4;
  LUT4 storage_7_66815_DIAREG_G_0_s9 (
    .F(storage_7_66815_DIAREG_G_0_12),
    .I0(main_vfb_litedramdmareader_offset[17]),
    .I1(main_vfb_litedramdmareader_length_storage[19]),
    .I2(storage_7_66815_DIAREG_G_0_63),
    .I3(storage_7_66815_DIAREG_G_0_24) 
);
defparam storage_7_66815_DIAREG_G_0_s9.INIT=16'hDFB6;
  LUT4 storage_7_66815_DIAREG_G_0_s10 (
    .F(storage_7_66815_DIAREG_G_0_13),
    .I0(storage_7_66815_DIAREG_G_0_25),
    .I1(storage_7_66815_DIAREG_G_0_26),
    .I2(storage_7_66815_DIAREG_G_0_27),
    .I3(storage_7_66815_DIAREG_G_0_28) 
);
defparam storage_7_66815_DIAREG_G_0_s10.INIT=16'h0008;
  LUT4 storage_7_66815_DIAREG_G_0_s11 (
    .F(storage_7_66815_DIAREG_G_0_14),
    .I0(storage_7_66815_DIAREG_G_0_29),
    .I1(main_vfb_litedramdmareader_offset[19]),
    .I2(main_vfb_litedramdmareader_length_storage[21]),
    .I3(storage_7_66815_DIAREG_G_0_53) 
);
defparam storage_7_66815_DIAREG_G_0_s11.INIT=16'h1441;
  LUT4 main_full_rate_phy_dfi_p0_cs_n_s4 (
    .F(main_full_rate_phy_dfi_p0_cs_n_8),
    .I0(main_sdram_phaseinjector0_command_storage[7]),
    .I1(main_sdram_phaseinjector0_command_storage[0]),
    .I2(main_sdram_phaseinjector0_command_storage[6]),
    .I3(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s4.INIT=16'h00F4;
  LUT2 main_full_rate_phy_dfi_p0_cs_n_s5 (
    .F(main_full_rate_phy_dfi_p0_cs_n_9),
    .I0(main_sdram_dfi_p1_cs_n),
    .I1(main_sdram_storage[0]) 
);
defparam main_full_rate_phy_dfi_p0_cs_n_s5.INIT=4'h4;
  LUT2 main_basesoc_socbushandler_pipe_valid_sink_ready_s10 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I0(builder_axi2axilite0_state[1]),
    .I1(builder_axi2axilite0_state[0]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s10.INIT=4'h4;
  LUT3 main_basesoc_socbushandler_pipe_valid_sink_ready_s11 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I0(builder_axirequestcounter1_empty_5),
    .I1(builder_axirequestcounter1_empty_4),
    .I2(builder_slave_sel_reg1[0]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s11.INIT=8'h70;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s12 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_15),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I2(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I3(main_basesoc_socbushandler_cmd_done) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s12.INIT=16'h0070;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s6 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready_9),
    .I0(n6502_4),
    .I1(builder_axi2axilite_next_state_1_16),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s6.INIT=16'h1000;
  LUT3 builder_basesoc_socbushandler_pipe_valid_sink_ready_s12 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_15),
    .I0(builder_axirequestcounter0_empty_4),
    .I1(builder_axirequestcounter0_empty_5),
    .I2(builder_slave_sel_dec0_3_7) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s12.INIT=8'h08;
  LUT4 builder_slave_sel_dec0_0_s6 (
    .F(builder_slave_sel_dec0_0_9),
    .I0(main_cpu_dbus_adr[29]),
    .I1(main_cpu_dbus_adr[28]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_write_grant) 
);
defparam builder_slave_sel_dec0_0_s6.INIT=16'hE000;
  LUT4 builder_slave_sel_dec0_0_s7 (
    .F(builder_slave_sel_dec0_0_10),
    .I0(lineLoader_address[30]),
    .I1(lineLoader_address[31]),
    .I2(builder_rr_write_grant),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam builder_slave_sel_dec0_0_s7.INIT=16'h0E00;
  LUT4 builder_slave_sel_dec0_0_s8 (
    .F(builder_slave_sel_dec0_0_11),
    .I0(main_cpu_dbus_adr[17]),
    .I1(main_cpu_dbus_adr[18]),
    .I2(main_cpu_dbus_adr[21]),
    .I3(main_cpu_dbus_adr[22]) 
);
defparam builder_slave_sel_dec0_0_s8.INIT=16'h0001;
  LUT4 builder_slave_sel_dec0_0_s9 (
    .F(builder_slave_sel_dec0_0_12),
    .I0(lineLoader_address[24]),
    .I1(lineLoader_address[23]),
    .I2(lineLoader_address[20]),
    .I3(lineLoader_address[19]) 
);
defparam builder_slave_sel_dec0_0_s9.INIT=16'h0001;
  LUT4 builder_slave_sel_dec1_0_s7 (
    .F(builder_slave_sel_dec1_0_10),
    .I0(lineLoader_address[25]),
    .I1(lineLoader_address[26]),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s7.INIT=16'h000E;
  LUT4 builder_slave_sel_dec1_0_s8 (
    .F(builder_slave_sel_dec1_0_11),
    .I0(main_cpu_dbus_adr[24]),
    .I1(main_cpu_dbus_adr[23]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s8.INIT=16'h0E00;
  LUT4 builder_slave_sel_dec1_0_s9 (
    .F(builder_slave_sel_dec1_0_12),
    .I0(lineLoader_address[27]),
    .I1(lineLoader_address[28]),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s9.INIT=16'h000E;
  LUT4 builder_slave_sel_dec1_0_s10 (
    .F(builder_slave_sel_dec1_0_13),
    .I0(main_cpu_dbus_adr[26]),
    .I1(main_cpu_dbus_adr[25]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s10.INIT=16'h0E00;
  LUT4 builder_slave_sel_dec1_0_s11 (
    .F(builder_slave_sel_dec1_0_14),
    .I0(lineLoader_address[30]),
    .I1(lineLoader_address[31]),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s11.INIT=16'h000E;
  LUT4 builder_slave_sel_dec1_0_s12 (
    .F(builder_slave_sel_dec1_0_15),
    .I0(main_cpu_dbus_adr[29]),
    .I1(main_cpu_dbus_adr[28]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_slave_sel_dec1_0_s12.INIT=16'h0E00;
  LUT4 builder_slave_sel_dec1_1_s6 (
    .F(builder_slave_sel_dec1_1_9),
    .I0(lineLoader_address[16]),
    .I1(lineLoader_address[15]),
    .I2(lineLoader_address[14]),
    .I3(lineLoader_address[13]) 
);
defparam builder_slave_sel_dec1_1_s6.INIT=16'h0001;
  LUT4 builder_slave_sel_dec1_1_s7 (
    .F(builder_slave_sel_dec1_1_10),
    .I0(main_cpu_dbus_adr[11]),
    .I1(main_cpu_dbus_adr[12]),
    .I2(main_cpu_dbus_adr[13]),
    .I3(main_cpu_dbus_adr[14]) 
);
defparam builder_slave_sel_dec1_1_s7.INIT=16'h0001;
  LUT3 main_uart_tx_fifo_wrport_we_s5 (
    .F(main_uart_tx_fifo_wrport_we_8),
    .I0(main_uart_tx_fifo_wrport_we_10),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(main_uart_tx_fifo_wrport_we_11) 
);
defparam main_uart_tx_fifo_wrport_we_s5.INIT=8'h07;
  LUT3 main_uart_tx_fifo_wrport_we_s6 (
    .F(main_uart_tx_fifo_wrport_we_9),
    .I0(main_uart_tx_fifo_wrport_we_12),
    .I1(builder_basesoc_axilite2csr_next_state_1_15),
    .I2(main_uart_tx_fifo_wrport_we_13) 
);
defparam main_uart_tx_fifo_wrport_we_s6.INIT=8'h07;
  LUT4 main_timer_zero_trigger_s5 (
    .F(main_timer_zero_trigger_8),
    .I0(main_timer_value[22]),
    .I1(main_timer_value[23]),
    .I2(n21018_6),
    .I3(n21015_6) 
);
defparam main_timer_zero_trigger_s5.INIT=16'h1000;
  LUT3 main_timer_zero_trigger_s6 (
    .F(main_timer_zero_trigger_9),
    .I0(main_timer_value[13]),
    .I1(main_timer_value[14]),
    .I2(main_timer_value[15]) 
);
defparam main_timer_zero_trigger_s6.INIT=8'h01;
  LUT3 main_sdram_bankmachine1_wrport_we_s9 (
    .F(main_sdram_bankmachine1_wrport_we_12),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(builder_basesoc_roundrobin2_grant) 
);
defparam main_sdram_bankmachine1_wrport_we_s9.INIT=8'h0E;
  LUT3 main_sdram_bankmachine1_wrport_we_s11 (
    .F(main_sdram_bankmachine1_wrport_we_14),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I2(builder_basesoc_roundrobin2_grant) 
);
defparam main_sdram_bankmachine1_wrport_we_s11.INIT=8'hE0;
  LUT4 main_sdram_bankmachine3_pipe_valid_sink_ready_s5 (
    .F(main_sdram_bankmachine3_pipe_valid_sink_ready_8),
    .I0(builder_basesoc_bankmachine3_next_state_2_23),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I3(builder_basesoc_bankmachine3_next_state_2_21) 
);
defparam main_sdram_bankmachine3_pipe_valid_sink_ready_s5.INIT=16'h4000;
  LUT4 clk_rise_s15 (
    .F(clk_rise_18),
    .I0(storage[4]),
    .I1(storage[3]),
    .I2(storage[2]),
    .I3(storage[1]) 
);
defparam clk_rise_s15.INIT=16'h0001;
  LUT3 clk_rise_s16 (
    .F(clk_rise_19),
    .I0(storage[7]),
    .I1(storage[6]),
    .I2(storage[5]) 
);
defparam clk_rise_s16.INIT=8'h01;
  LUT2 clk_rise_s18 (
    .F(clk_rise_21),
    .I0(storage[13]),
    .I1(storage[12]) 
);
defparam clk_rise_s18.INIT=4'h1;
  LUT2 clk_rise_s19 (
    .F(clk_rise_22),
    .I0(storage[5]),
    .I1(clk_rise_18) 
);
defparam clk_rise_s19.INIT=4'h4;
  LUT2 clk_rise_s20 (
    .F(clk_rise_23),
    .I0(storage[2]),
    .I1(storage[1]) 
);
defparam clk_rise_s20.INIT=4'h1;
  LUT2 clk_rise_s21 (
    .F(clk_rise_24),
    .I0(clk_divider1[3]),
    .I1(storage[4]) 
);
defparam clk_rise_s21.INIT=4'h6;
  LUT4 clk_rise_s23 (
    .F(clk_rise_26),
    .I0(clk_rise_30),
    .I1(clk_divider1[4]),
    .I2(storage[5]),
    .I3(clk_rise_18) 
);
defparam clk_rise_s23.INIT=16'h1441;
  LUT2 clk_rise_s24 (
    .F(clk_rise_27),
    .I0(clk_divider1[6]),
    .I1(storage[7]) 
);
defparam clk_rise_s24.INIT=4'h6;
  LUT3 clk_rise_s25 (
    .F(clk_rise_28),
    .I0(clk_rise_18),
    .I1(clk_rise_19),
    .I2(clk_rise_31) 
);
defparam clk_rise_s25.INIT=8'h80;
  LUT2 clk_rise_s26 (
    .F(clk_rise_29),
    .I0(clk_divider1[11]),
    .I1(storage[12]) 
);
defparam clk_rise_s26.INIT=4'h6;
  LUT2 n14702_s8 (
    .F(n14702_11),
    .I0(control_storage[9]),
    .I1(control_storage[8]) 
);
defparam n14702_s8.INIT=4'h1;
  LUT3 builder_csr_bankarray_sel_s5 (
    .F(builder_csr_bankarray_sel_8),
    .I0(builder_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .I2(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13) 
);
defparam builder_csr_bankarray_sel_s5.INIT=8'hE0;
  LUT3 builder_csr_bankarray_sel_s6 (
    .F(builder_csr_bankarray_sel_9),
    .I0(builder_basesoc_port_adr_reg[12]),
    .I1(builder_basesoc_port_adr_reg[13]),
    .I2(builder_basesoc_adr_5_12) 
);
defparam builder_csr_bankarray_sel_s6.INIT=8'hE0;
  LUT2 builder_csr_interconnect_dat_r_0_s11 (
    .F(builder_csr_interconnect_dat_r_0_14),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_0_s11.INIT=4'h4;
  LUT3 builder_csr_interconnect_dat_r_0_s12 (
    .F(builder_csr_interconnect_dat_r_0_15),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[5]) 
);
defparam builder_csr_interconnect_dat_r_0_s12.INIT=8'h07;
  LUT2 builder_csr_interconnect_dat_r_0_s13 (
    .F(builder_csr_interconnect_dat_r_0_16),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_0_s13.INIT=4'h4;
  LUT4 builder_csr_interconnect_dat_r_0_s14 (
    .F(builder_csr_interconnect_dat_r_0_17),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_0_s14.INIT=16'hF400;
  LUT3 builder_csr_interconnect_dat_r_0_s15 (
    .F(builder_csr_interconnect_dat_r_0_18),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_0_s15.INIT=8'hB0;
  LUT2 builder_csr_interconnect_dat_r_0_s16 (
    .F(builder_csr_interconnect_dat_r_0_19),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_0_s16.INIT=4'h4;
  LUT2 builder_csr_interconnect_dat_r_1_s8 (
    .F(builder_csr_interconnect_dat_r_1_11),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_1_s8.INIT=4'h8;
  LUT4 builder_csr_interconnect_dat_r_1_s9 (
    .F(builder_csr_interconnect_dat_r_1_12),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_1_s9.INIT=16'hF5CF;
  LUT4 builder_csr_interconnect_dat_r_1_s10 (
    .F(builder_csr_interconnect_dat_r_1_13),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_1_s10.INIT=16'h0305;
  LUT4 builder_csr_interconnect_dat_r_2_s7 (
    .F(builder_csr_interconnect_dat_r_2_10),
    .I0(builder_csr_interconnect_dat_r_0_14),
    .I1(mem_adr0[3]),
    .I2(builder_csr_interconnect_dat_r_2_11),
    .I3(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_2_s7.INIT=16'h8B41;
  LUT4 builder_csr_interconnect_dat_r_3_s6 (
    .F(builder_csr_interconnect_dat_r_3_9),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[0]),
    .I3(builder_csr_interconnect_dat_r_0_11) 
);
defparam builder_csr_interconnect_dat_r_3_s6.INIT=16'h4000;
  LUT4 builder_csr_interconnect_dat_r_3_s7 (
    .F(builder_csr_interconnect_dat_r_3_10),
    .I0(builder_csr_interconnect_dat_r_3_12),
    .I1(builder_csr_interconnect_dat_r_3_13),
    .I2(mem_adr0[5]),
    .I3(builder_csr_interconnect_dat_r_3_14) 
);
defparam builder_csr_interconnect_dat_r_3_s7.INIT=16'hDDD0;
  LUT4 builder_csr_interconnect_dat_r_3_s8 (
    .F(builder_csr_interconnect_dat_r_3_11),
    .I0(builder_csr_interconnect_dat_r_0_16),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[5]),
    .I3(builder_csr_interconnect_dat_r_3_15) 
);
defparam builder_csr_interconnect_dat_r_3_s8.INIT=16'h000E;
  LUT4 builder_csr_interconnect_dat_r_4_s7 (
    .F(builder_csr_interconnect_dat_r_4_10),
    .I0(builder_csr_interconnect_dat_r_4_8),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(builder_csr_interconnect_dat_r_4_13) 
);
defparam builder_csr_interconnect_dat_r_4_s7.INIT=16'h0007;
  LUT4 builder_csr_interconnect_dat_r_4_s8 (
    .F(builder_csr_interconnect_dat_r_4_11),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_4_s8.INIT=16'h0007;
  LUT4 builder_csr_interconnect_dat_r_4_s9 (
    .F(builder_csr_interconnect_dat_r_4_12),
    .I0(builder_csr_interconnect_dat_r_4_7),
    .I1(builder_csr_interconnect_dat_r_5_12),
    .I2(builder_csr_interconnect_dat_r_3_12),
    .I3(builder_csr_interconnect_dat_r_4_14) 
);
defparam builder_csr_interconnect_dat_r_4_s9.INIT=16'h001F;
  LUT2 builder_csr_interconnect_dat_r_5_s6 (
    .F(builder_csr_interconnect_dat_r_5_9),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_5_s6.INIT=4'h4;
  LUT4 builder_csr_interconnect_dat_r_5_s7 (
    .F(builder_csr_interconnect_dat_r_5_10),
    .I0(mem_adr0[0]),
    .I1(builder_csr_interconnect_dat_r_0_11),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_5_s7.INIT=16'hF400;
  LUT4 builder_csr_interconnect_dat_r_5_s8 (
    .F(builder_csr_interconnect_dat_r_5_11),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[2]),
    .I3(builder_csr_interconnect_dat_r_4_7) 
);
defparam builder_csr_interconnect_dat_r_5_s8.INIT=16'h3500;
  LUT3 builder_csr_interconnect_dat_r_5_s9 (
    .F(builder_csr_interconnect_dat_r_5_12),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_5_s9.INIT=8'h80;
  LUT4 n34799_s4 (
    .F(n34799_7),
    .I0(main_bus_errors[16]),
    .I1(main_bus_errors[17]),
    .I2(main_bus_errors[18]),
    .I3(main_bus_errors[19]) 
);
defparam n34799_s4.INIT=16'h8000;
  LUT4 n34799_s5 (
    .F(n34799_8),
    .I0(main_bus_errors[24]),
    .I1(main_bus_errors[25]),
    .I2(main_bus_errors[26]),
    .I3(main_bus_errors[27]) 
);
defparam n34799_s5.INIT=16'h8000;
  LUT4 n34799_s6 (
    .F(n34799_9),
    .I0(main_bus_errors[28]),
    .I1(main_bus_errors[29]),
    .I2(main_bus_errors[30]),
    .I3(main_bus_errors[31]) 
);
defparam n34799_s6.INIT=16'h8000;
  LUT4 n34799_s7 (
    .F(n34799_10),
    .I0(main_bus_errors[20]),
    .I1(main_bus_errors[21]),
    .I2(main_bus_errors[22]),
    .I3(main_bus_errors[23]) 
);
defparam n34799_s7.INIT=16'h8000;
  LUT4 n34799_s8 (
    .F(n34799_11),
    .I0(main_bus_errors[0]),
    .I1(main_bus_errors[1]),
    .I2(main_bus_errors[2]),
    .I3(main_bus_errors[3]) 
);
defparam n34799_s8.INIT=16'h8000;
  LUT4 n34799_s9 (
    .F(n34799_12),
    .I0(main_bus_errors[8]),
    .I1(main_bus_errors[9]),
    .I2(main_bus_errors[10]),
    .I3(main_bus_errors[11]) 
);
defparam n34799_s9.INIT=16'h8000;
  LUT4 n34799_s10 (
    .F(n34799_13),
    .I0(main_bus_errors[12]),
    .I1(main_bus_errors[13]),
    .I2(main_bus_errors[14]),
    .I3(main_bus_errors[15]) 
);
defparam n34799_s10.INIT=16'h8000;
  LUT4 n34799_s11 (
    .F(n34799_14),
    .I0(main_bus_errors[4]),
    .I1(main_bus_errors[5]),
    .I2(main_bus_errors[6]),
    .I3(main_bus_errors[7]) 
);
defparam n34799_s11.INIT=16'h8000;
  LUT2 n21015_s3 (
    .F(n21015_6),
    .I0(main_timer_value[20]),
    .I1(main_timer_value[21]) 
);
defparam n21015_s3.INIT=4'h1;
  LUT3 n21018_s3 (
    .F(n21018_6),
    .I0(main_timer_value[17]),
    .I1(main_timer_value[18]),
    .I2(main_timer_value[19]) 
);
defparam n21018_s3.INIT=8'h01;
  LUT4 n21025_s3 (
    .F(n21025_6),
    .I0(main_timer_value[10]),
    .I1(main_timer_value[11]),
    .I2(main_timer_value[12]),
    .I3(n21026_6) 
);
defparam n21025_s3.INIT=16'h0100;
  LUT4 n21026_s3 (
    .F(n21026_6),
    .I0(main_timer_value[6]),
    .I1(main_timer_value[7]),
    .I2(main_timer_value[8]),
    .I3(main_timer_value[9]) 
);
defparam n21026_s3.INIT=16'h0001;
  LUT4 n21150_s4 (
    .F(n21150_7),
    .I0(main_watchdog_remaining_status[14]),
    .I1(main_watchdog_remaining_status[15]),
    .I2(main_watchdog_remaining_status[16]),
    .I3(main_watchdog_remaining_status[17]) 
);
defparam n21150_s4.INIT=16'h0001;
  LUT4 n22212_s6 (
    .F(n22212_9),
    .I0(n22212_12),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(builder_basesoc_bankmachine1_next_state_0_26),
    .I3(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam n22212_s6.INIT=16'h4000;
  LUT3 n22212_s7 (
    .F(n22212_10),
    .I0(builder_basesoc_bankmachine0_state[0]),
    .I1(builder_basesoc_bankmachine0_state[1]),
    .I2(builder_basesoc_bankmachine0_state[2]) 
);
defparam n22212_s7.INIT=8'h7E;
  LUT3 n22212_s8 (
    .F(n22212_11),
    .I0(n8592_3),
    .I1(main_sdram_bankmachine0_row_opened),
    .I2(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam n22212_s8.INIT=8'h40;
  LUT2 n35031_s7 (
    .F(n35031_10),
    .I0(clk_divider1[15]),
    .I1(storage[15]) 
);
defparam n35031_s7.INIT=4'h6;
  LUT4 n35031_s8 (
    .F(n35031_11),
    .I0(clk_divider1[6]),
    .I1(storage[6]),
    .I2(n35031_46),
    .I3(n35031_18) 
);
defparam n35031_s8.INIT=16'hDFB6;
  LUT3 n35031_s9 (
    .F(n35031_12),
    .I0(n35031_38),
    .I1(n35031_20),
    .I2(n35031_42) 
);
defparam n35031_s9.INIT=8'h01;
  LUT4 n35031_s10 (
    .F(n35031_13),
    .I0(n35031_22),
    .I1(n35031_23),
    .I2(clk_divider1[1]),
    .I3(n35031_24) 
);
defparam n35031_s10.INIT=16'h3A00;
  LUT4 n35031_s11 (
    .F(n35031_14),
    .I0(clk_rise_39),
    .I1(n35031_25),
    .I2(storage[0]),
    .I3(n35031_26) 
);
defparam n35031_s11.INIT=16'h3B30;
  LUT3 n35031_s12 (
    .F(n35031_15),
    .I0(storage[12]),
    .I1(storage[0]),
    .I2(clk_rise_39) 
);
defparam n35031_s12.INIT=8'h10;
  LUT4 n35031_s13 (
    .F(n35031_16),
    .I0(storage[0]),
    .I1(n35031_25),
    .I2(clk_rise_39),
    .I3(n35031_27) 
);
defparam n35031_s13.INIT=16'h00EF;
  LUT4 builder_basesoc_bankmachine0_next_state_1_s20 (
    .F(builder_basesoc_bankmachine0_next_state_1_28),
    .I0(n35244_4),
    .I1(n8629_2),
    .I2(main_sdram_bankmachine0_syncfifo0_readable),
    .I3(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam builder_basesoc_bankmachine0_next_state_1_s20.INIT=16'h8000;
  LUT4 builder_basesoc_bankmachine2_next_state_2_s17 (
    .F(builder_basesoc_bankmachine2_next_state_2_22),
    .I0(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I1(n9457_2),
    .I2(main_sdram_bankmachine2_syncfifo2_readable),
    .I3(n35254_4) 
);
defparam builder_basesoc_bankmachine2_next_state_2_s17.INIT=16'h8000;
  LUT2 builder_basesoc_bankmachine3_next_state_2_s16 (
    .F(builder_basesoc_bankmachine3_next_state_2_21),
    .I0(n9834_3),
    .I1(main_sdram_bankmachine3_row_opened) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s16.INIT=4'h4;
  LUT3 builder_basesoc_bankmachine3_next_state_2_s18 (
    .F(builder_basesoc_bankmachine3_next_state_2_23),
    .I0(builder_basesoc_bankmachine3_state[0]),
    .I1(builder_basesoc_bankmachine3_state[1]),
    .I2(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s18.INIT=8'h7E;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s19 (
    .F(builder_basesoc_bankmachine3_next_state_1_27),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(n9871_2),
    .I2(main_sdram_bankmachine3_syncfifo3_readable),
    .I3(n35259_4) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s19.INIT=16'h8000;
  LUT4 builder_basesoc_multiplexer_next_state_2_s20 (
    .F(builder_basesoc_multiplexer_next_state_2_24),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_8),
    .I2(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I3(n22141_10) 
);
defparam builder_basesoc_multiplexer_next_state_2_s20.INIT=16'hB0BB;
  LUT4 builder_basesoc_multiplexer_next_state_2_s21 (
    .F(builder_basesoc_multiplexer_next_state_2_25),
    .I0(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_8),
    .I2(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I3(n22141_10) 
);
defparam builder_basesoc_multiplexer_next_state_2_s21.INIT=16'h0777;
  LUT2 builder_basesoc_axilite2csr_next_state_1_s18 (
    .F(builder_basesoc_axilite2csr_next_state_1_22),
    .I0(builder_axi2axilite2_state[1]),
    .I1(builder_axi2axilite2_state[0]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s18.INIT=4'h4;
  LUT3 n23272_s17 (
    .F(n23272_21),
    .I0(builder_basesoc_adr[3]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[5]),
    .I2(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23272_s17.INIT=8'h40;
  LUT4 n23274_s16 (
    .F(n23274_20),
    .I0(main_sdram_phaseinjector1_address_storage[4]),
    .I1(main_sdram_phaseinjector1_rddata_status[4]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23274_s16.INIT=16'hF53F;
  LUT4 n23280_s22 (
    .F(n23280_26),
    .I0(main_sdram_phaseinjector0_command_storage[1]),
    .I1(main_sdram_phaseinjector0_baddress_storage[1]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23280_s22.INIT=16'hF53F;
  LUT4 n23280_s23 (
    .F(n23280_27),
    .I0(main_sdram_storage[1]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[1]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23280_s23.INIT=16'h3FF5;
  LUT3 n23588_s16 (
    .F(n23588_20),
    .I0(main_timer_load_storage[0]),
    .I1(main_timer_en_storage),
    .I2(builder_basesoc_adr[1]) 
);
defparam n23588_s16.INIT=8'h35;
  LUT3 n23588_s17 (
    .F(n23588_21),
    .I0(main_timer_value_status[0]),
    .I1(main_timer_zero_pending),
    .I2(builder_basesoc_adr[1]) 
);
defparam n23588_s17.INIT=8'hCA;
  LUT3 n23934_s16 (
    .F(n23934_20),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hscan_storage[9]),
    .I2(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23934_s16.INIT=8'h40;
  LUT3 n23942_s16 (
    .F(n23942_20),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hscan_storage[5]),
    .I2(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23942_s16.INIT=8'h40;
  LUT3 n23944_s16 (
    .F(n23944_20),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hscan_storage[4]),
    .I2(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23944_s16.INIT=8'h40;
  LUT3 n23950_s16 (
    .F(n23950_20),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hscan_storage[1]),
    .I2(main_uart_tx_fifo_wrport_we_7) 
);
defparam n23950_s16.INIT=8'h40;
  LUT4 \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s23  (
    .F(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_25 ),
    .I0(main_vfb_dma_res_fifo_produce[4]),
    .I1(main_vfb_dma_res_fifo_consume_c[4]),
    .I2(main_vfb_dma_res_fifo_produce[11]),
    .I3(main_vfb_dma_res_fifo_consume_c[11]) 
);
defparam \storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_s23 .INIT=16'h9009;
  LUT4 main_vfb_dma_source_source_last_s4 (
    .F(main_vfb_dma_source_source_last_8),
    .I0(main_vfb_dma_res_fifo_level[6]),
    .I1(main_vfb_dma_res_fifo_level[7]),
    .I2(main_vfb_dma_res_fifo_level[8]),
    .I3(main_vfb_dma_res_fifo_level[9]) 
);
defparam main_vfb_dma_source_source_last_s4.INIT=16'h0001;
  LUT4 main_vfb_dma_source_source_last_s5 (
    .F(main_vfb_dma_source_source_last_9),
    .I0(main_vfb_dma_res_fifo_level[2]),
    .I1(main_vfb_dma_res_fifo_level[3]),
    .I2(main_vfb_dma_res_fifo_level[4]),
    .I3(main_vfb_dma_res_fifo_level[5]) 
);
defparam main_vfb_dma_source_source_last_s5.INIT=16'h0001;
  LUT2 main_vfb_dma_source_source_last_s6 (
    .F(main_vfb_dma_source_source_last_10),
    .I0(main_vfb_dma_res_fifo_level[0]),
    .I1(main_vfb_dma_res_fifo_level[1]) 
);
defparam main_vfb_dma_source_source_last_s6.INIT=4'h1;
  LUT4 main_vfb_dma_source_source_last_s7 (
    .F(main_vfb_dma_source_source_last_11),
    .I0(main_vfb_dma_res_fifo_level[10]),
    .I1(main_vfb_dma_res_fifo_level[11]),
    .I2(main_vfb_dma_res_fifo_level[12]),
    .I3(main_vfb_dma_res_fifo_level[13]) 
);
defparam main_vfb_dma_source_source_last_s7.INIT=16'h0001;
  LUT4 n22141_s6 (
    .F(n22141_10),
    .I0(builder_basesoc_bankmachine2_next_state_2_16),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(builder_basesoc_bankmachine2_next_state_2_20) 
);
defparam n22141_s6.INIT=16'h4000;
  LUT4 storage_7_66815_DIAREG_G_0_s12 (
    .F(storage_7_66815_DIAREG_G_0_15),
    .I0(main_vfb_litedramdmareader_length_storage[21]),
    .I1(storage_7_66815_DIAREG_G_0_31),
    .I2(storage_7_66815_DIAREG_G_0_61),
    .I3(storage_7_66815_DIAREG_G_0_33) 
);
defparam storage_7_66815_DIAREG_G_0_s12.INIT=16'h4000;
  LUT3 storage_7_66815_DIAREG_G_0_s13 (
    .F(storage_7_66815_DIAREG_G_0_16),
    .I0(main_vfb_litedramdmareader_offset[22]),
    .I1(main_vfb_litedramdmareader_length_storage[24]),
    .I2(storage_7_66815_DIAREG_G_0_34) 
);
defparam storage_7_66815_DIAREG_G_0_s13.INIT=8'h69;
  LUT4 storage_7_66815_DIAREG_G_0_s14 (
    .F(storage_7_66815_DIAREG_G_0_17),
    .I0(main_vfb_litedramdmareader_length_storage[5]),
    .I1(main_vfb_litedramdmareader_length_storage[4]),
    .I2(main_vfb_litedramdmareader_length_storage[3]),
    .I3(main_vfb_litedramdmareader_length_storage[2]) 
);
defparam storage_7_66815_DIAREG_G_0_s14.INIT=16'h0001;
  LUT2 storage_7_66815_DIAREG_G_0_s15 (
    .F(storage_7_66815_DIAREG_G_0_18),
    .I0(main_vfb_litedramdmareader_offset[5]),
    .I1(main_vfb_litedramdmareader_length_storage[7]) 
);
defparam storage_7_66815_DIAREG_G_0_s15.INIT=4'h6;
  LUT4 storage_7_66815_DIAREG_G_0_s16 (
    .F(storage_7_66815_DIAREG_G_0_19),
    .I0(main_vfb_litedramdmareader_offset[7]),
    .I1(main_vfb_litedramdmareader_length_storage[9]),
    .I2(storage_7_66815_DIAREG_G_0_55),
    .I3(storage_7_66815_DIAREG_G_0_36) 
);
defparam storage_7_66815_DIAREG_G_0_s16.INIT=16'hDFB6;
  LUT4 storage_7_66815_DIAREG_G_0_s17 (
    .F(storage_7_66815_DIAREG_G_0_20),
    .I0(storage_7_66815_DIAREG_G_0_17),
    .I1(storage_7_66815_DIAREG_G_0_37),
    .I2(main_vfb_litedramdmareader_offset[6]),
    .I3(main_vfb_litedramdmareader_length_storage[8]) 
);
defparam storage_7_66815_DIAREG_G_0_s17.INIT=16'h8778;
  LUT4 storage_7_66815_DIAREG_G_0_s18 (
    .F(storage_7_66815_DIAREG_G_0_21),
    .I0(storage_7_66815_DIAREG_G_0_38),
    .I1(storage_7_66815_DIAREG_G_0_39),
    .I2(storage_7_66815_DIAREG_G_0_40),
    .I3(main_vfb_litedramdmareader_offset[1]) 
);
defparam storage_7_66815_DIAREG_G_0_s18.INIT=16'h30A0;
  LUT4 storage_7_66815_DIAREG_G_0_s19 (
    .F(storage_7_66815_DIAREG_G_0_22),
    .I0(main_vfb_litedramdmareader_length_storage[10]),
    .I1(main_vfb_litedramdmareader_length_storage[9]),
    .I2(storage_7_66815_DIAREG_G_0_55),
    .I3(storage_7_66815_DIAREG_G_0_41) 
);
defparam storage_7_66815_DIAREG_G_0_s19.INIT=16'hEF10;
  LUT2 storage_7_66815_DIAREG_G_0_s21 (
    .F(storage_7_66815_DIAREG_G_0_24),
    .I0(main_vfb_litedramdmareader_offset[18]),
    .I1(main_vfb_litedramdmareader_length_storage[20]) 
);
defparam storage_7_66815_DIAREG_G_0_s21.INIT=4'h6;
  LUT4 storage_7_66815_DIAREG_G_0_s22 (
    .F(storage_7_66815_DIAREG_G_0_25),
    .I0(storage_7_66815_DIAREG_G_0_55),
    .I1(storage_7_66815_DIAREG_G_0_42),
    .I2(main_vfb_litedramdmareader_offset[10]),
    .I3(main_vfb_litedramdmareader_length_storage[12]) 
);
defparam storage_7_66815_DIAREG_G_0_s22.INIT=16'h7887;
  LUT4 storage_7_66815_DIAREG_G_0_s23 (
    .F(storage_7_66815_DIAREG_G_0_26),
    .I0(storage_7_66815_DIAREG_G_0_31),
    .I1(storage_7_66815_DIAREG_G_0_43),
    .I2(main_vfb_litedramdmareader_offset[13]),
    .I3(main_vfb_litedramdmareader_length_storage[15]) 
);
defparam storage_7_66815_DIAREG_G_0_s23.INIT=16'h7887;
  LUT4 storage_7_66815_DIAREG_G_0_s24 (
    .F(storage_7_66815_DIAREG_G_0_27),
    .I0(main_vfb_litedramdmareader_offset[14]),
    .I1(main_vfb_litedramdmareader_length_storage[16]),
    .I2(storage_7_66815_DIAREG_G_0_44),
    .I3(storage_7_66815_DIAREG_G_0_45) 
);
defparam storage_7_66815_DIAREG_G_0_s24.INIT=16'hDFB6;
  LUT4 storage_7_66815_DIAREG_G_0_s25 (
    .F(storage_7_66815_DIAREG_G_0_28),
    .I0(storage_7_66815_DIAREG_G_0_46),
    .I1(storage_7_66815_DIAREG_G_0_44),
    .I2(main_vfb_litedramdmareader_offset[16]),
    .I3(main_vfb_litedramdmareader_length_storage[18]) 
);
defparam storage_7_66815_DIAREG_G_0_s25.INIT=16'h8778;
  LUT4 storage_7_66815_DIAREG_G_0_s26 (
    .F(storage_7_66815_DIAREG_G_0_29),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_length_storage[13]),
    .I2(storage_7_66815_DIAREG_G_0_31),
    .I3(storage_7_66815_DIAREG_G_0_47) 
);
defparam storage_7_66815_DIAREG_G_0_s26.INIT=16'hDFB6;
  LUT3 main_uart_tx_fifo_wrport_we_s7 (
    .F(main_uart_tx_fifo_wrport_we_10),
    .I0(builder_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .I2(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13) 
);
defparam main_uart_tx_fifo_wrport_we_s7.INIT=8'hE0;
  LUT3 main_uart_tx_fifo_wrport_we_s8 (
    .F(main_uart_tx_fifo_wrport_we_11),
    .I0(builder_basesoc_port_adr_reg[7]),
    .I1(builder_basesoc_port_adr_reg[8]),
    .I2(builder_basesoc_adr_5_12) 
);
defparam main_uart_tx_fifo_wrport_we_s8.INIT=8'hE0;
  LUT3 main_uart_tx_fifo_wrport_we_s9 (
    .F(main_uart_tx_fifo_wrport_we_12),
    .I0(builder_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .I1(builder_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .I2(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13) 
);
defparam main_uart_tx_fifo_wrport_we_s9.INIT=8'hE0;
  LUT3 main_uart_tx_fifo_wrport_we_s10 (
    .F(main_uart_tx_fifo_wrport_we_13),
    .I0(builder_basesoc_port_adr_reg[4]),
    .I1(builder_basesoc_port_adr_reg[5]),
    .I2(builder_basesoc_adr_5_12) 
);
defparam main_uart_tx_fifo_wrport_we_s10.INIT=8'hE0;
  LUT4 clk_rise_s27 (
    .F(clk_rise_30),
    .I0(clk_divider1[1]),
    .I1(storage[2]),
    .I2(clk_divider1[0]),
    .I3(storage[1]) 
);
defparam clk_rise_s27.INIT=16'hF69F;
  LUT3 clk_rise_s28 (
    .F(clk_rise_31),
    .I0(storage[10]),
    .I1(storage[9]),
    .I2(storage[8]) 
);
defparam clk_rise_s28.INIT=8'h01;
  LUT3 builder_csr_interconnect_dat_r_2_s8 (
    .F(builder_csr_interconnect_dat_r_2_11),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_2_s8.INIT=8'hAC;
  LUT2 builder_csr_interconnect_dat_r_3_s9 (
    .F(builder_csr_interconnect_dat_r_3_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]) 
);
defparam builder_csr_interconnect_dat_r_3_s9.INIT=4'h4;
  LUT2 builder_csr_interconnect_dat_r_3_s10 (
    .F(builder_csr_interconnect_dat_r_3_13),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[1]) 
);
defparam builder_csr_interconnect_dat_r_3_s10.INIT=4'h6;
  LUT4 builder_csr_interconnect_dat_r_3_s11 (
    .F(builder_csr_interconnect_dat_r_3_14),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_3_s11.INIT=16'h4FFC;
  LUT3 builder_csr_interconnect_dat_r_3_s12 (
    .F(builder_csr_interconnect_dat_r_3_15),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_3_s12.INIT=8'hE3;
  LUT4 builder_csr_interconnect_dat_r_4_s10 (
    .F(builder_csr_interconnect_dat_r_4_13),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[0]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[3]) 
);
defparam builder_csr_interconnect_dat_r_4_s10.INIT=16'h0230;
  LUT3 builder_csr_interconnect_dat_r_4_s11 (
    .F(builder_csr_interconnect_dat_r_4_14),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[3]),
    .I2(builder_csr_interconnect_dat_r_4_15) 
);
defparam builder_csr_interconnect_dat_r_4_s11.INIT=8'h04;
  LUT3 n22212_s9 (
    .F(n22212_12),
    .I0(builder_basesoc_bankmachine1_state[0]),
    .I1(builder_basesoc_bankmachine1_state[1]),
    .I2(builder_basesoc_bankmachine1_state[2]) 
);
defparam n22212_s9.INIT=8'h7E;
  LUT2 n35031_s15 (
    .F(n35031_18),
    .I0(clk_divider1[7]),
    .I1(storage[7]) 
);
defparam n35031_s15.INIT=4'h6;
  LUT4 n35031_s17 (
    .F(n35031_20),
    .I0(storage[0]),
    .I1(storage[9]),
    .I2(clk_rise_8),
    .I3(n35031_29) 
);
defparam n35031_s17.INIT=16'hEF00;
  LUT4 n35031_s19 (
    .F(n35031_22),
    .I0(storage[0]),
    .I1(storage[1]),
    .I2(clk_divider1[0]),
    .I3(n35031_31) 
);
defparam n35031_s19.INIT=16'h0042;
  LUT4 n35031_s20 (
    .F(n35031_23),
    .I0(storage[0]),
    .I1(storage[1]),
    .I2(n35031_31),
    .I3(clk_divider1[0]) 
);
defparam n35031_s20.INIT=16'hEFF7;
  LUT4 n35031_s21 (
    .F(n35031_24),
    .I0(n35031_40),
    .I1(clk_rise_8),
    .I2(n35031_33),
    .I3(n35031_34) 
);
defparam n35031_s21.INIT=16'h0007;
  LUT2 n35031_s22 (
    .F(n35031_25),
    .I0(clk_divider1[12]),
    .I1(storage[12]) 
);
defparam n35031_s22.INIT=4'h6;
  LUT4 n35031_s23 (
    .F(n35031_26),
    .I0(clk_rise_8),
    .I1(n35031_28),
    .I2(clk_rise_28),
    .I3(n35031_30) 
);
defparam n35031_s23.INIT=16'hDD0D;
  LUT4 n35031_s24 (
    .F(n35031_27),
    .I0(storage[0]),
    .I1(clk_rise_33),
    .I2(clk_divider1[8]),
    .I3(storage[8]) 
);
defparam n35031_s24.INIT=16'h4BB4;
  LUT2 storage_7_66815_DIAREG_G_0_s28 (
    .F(storage_7_66815_DIAREG_G_0_31),
    .I0(storage_7_66815_DIAREG_G_0_55),
    .I1(storage_7_66815_DIAREG_G_0_48) 
);
defparam storage_7_66815_DIAREG_G_0_s28.INIT=4'h8;
  LUT2 storage_7_66815_DIAREG_G_0_s30 (
    .F(storage_7_66815_DIAREG_G_0_33),
    .I0(main_vfb_litedramdmareader_length_storage[20]),
    .I1(main_vfb_litedramdmareader_length_storage[19]) 
);
defparam storage_7_66815_DIAREG_G_0_s30.INIT=4'h1;
  LUT3 storage_7_66815_DIAREG_G_0_s31 (
    .F(storage_7_66815_DIAREG_G_0_34),
    .I0(main_vfb_litedramdmareader_length_storage[23]),
    .I1(main_vfb_litedramdmareader_length_storage[22]),
    .I2(main_vfb_litedramdmareader_offset[20]) 
);
defparam storage_7_66815_DIAREG_G_0_s31.INIT=8'hD3;
  LUT2 storage_7_66815_DIAREG_G_0_s33 (
    .F(storage_7_66815_DIAREG_G_0_36),
    .I0(main_vfb_litedramdmareader_offset[8]),
    .I1(main_vfb_litedramdmareader_length_storage[10]) 
);
defparam storage_7_66815_DIAREG_G_0_s33.INIT=4'h6;
  LUT2 storage_7_66815_DIAREG_G_0_s34 (
    .F(storage_7_66815_DIAREG_G_0_37),
    .I0(main_vfb_litedramdmareader_length_storage[7]),
    .I1(main_vfb_litedramdmareader_length_storage[6]) 
);
defparam storage_7_66815_DIAREG_G_0_s34.INIT=4'h1;
  LUT4 storage_7_66815_DIAREG_G_0_s35 (
    .F(storage_7_66815_DIAREG_G_0_38),
    .I0(main_vfb_litedramdmareader_length_storage[3]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I2(main_vfb_litedramdmareader_length_storage[2]),
    .I3(storage_7_66815_DIAREG_G_0_50) 
);
defparam storage_7_66815_DIAREG_G_0_s35.INIT=16'h0018;
  LUT4 storage_7_66815_DIAREG_G_0_s36 (
    .F(storage_7_66815_DIAREG_G_0_39),
    .I0(main_vfb_litedramdmareader_length_storage[3]),
    .I1(main_vfb_litedramdmareader_length_storage[2]),
    .I2(storage_7_66815_DIAREG_G_0_50),
    .I3(main_vfb_litedramdmareader_offset[0]) 
);
defparam storage_7_66815_DIAREG_G_0_s36.INIT=16'hEFF7;
  LUT3 storage_7_66815_DIAREG_G_0_s37 (
    .F(storage_7_66815_DIAREG_G_0_40),
    .I0(main_vfb_litedramdmareader_offset[3]),
    .I1(main_vfb_litedramdmareader_length_storage[5]),
    .I2(storage_7_66815_DIAREG_G_0_51) 
);
defparam storage_7_66815_DIAREG_G_0_s37.INIT=8'h69;
  LUT2 storage_7_66815_DIAREG_G_0_s38 (
    .F(storage_7_66815_DIAREG_G_0_41),
    .I0(main_vfb_litedramdmareader_offset[9]),
    .I1(main_vfb_litedramdmareader_length_storage[11]) 
);
defparam storage_7_66815_DIAREG_G_0_s38.INIT=4'h6;
  LUT3 storage_7_66815_DIAREG_G_0_s39 (
    .F(storage_7_66815_DIAREG_G_0_42),
    .I0(main_vfb_litedramdmareader_length_storage[11]),
    .I1(main_vfb_litedramdmareader_length_storage[10]),
    .I2(main_vfb_litedramdmareader_length_storage[9]) 
);
defparam storage_7_66815_DIAREG_G_0_s39.INIT=8'h01;
  LUT2 storage_7_66815_DIAREG_G_0_s40 (
    .F(storage_7_66815_DIAREG_G_0_43),
    .I0(main_vfb_litedramdmareader_length_storage[14]),
    .I1(main_vfb_litedramdmareader_length_storage[13]) 
);
defparam storage_7_66815_DIAREG_G_0_s40.INIT=4'h1;
  LUT3 storage_7_66815_DIAREG_G_0_s41 (
    .F(storage_7_66815_DIAREG_G_0_44),
    .I0(storage_7_66815_DIAREG_G_0_55),
    .I1(storage_7_66815_DIAREG_G_0_48),
    .I2(storage_7_66815_DIAREG_G_0_59) 
);
defparam storage_7_66815_DIAREG_G_0_s41.INIT=8'h80;
  LUT2 storage_7_66815_DIAREG_G_0_s42 (
    .F(storage_7_66815_DIAREG_G_0_45),
    .I0(main_vfb_litedramdmareader_offset[15]),
    .I1(main_vfb_litedramdmareader_length_storage[17]) 
);
defparam storage_7_66815_DIAREG_G_0_s42.INIT=4'h6;
  LUT2 storage_7_66815_DIAREG_G_0_s43 (
    .F(storage_7_66815_DIAREG_G_0_46),
    .I0(main_vfb_litedramdmareader_length_storage[17]),
    .I1(main_vfb_litedramdmareader_length_storage[16]) 
);
defparam storage_7_66815_DIAREG_G_0_s43.INIT=4'h1;
  LUT2 storage_7_66815_DIAREG_G_0_s44 (
    .F(storage_7_66815_DIAREG_G_0_47),
    .I0(main_vfb_litedramdmareader_offset[12]),
    .I1(main_vfb_litedramdmareader_length_storage[14]) 
);
defparam storage_7_66815_DIAREG_G_0_s44.INIT=4'h6;
  LUT3 builder_csr_interconnect_dat_r_4_s12 (
    .F(builder_csr_interconnect_dat_r_4_15),
    .I0(mem_adr0[0]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_4_s12.INIT=8'h07;
  LUT2 n35031_s25 (
    .F(n35031_28),
    .I0(clk_divider1[9]),
    .I1(storage[9]) 
);
defparam n35031_s25.INIT=4'h6;
  LUT2 n35031_s26 (
    .F(n35031_29),
    .I0(clk_divider1[10]),
    .I1(storage[10]) 
);
defparam n35031_s26.INIT=4'h6;
  LUT2 n35031_s27 (
    .F(n35031_30),
    .I0(clk_divider1[11]),
    .I1(storage[11]) 
);
defparam n35031_s27.INIT=4'h6;
  LUT2 n35031_s28 (
    .F(n35031_31),
    .I0(clk_divider1[2]),
    .I1(storage[2]) 
);
defparam n35031_s28.INIT=4'h6;
  LUT4 n35031_s30 (
    .F(n35031_33),
    .I0(clk_divider1[3]),
    .I1(storage[3]),
    .I2(n35031_35),
    .I3(n35031_36) 
);
defparam n35031_s30.INIT=16'hDFB6;
  LUT4 n35031_s31 (
    .F(n35031_34),
    .I0(storage[0]),
    .I1(clk_rise_18),
    .I2(clk_divider1[5]),
    .I3(storage[5]) 
);
defparam n35031_s31.INIT=16'h4BB4;
  LUT4 storage_7_66815_DIAREG_G_0_s45 (
    .F(storage_7_66815_DIAREG_G_0_48),
    .I0(main_vfb_litedramdmareader_length_storage[12]),
    .I1(main_vfb_litedramdmareader_length_storage[11]),
    .I2(main_vfb_litedramdmareader_length_storage[10]),
    .I3(main_vfb_litedramdmareader_length_storage[9]) 
);
defparam storage_7_66815_DIAREG_G_0_s45.INIT=16'h0001;
  LUT2 storage_7_66815_DIAREG_G_0_s47 (
    .F(storage_7_66815_DIAREG_G_0_50),
    .I0(main_vfb_litedramdmareader_offset[2]),
    .I1(main_vfb_litedramdmareader_length_storage[4]) 
);
defparam storage_7_66815_DIAREG_G_0_s47.INIT=4'h6;
  LUT3 storage_7_66815_DIAREG_G_0_s48 (
    .F(storage_7_66815_DIAREG_G_0_51),
    .I0(main_vfb_litedramdmareader_length_storage[4]),
    .I1(main_vfb_litedramdmareader_length_storage[3]),
    .I2(main_vfb_litedramdmareader_length_storage[2]) 
);
defparam storage_7_66815_DIAREG_G_0_s48.INIT=8'h01;
  LUT3 n35031_s32 (
    .F(n35031_35),
    .I0(storage[2]),
    .I1(storage[0]),
    .I2(storage[1]) 
);
defparam n35031_s32.INIT=8'h01;
  LUT2 n35031_s33 (
    .F(n35031_36),
    .I0(clk_divider1[4]),
    .I1(storage[4]) 
);
defparam n35031_s33.INIT=4'h6;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s14 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_18),
    .I0(builder_basesoc_axilite2csr_state[2]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[0]),
    .I3(builder_basesoc_axilite2csr_next_state_1_22) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s14.INIT=16'h4000;
  LUT4 builder_slave_sel_dec0_3_s12 (
    .F(builder_slave_sel_dec0_3_16),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_16),
    .I1(builder_rr_write_grant),
    .I2(lineLoader_address[16]),
    .I3(lineLoader_address[29]) 
);
defparam builder_slave_sel_dec0_3_s12.INIT=16'h5455;
  LUT4 n20773_s8 (
    .F(n20773_14),
    .I0(n20773_11),
    .I1(main_rx_phase[13]),
    .I2(main_rx_phase[14]),
    .I3(main_rx_phase[15]) 
);
defparam n20773_s8.INIT=16'h0002;
  LUT4 builder_basesoc_axilitesram0_next_state_2_s15 (
    .F(builder_basesoc_axilitesram0_next_state_2_20),
    .I0(builder_axi2axilite0_next_state_1_18),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_rr_write_grant_8),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam builder_basesoc_axilitesram0_next_state_2_s15.INIT=16'h0100;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s22 (
    .F(builder_basesoc_bankmachine2_next_state_1_31),
    .I0(builder_basesoc_bankmachine2_next_state_1_26),
    .I1(builder_basesoc_bankmachine2_state[2]),
    .I2(builder_basesoc_bankmachine2_next_state_1_29),
    .I3(builder_basesoc_bankmachine2_state[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s22.INIT=16'hFEFF;
  LUT4 builder_basesoc_multiplexer_next_state_2_s22 (
    .F(builder_basesoc_multiplexer_next_state_2_27),
    .I0(builder_basesoc_bankmachine2_state[0]),
    .I1(builder_basesoc_bankmachine2_state[1]),
    .I2(builder_basesoc_bankmachine3_state[0]),
    .I3(builder_basesoc_bankmachine3_state[1]) 
);
defparam builder_basesoc_multiplexer_next_state_2_s22.INIT=16'h0001;
  LUT4 main_tag_port_we_s8 (
    .F(main_tag_port_we_14),
    .I0(builder_basesoc_fullmemorywe_state[1]),
    .I1(builder_basesoc_fullmemorywe_state[0]),
    .I2(main_tag_port_dat_r[21]),
    .I3(n11485_3) 
);
defparam main_tag_port_we_s8.INIT=16'h0400;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce_s8 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce),
    .I0(builder_basesoc_litedramdmareader_state[0]),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(main_vfb_dma_res_fifo_wrport_we_1_2) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce_s8.INIT=8'h9F;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_s3 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0[13]),
    .I0(builder_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .I1(builder_basesoc_port_adr_reg[13]),
    .I2(builder_basesoc_adr_5_12),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_13_s3.INIT=16'hCA00;
  LUT4 n23283_s3 (
    .F(n23283_7),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_6),
    .I1(builder_csr_bankarray_sel_8),
    .I2(builder_basesoc_axilite2csr_next_state_1_15),
    .I3(builder_csr_bankarray_sel_9) 
);
defparam n23283_s3.INIT=16'h0015;
  LUT4 builder_csr_bankarray_sel_s7 (
    .F(builder_csr_bankarray_sel_11),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_6),
    .I1(builder_csr_bankarray_sel_8),
    .I2(builder_basesoc_axilite2csr_next_state_1_15),
    .I3(builder_csr_bankarray_sel_9) 
);
defparam builder_csr_bankarray_sel_s7.INIT=16'h002A;
  LUT4 builder_csr_interconnect_dat_r_0_s17 (
    .F(builder_csr_interconnect_dat_r_0_21),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[0]),
    .I3(mem_adr0[4]) 
);
defparam builder_csr_interconnect_dat_r_0_s17.INIT=16'h0800;
  LUT4 builder_csr_interconnect_dat_r_2_s9 (
    .F(builder_csr_interconnect_dat_r_2_13),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[0]) 
);
defparam builder_csr_interconnect_dat_r_2_s9.INIT=16'h0FF7;
  LUT3 main_basesoc_socbushandler_pipe_valid_sink_ready_s13 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_17),
    .I0(n6502_4),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s13.INIT=8'h40;
  LUT4 builder_slave_sel_dec0_0_s10 (
    .F(builder_slave_sel_dec0[0]),
    .I0(builder_slave_sel_dec0_0_4),
    .I1(builder_slave_sel_dec0_2_5),
    .I2(builder_slave_sel_dec0_0_8),
    .I3(builder_slave_sel_dec0_0_7) 
);
defparam builder_slave_sel_dec0_0_s10.INIT=16'h5540;
  LUT4 builder_slave_sel_dec1_1_s8 (
    .F(builder_slave_sel_dec1[1]),
    .I0(builder_slave_sel_dec1_1_7),
    .I1(builder_slave_sel_dec1_0_9),
    .I2(builder_slave_sel_dec1_3_7),
    .I3(builder_slave_sel_dec1_1_6) 
);
defparam builder_slave_sel_dec1_1_s8.INIT=16'h8000;
  LUT4 builder_slave_sel_dec1_2_s6 (
    .F(builder_slave_sel_dec1[2]),
    .I0(builder_slave_sel_dec1_2_7),
    .I1(builder_slave_sel_dec1_2_8),
    .I2(main_bridge_axi2axi_lite_ax_burst_payload_addr_31_15),
    .I3(builder_slave_sel_dec1_2_12) 
);
defparam builder_slave_sel_dec1_2_s6.INIT=16'h1000;
  LUT4 builder_rr_read_grant_s9 (
    .F(builder_rr_read_grant_14),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(main_socbushandler_wishbone2axi1_cmd_done),
    .I3(builder_rr_read_grant_10) 
);
defparam builder_rr_read_grant_s9.INIT=16'h00FB;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s12 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_19),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_16),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi0_state[0]),
    .I3(lineLoader_address[29]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s12.INIT=16'h4555;
  LUT4 main_adapted_interface_adapted_interface_adr_31_s7 (
    .F(main_adapted_interface_adapted_interface_adr_31_13),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axilite2wishbone_state[1]),
    .I2(builder_axi2axilite_state[1]),
    .I3(main_data_port_dat_w_127_6) 
);
defparam main_adapted_interface_adapted_interface_adr_31_s7.INIT=16'h4200;
  LUT4 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s9 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axilite2wishbone_state[1]),
    .I2(builder_axi2axilite_state[1]),
    .I3(builder_axilite2wishbone_next_state_0_14) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s9.INIT=16'h4200;
  LUT4 n19678_s1 (
    .F(n19678_5),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I2(builder_axi2axilite_next_state_0_13),
    .I3(main_bridge_axi2axi_lite_pipe_valid_sink_ready_6) 
);
defparam n19678_s1.INIT=16'hD0DD;
  LUT4 main_bridge_axi2axi_lite_pipe_valid_sink_ready_s7 (
    .F(main_bridge_axi2axi_lite_pipe_valid_sink_ready),
    .I0(builder_axi2axilite_next_state_0_13),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_6),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_5),
    .I3(main_bridge_axi2axi_lite_pipe_valid_source_valid) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_sink_ready_s7.INIT=16'hB0FF;
  LUT4 main_sdram_bankmachine0_wrport_we_s4 (
    .F(main_sdram_bankmachine0_wrport_we),
    .I0(main_sdram_bankmachine0_wrport_we_6),
    .I1(builder_basesoc_roundrobin0_grant),
    .I2(builder_basesoc_roundrobin0_grant_8),
    .I3(main_sdram_bankmachine0_wrport_we_5) 
);
defparam main_sdram_bankmachine0_wrport_we_s4.INIT=16'hFF40;
  LUT4 main_sdram_choose_cmd_ce_s3 (
    .F(main_sdram_choose_cmd_ce),
    .I0(n25045_5),
    .I1(main_sdram_trrdcon_ready),
    .I2(n25045_6),
    .I3(main_sdram_choose_cmd_ce_5) 
);
defparam main_sdram_choose_cmd_ce_s3.INIT=16'hFFE0;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_0_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_0_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_14),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_0_15),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_0_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_0_s13 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_0_19),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_0_14),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_0_15),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_0_s13.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_10_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_10_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_10_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_10_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_10_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_10_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_10_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_10_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_10_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_10_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_11_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_11_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_11_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_11_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_11_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_11_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_11_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_11_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_11_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_11_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_12_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_12_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_12_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_12_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_12_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_12_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_12_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_12_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_12_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_12_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_13_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_13_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_13_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_13_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_13_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_13_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_13_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_13_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_13_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_13_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_14_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_14_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_14_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_14_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_14_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_14_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_14_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_14_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_14_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_14_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_15_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_15_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_15_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_15_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_15_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_15_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_15_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_15_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_15_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_15_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_16_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_16_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_16_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_16_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_16_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_16_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_16_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_16_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_16_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_16_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_17_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_17_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_17_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_17_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_17_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_17_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_17_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_17_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_17_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_17_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_18_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_18_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_18_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_18_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_18_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_18_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_18_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_18_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_18_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_18_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_19_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_19_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_19_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_19_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_19_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_19_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_19_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_19_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_19_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_19_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_1_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_1_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_1_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_1_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_1_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_1_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_1_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_1_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_1_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_1_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_20_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_20_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_20_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_20_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_20_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_20_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_20_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_20_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_20_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_20_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_21_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_21_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_21_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_21_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_21_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_21_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_21_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_21_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_21_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_21_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_22_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_22_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_22_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_22_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_22_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_22_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_22_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_22_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_22_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_22_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_23_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_23_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_23_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_23_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_23_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_23_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_23_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_23_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_23_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_23_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_24_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_24_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_24_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_24_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_24_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_24_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_24_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_24_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_24_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_24_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_25_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_25_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_25_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_25_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_25_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_25_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_25_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_25_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_25_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_25_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_26_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_26_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_26_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_26_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_26_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_26_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_26_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_26_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_26_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_26_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_27_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_27_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_27_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_27_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_27_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_27_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_27_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_27_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_27_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_27_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_28_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_28_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_28_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_28_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_28_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_28_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_28_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_28_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_28_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_28_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_29_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_29_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_29_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_29_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_29_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_29_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_29_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_29_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_29_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_29_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_2_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_2_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_2_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_2_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_2_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_2_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_2_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_2_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_2_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_2_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_30_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_30_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_30_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_30_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_30_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_30_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_30_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_30_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_30_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_30_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_31_s8 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_31_15),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_31_15),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_31_16),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_31_s8.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_31_s11 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_31_18),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_31_15),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_31_16),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_31_s11.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_3_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_3_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_3_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_3_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_3_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_3_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_3_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_3_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_3_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_3_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_4_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_4_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_4_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_4_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_4_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_4_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_4_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_4_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_4_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_4_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_5_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_5_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_5_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_5_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_5_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_5_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_5_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_5_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_5_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_5_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_6_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_6_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_6_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_6_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_6_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_6_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_6_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_6_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_6_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_6_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_7_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_7_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_7_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_7_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_7_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_7_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_7_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_7_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_7_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_7_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_8_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_8_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_8_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_8_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_8_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_8_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_8_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_8_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_8_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_8_s10.INIT=8'h70;
  LUT3 main_socbushandler_interface0_adapted_interface_dat_r_9_s7 (
    .F(main_socbushandler_interface0_adapted_interface_dat_r_9_13),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_9_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_9_14),
    .I2(iBus_cmd_ready_4) 
);
defparam main_socbushandler_interface0_adapted_interface_dat_r_9_s7.INIT=8'h70;
  LUT3 main_socbushandler_interface1_adapted_interface_dat_r_9_s10 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_9_16),
    .I0(main_socbushandler_interface1_adapted_interface_dat_r_9_13),
    .I1(main_socbushandler_interface1_adapted_interface_dat_r_9_14),
    .I2(main_socbushandler_interface1_adapted_interface_dat_r_0_13) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_9_s10.INIT=8'h70;
  LUT3 main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1_s8 (
    .F(main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1) 
);
defparam main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1_s8.INIT=8'hF1;
  LUT3 main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1_s8 (
    .F(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1),
    .I0(builder_wishbone2axi1_state[0]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1) 
);
defparam main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1_s8.INIT=8'hF1;
  LUT3 main_tx_phase_12_s7 (
    .F(main_tx_phase_12_13),
    .I0(main_tx_phase[11]),
    .I1(main_tx_phase[9]),
    .I2(main_tx_phase[10]) 
);
defparam main_tx_phase_12_s7.INIT=8'h01;
  LUT4 main_uart_rx_fifo_wrport_we_s2 (
    .F(main_uart_rx_fifo_wrport_we),
    .I0(main_uart_rx_fifo_level0[4]),
    .I1(main_uart_rx_fifo_syncfifo_re_4),
    .I2(n7444_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam main_uart_rx_fifo_wrport_we_s2.INIT=16'h7000;
  LUT4 main_vfb_dma_res_fifo_do_read_s3 (
    .F(main_vfb_dma_res_fifo_do_read_7),
    .I0(main_vfb_litedramdmareader_enable_storage),
    .I1(main_vfb_cdc_cdc_graycounter0_q[2]),
    .I2(builder_multiregimpl11_regs1[2]),
    .I3(main_vfb_cdc_cdc_graycounter0_ce_5) 
);
defparam main_vfb_dma_res_fifo_do_read_s3.INIT=16'h2800;
  LUT4 main_vfb_cdc_cdc_graycounter0_ce_s3 (
    .F(main_vfb_cdc_cdc_graycounter0_ce),
    .I0(main_vfb_cdc_cdc_graycounter0_q[2]),
    .I1(builder_multiregimpl11_regs1[2]),
    .I2(main_vfb_cdc_cdc_graycounter0_ce_5),
    .I3(main_vfb_dma_res_fifo_do_read_9) 
);
defparam main_vfb_cdc_cdc_graycounter0_ce_s3.INIT=16'h9F00;
  LUT3 main_vfb_dma_res_fifo_do_read_s4 (
    .F(main_vfb_dma_res_fifo_do_read_9),
    .I0(main_vfb_dma_res_fifo_level[14]),
    .I1(main_vfb_dma_source_source_last_7),
    .I2(main_vfb_dma_fifo_readable) 
);
defparam main_vfb_dma_res_fifo_do_read_s4.INIT=8'hB0;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9),
    .I0(main_vfb_litedramdmareader_offset[13]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_7),
    .I2(main_vfb_litedramdmareader_offset[11]),
    .I3(main_vfb_litedramdmareader_offset[12]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_s4.INIT=16'h8000;
  LUT3 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s5 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_10),
    .I0(main_vfb_litedramdmareader_offset[16]),
    .I1(main_vfb_litedramdmareader_offset[14]),
    .I2(main_vfb_litedramdmareader_offset[15]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s5.INIT=8'h80;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_9),
    .I0(main_vfb_litedramdmareader_offset[21]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_19_7),
    .I2(main_vfb_litedramdmareader_offset[19]),
    .I3(main_vfb_litedramdmareader_offset[20]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_22_s4.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_9),
    .I0(main_vfb_litedramdmareader_offset[6]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_4_7),
    .I2(main_vfb_litedramdmareader_offset[4]),
    .I3(main_vfb_litedramdmareader_offset[5]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_s4.INIT=16'h8000;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_9),
    .I0(main_vfb_litedramdmareader_offset[9]),
    .I1(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_7_9),
    .I2(main_vfb_litedramdmareader_offset[7]),
    .I3(main_vfb_litedramdmareader_offset[8]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_s4.INIT=16'h8000;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_8),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_9),
    .I2(main_vtg_source_payload_hcount[4]),
    .I3(main_vtg_source_payload_hcount[5]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_s3.INIT=16'h8000;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s3 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_8),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_9),
    .I2(main_vtg_source_payload_vcount[4]),
    .I3(main_vtg_source_payload_vcount[5]) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_s3.INIT=16'h8000;
  LUT4 n14702_s9 (
    .F(n14702_13),
    .I0(control_storage[9]),
    .I1(control_storage[8]),
    .I2(control_storage[10]),
    .I3(control_storage[11]) 
);
defparam n14702_s9.INIT=16'hFE00;
  LUT2 n34692_s1 (
    .F(n34692_5),
    .I0(dvi_rst),
    .I1(builder_multiregimpl1_regs1) 
);
defparam n34692_s1.INIT=4'hB;
  LUT4 n20684_s5 (
    .F(n20684_11),
    .I0(main_tx_phase[27]),
    .I1(main_tx_phase[24]),
    .I2(main_tx_phase[25]),
    .I3(main_tx_phase[26]) 
);
defparam n20684_s5.INIT=16'h8000;
  LUT4 n20761_s5 (
    .F(n20761_11),
    .I0(main_rx_phase[26]),
    .I1(main_rx_phase[27]),
    .I2(n20763_9),
    .I3(main_rx_phase[28]) 
);
defparam n20761_s5.INIT=16'h7F80;
  LUT3 n20769_s5 (
    .F(n20769_12),
    .I0(main_rx_phase[20]),
    .I1(n20770_9),
    .I2(main_rx_phase[19]) 
);
defparam n20769_s5.INIT=8'h65;
  LUT4 n20768_s5 (
    .F(n20768_11),
    .I0(main_rx_phase[20]),
    .I1(n20770_9),
    .I2(main_rx_phase[19]),
    .I3(main_rx_phase[21]) 
);
defparam n20768_s5.INIT=16'h45BA;
  LUT4 n20772_s6 (
    .F(n20772_13),
    .I0(main_rx_phase[17]),
    .I1(n20773_14),
    .I2(n20773_9),
    .I3(main_rx_phase[16]) 
);
defparam n20772_s6.INIT=16'hA655;
  LUT4 n21018_s4 (
    .F(n21018_8),
    .I0(main_timer_value[17]),
    .I1(main_timer_value[18]),
    .I2(main_timer_value[19]),
    .I3(main_timer_zero_trigger_7) 
);
defparam n21018_s4.INIT=16'h0100;
  LUT4 n21035_s3 (
    .F(n21035_7),
    .I0(main_timer_value[2]),
    .I1(main_timer_value[0]),
    .I2(main_timer_value[1]),
    .I3(main_timer_value[3]) 
);
defparam n21035_s3.INIT=16'hFE01;
  LUT4 n21150_s5 (
    .F(n21150_9),
    .I0(main_watchdog_remaining_status[20]),
    .I1(main_watchdog_remaining_status[21]),
    .I2(main_watchdog_remaining_status[18]),
    .I3(main_watchdog_remaining_status[19]) 
);
defparam n21150_s5.INIT=16'h0001;
  LUT4 n21153_s3 (
    .F(n21153_7),
    .I0(n21160_4),
    .I1(n21150_5),
    .I2(main_watchdog_remaining_status[18]),
    .I3(main_watchdog_remaining_status[19]) 
);
defparam n21153_s3.INIT=16'h0008;
  LUT4 n21158_s2 (
    .F(n21158_6),
    .I0(n21160_4),
    .I1(main_watchdog_remaining_status[13]),
    .I2(main_watchdog_remaining_status[14]),
    .I3(main_watchdog_remaining_status[15]) 
);
defparam n21158_s2.INIT=16'hFD02;
  LUT4 n21157_s3 (
    .F(n21157_7),
    .I0(main_watchdog_remaining_status[15]),
    .I1(n21160_4),
    .I2(main_watchdog_remaining_status[13]),
    .I3(main_watchdog_remaining_status[14]) 
);
defparam n21157_s3.INIT=16'h0004;
  LUT4 n21170_s2 (
    .F(n21170_6),
    .I0(main_watchdog_remaining_status[2]),
    .I1(main_watchdog_remaining_status[0]),
    .I2(main_watchdog_remaining_status[1]),
    .I3(main_watchdog_remaining_status[3]) 
);
defparam n21170_s2.INIT=16'hFE01;
  LUT4 n21509_s2 (
    .F(n21509_6),
    .I0(builder_basesoc_refresher_next_state_1_18),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]),
    .I3(main_sdram_sequencer_trigger[2]) 
);
defparam n21509_s2.INIT=16'h0002;
  LUT4 main_sdram_time1_3_s6 (
    .F(main_sdram_time1_3_12),
    .I0(main_sdram_time1[3]),
    .I1(main_sdram_time1[0]),
    .I2(main_sdram_time1[1]),
    .I3(main_sdram_time1[2]) 
);
defparam main_sdram_time1_3_s6.INIT=16'h0001;
  LUT4 n22161_s10 (
    .F(n22153_7),
    .I0(n22141_7),
    .I1(main_sdram_choose_req_grant[1]),
    .I2(n22148_7),
    .I3(main_sdram_bankmachine3_pipe_valid_sink_ready_5) 
);
defparam n22161_s10.INIT=16'hFF80;
  LUT4 n22161_s9 (
    .F(n22147_8),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(n22148_7),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I3(n22141_6) 
);
defparam n22161_s9.INIT=16'hF8FF;
  LUT4 builder_basesoc_multiplexer_next_state_2_s23 (
    .F(builder_basesoc_multiplexer_next_state_2_29),
    .I0(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I1(n22212_9),
    .I2(n22212_8),
    .I3(builder_basesoc_multiplexer_next_state_2_25) 
);
defparam builder_basesoc_multiplexer_next_state_2_s23.INIT=16'h0700;
  LUT3 n22212_s10 (
    .F(n22212_14),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I2(n22212_9) 
);
defparam n22212_s10.INIT=8'h40;
  LUT4 main_vfb_dma_res_fifo_consume_11_s12 (
    .F(main_vfb_dma_res_fifo_consume_11_19),
    .I0(main_vfb_dma_res_fifo_consume[11]),
    .I1(n22615_8),
    .I2(main_vfb_dma_res_fifo_consume_11_23),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_11_s12.INIT=16'h990F;
  LUT4 main_vfb_dma_res_fifo_consume_7_s12 (
    .F(main_vfb_dma_res_fifo_consume_7_19),
    .I0(main_vfb_dma_res_fifo_consume[7]),
    .I1(n22619_8),
    .I2(main_vfb_dma_res_fifo_consume_7_23),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_7_s12.INIT=16'h990F;
  LUT4 main_vfb_dma_res_fifo_consume_4_s12 (
    .F(main_vfb_dma_res_fifo_consume_4_19),
    .I0(main_vfb_dma_res_fifo_consume[4]),
    .I1(n22622_8),
    .I2(main_vfb_dma_res_fifo_consume_4_23),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_4_s12.INIT=16'h990F;
  LUT4 main_vfb_dma_res_fifo_consume_1_s12 (
    .F(main_vfb_dma_res_fifo_consume_1_19),
    .I0(main_vfb_dma_res_fifo_consume[0]),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume_1_23),
    .I3(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_1_s12.INIT=16'h990F;
  LUT3 n23725_s2 (
    .F(n23725_6),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6) 
);
defparam n23725_s2.INIT=8'hFD;
  LUT4 n23203_s3 (
    .F(n23203_7),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(builder_csr_bankarray_sel_11) 
);
defparam n23203_s3.INIT=16'hFDFF;
  LUT4 n25061_s3 (
    .F(n25061_7),
    .I0(sys_rst),
    .I1(main_sdram_timer_count1[4]),
    .I2(n25052_6),
    .I3(n25052_7) 
);
defparam n25061_s3.INIT=16'hEFFF;
  LUT4 n25052_s5 (
    .F(n25052_9),
    .I0(sys_rst),
    .I1(main_sdram_timer_count1[4]),
    .I2(n25052_6),
    .I3(n25052_7) 
);
defparam n25052_s5.INIT=16'hBAAA;
  LUT4 n35031_s34 (
    .F(n35031_38),
    .I0(clk_rise_8),
    .I1(storage[0]),
    .I2(clk_divider1[9]),
    .I3(storage[9]) 
);
defparam n35031_s34.INIT=16'h0DD0;
  LUT4 n35031_s35 (
    .F(n35031_40),
    .I0(storage[9]),
    .I1(storage[0]),
    .I2(clk_divider1[10]),
    .I3(storage[10]) 
);
defparam n35031_s35.INIT=16'h1001;
  LUT4 n35031_s36 (
    .F(n35031_42),
    .I0(clk_rise_28),
    .I1(storage[0]),
    .I2(clk_divider1[11]),
    .I3(storage[11]) 
);
defparam n35031_s36.INIT=16'h0DD0;
  LUT4 n35244_s2 (
    .F(n35244_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine0_state[0]),
    .I2(builder_basesoc_bankmachine0_state[1]),
    .I3(builder_basesoc_bankmachine0_state[2]) 
);
defparam n35244_s2.INIT=16'hABBE;
  LUT4 n35249_s2 (
    .F(n35249_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine1_state[0]),
    .I2(builder_basesoc_bankmachine1_state[1]),
    .I3(builder_basesoc_bankmachine1_state[2]) 
);
defparam n35249_s2.INIT=16'hABBE;
  LUT4 n35254_s2 (
    .F(n35254_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine2_state[0]),
    .I2(builder_basesoc_bankmachine2_state[1]),
    .I3(builder_basesoc_bankmachine2_state[2]) 
);
defparam n35254_s2.INIT=16'hABBE;
  LUT4 n35259_s2 (
    .F(n35259_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine3_state[0]),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[2]) 
);
defparam n35259_s2.INIT=16'hABBE;
  LUT4 n7355_s2 (
    .F(n7355_7),
    .I0(main_tx_count[2]),
    .I1(main_tx_count[0]),
    .I2(main_tx_count[1]),
    .I3(main_tx_tick) 
);
defparam n7355_s2.INIT=16'h6A00;
  LUT4 n7422_s2 (
    .F(n7422_7),
    .I0(main_rx_count[2]),
    .I1(main_rx_count[0]),
    .I2(main_rx_count[1]),
    .I3(main_rx_tick) 
);
defparam n7422_s2.INIT=16'h6A00;
  LUT4 n7824_s4 (
    .F(n7824_8),
    .I0(main_phase_sel),
    .I1(main_sdram_storage[0]),
    .I2(main_sdram_dfi_p0_wrdata_en),
    .I3(n7824_6) 
);
defparam n7824_s4.INIT=16'hFF40;
  LUT4 storage_7_66815_DIAREG_G_0_s49 (
    .F(storage_7_66815_DIAREG_G_0_53),
    .I0(storage_7_66815_DIAREG_G_0_31),
    .I1(storage_7_66815_DIAREG_G_0_61),
    .I2(main_vfb_litedramdmareader_length_storage[20]),
    .I3(main_vfb_litedramdmareader_length_storage[19]) 
);
defparam storage_7_66815_DIAREG_G_0_s49.INIT=16'h0008;
  LUT4 storage_7_66815_DIAREG_G_0_s50 (
    .F(storage_7_66815_DIAREG_G_0_55),
    .I0(main_vfb_litedramdmareader_length_storage[8]),
    .I1(storage_7_66815_DIAREG_G_0_17),
    .I2(main_vfb_litedramdmareader_length_storage[7]),
    .I3(main_vfb_litedramdmareader_length_storage[6]) 
);
defparam storage_7_66815_DIAREG_G_0_s50.INIT=16'h0004;
  LUT4 storage_7_66815_DIAREG_G_0_s51 (
    .F(storage_7_66815_DIAREG_G_0_57),
    .I0(storage_7_66815_DIAREG_G_0_6),
    .I1(storage_7_66815_DIAREG_G_0_12),
    .I2(storage_7_66815_DIAREG_G_0_13),
    .I3(storage_7_66815_DIAREG_G_0_14) 
);
defparam storage_7_66815_DIAREG_G_0_s51.INIT=16'hDFFF;
  LUT3 storage_7_66815_DIAREG_G_0_s52 (
    .F(storage_7_66815_DIAREG_G_0_59),
    .I0(main_vfb_litedramdmareader_length_storage[15]),
    .I1(main_vfb_litedramdmareader_length_storage[14]),
    .I2(main_vfb_litedramdmareader_length_storage[13]) 
);
defparam storage_7_66815_DIAREG_G_0_s52.INIT=8'h01;
  LUT4 storage_7_66815_DIAREG_G_0_s53 (
    .F(storage_7_66815_DIAREG_G_0_61),
    .I0(main_vfb_litedramdmareader_length_storage[18]),
    .I1(storage_7_66815_DIAREG_G_0_59),
    .I2(main_vfb_litedramdmareader_length_storage[17]),
    .I3(main_vfb_litedramdmareader_length_storage[16]) 
);
defparam storage_7_66815_DIAREG_G_0_s53.INIT=16'h0004;
  LUT3 builder_rd_lock_counter_7_s12 (
    .F(builder_rd_lock_counter_7_18),
    .I0(builder_basesoc_socbushandler_cmd_done),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_axi2axilite2_state[0]) 
);
defparam builder_rd_lock_counter_7_s12.INIT=8'h20;
  LUT4 builder_basesoc_axilite2csr_next_state_1_s19 (
    .F(builder_basesoc_axilite2csr_next_state_1_24),
    .I0(n6782_4),
    .I1(builder_basesoc_axilite2csr_state[0]),
    .I2(builder_axi2axilite2_state[1]),
    .I3(builder_axi2axilite2_state[0]) 
);
defparam builder_basesoc_axilite2csr_next_state_1_s19.INIT=16'h0400;
  LUT4 n35256_s2 (
    .F(n35256_6),
    .I0(main_sdram_bankmachine2_row_col_n_addr_sel),
    .I1(main_sdram_choose_cmd_grant[0]),
    .I2(n25044_4),
    .I3(main_sdram_choose_cmd_grant[1]) 
);
defparam n35256_s2.INIT=16'h0200;
  LUT4 n35261_s2 (
    .F(n35261_6),
    .I0(main_sdram_bankmachine3_row_col_n_addr_sel),
    .I1(n25044_4),
    .I2(main_sdram_choose_cmd_grant[1]),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam n35261_s2.INIT=16'h2000;
  LUT4 builder_basesoc_bankmachine3_next_state_1_s20 (
    .F(builder_basesoc_bankmachine3_next_state_1_29),
    .I0(n25044_4),
    .I1(main_sdram_choose_cmd_grant[1]),
    .I2(main_sdram_choose_cmd_grant[0]),
    .I3(builder_basesoc_bankmachine3_next_state_1_24) 
);
defparam builder_basesoc_bankmachine3_next_state_1_s20.INIT=16'h40FF;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s19 (
    .F(builder_basesoc_bankmachine3_next_state_2_25),
    .I0(builder_basesoc_bankmachine1_next_state_0_23),
    .I1(builder_basesoc_bankmachine3_state[0]),
    .I2(builder_basesoc_bankmachine3_state[1]),
    .I3(builder_basesoc_bankmachine3_state[2]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s19.INIT=16'h000E;
  LUT3 builder_basesoc_socbushandler_pipe_valid_sink_ready_s15 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_20),
    .I0(n6502_4),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s15.INIT=8'h40;
  LUT4 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s11 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_18),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_6) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s11.INIT=16'h7000;
  LUT3 n24138_s2 (
    .F(n24138_6),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(n23808_5) 
);
defparam n24138_s2.INIT=8'hBF;
  LUT3 n23589_s2 (
    .F(n23589_6),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6) 
);
defparam n23589_s2.INIT=8'hDF;
  LUT3 builder_csr_bankarray_sel_s8 (
    .F(builder_csr_bankarray_sel),
    .I0(builder_csr_bankarray_sel_11),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6) 
);
defparam builder_csr_bankarray_sel_s8.INIT=8'h20;
  LUT4 builder_slave_sel_dec1_0_s13 (
    .F(builder_slave_sel_dec1[0]),
    .I0(builder_slave_sel_dec1_0_6),
    .I1(builder_slave_sel_dec1_0_7),
    .I2(builder_slave_sel_dec1_0_8),
    .I3(builder_slave_sel_dec1_0_5) 
);
defparam builder_slave_sel_dec1_0_s13.INIT=16'h008F;
  LUT4 clk_rise_s29 (
    .F(clk_rise_33),
    .I0(clk_rise_18),
    .I1(storage[7]),
    .I2(storage[6]),
    .I3(storage[5]) 
);
defparam clk_rise_s29.INIT=16'h0002;
  LUT4 n35031_s37 (
    .F(n35031_44),
    .I0(storage[0]),
    .I1(clk_rise_39),
    .I2(storage[13]),
    .I3(storage[12]) 
);
defparam n35031_s37.INIT=16'h0004;
  LUT4 clk_rise_s30 (
    .F(clk_rise_35),
    .I0(storage[14]),
    .I1(clk_rise_39),
    .I2(storage[13]),
    .I3(storage[12]) 
);
defparam clk_rise_s30.INIT=16'h0004;
  LUT3 n35031_s38 (
    .F(n35031_46),
    .I0(storage[0]),
    .I1(storage[5]),
    .I2(clk_rise_18) 
);
defparam n35031_s38.INIT=8'h10;
  LUT4 clk_rise_s31 (
    .F(clk_rise_37),
    .I0(storage[6]),
    .I1(storage[5]),
    .I2(clk_rise_18),
    .I3(clk_divider1[5]) 
);
defparam clk_rise_s31.INIT=16'h6500;
  LUT3 main_data_port_we_7_s3 (
    .F(main_data_port_we_7_8),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_data_port_we_7_s3.INIT=8'h40;
  LUT3 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s12 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_19),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s12.INIT=8'h01;
  LUT4 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s13 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_21),
    .I0(n26204_5),
    .I1(builder_axi2axilite0_next_state_0_13),
    .I2(builder_axi2axilite0_state[0]),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s13.INIT=16'h0001;
  LUT4 main_basesoc_socbushandler_ax_burst_valid_s7 (
    .F(main_basesoc_socbushandler_ax_burst_valid),
    .I0(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_17),
    .I1(builder_axi2axilite0_next_state_1_20),
    .I2(builder_axi2axilite0_state[0]),
    .I3(builder_axi2axilite0_state[1]) 
);
defparam main_basesoc_socbushandler_ax_burst_valid_s7.INIT=16'h000E;
  LUT4 builder_slave_sel_dec1_2_s7 (
    .F(builder_slave_sel_dec1_2_12),
    .I0(builder_slave_sel_dec1_0_7),
    .I1(builder_slave_sel_dec1_3_13),
    .I2(builder_slave_sel_dec1_3_12),
    .I3(builder_slave_sel_dec1_0_8) 
);
defparam builder_slave_sel_dec1_2_s7.INIT=16'hA800;
  LUT4 main_data_port_we_12_s3 (
    .F(main_data_port_we_12_8),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_data_port_we_15_8) 
);
defparam main_data_port_we_12_s3.INIT=16'hEF00;
  LUT4 main_ram_we_0_s4 (
    .F(main_ram_we[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(main_ram_we_1_4),
    .I2(main_cpu_dbus_we),
    .I3(main_ram_we_0_5) 
);
defparam main_ram_we_0_s4.INIT=16'hEF00;
  LUT4 main_data_port_dat_w_127_s5 (
    .F(main_data_port_dat_w_127_9),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(main_wishbone_bridge_aborted),
    .I2(builder_basesoc_fsm_state_1_9),
    .I3(builder_basesoc_fullmemorywe_state[1]) 
);
defparam main_data_port_dat_w_127_s5.INIT=16'h0200;
  LUT4 n21013_s3 (
    .F(n21013_7),
    .I0(main_timer_value[24]),
    .I1(main_timer_zero_trigger_8),
    .I2(main_timer_zero_trigger_7),
    .I3(main_timer_value[25]) 
);
defparam n21013_s3.INIT=16'hBF40;
  LUT4 main_tx_phase_17_s7 (
    .F(main_tx_phase_17_13),
    .I0(main_tx_phase[14]),
    .I1(main_tx_phase[15]),
    .I2(main_tx_phase[12]),
    .I3(main_tx_phase[13]) 
);
defparam main_tx_phase_17_s7.INIT=16'h0001;
  LUT3 main_tx_phase_15_s6 (
    .F(main_tx_phase_15_12),
    .I0(main_tx_phase[14]),
    .I1(main_tx_phase[12]),
    .I2(main_tx_phase[13]) 
);
defparam main_tx_phase_15_s6.INIT=8'h01;
  LUT4 main_uart_rx_pending_s5 (
    .F(main_uart_rx_pending_12),
    .I0(main_uart_pending_re),
    .I1(main_uart_pending_r[1]),
    .I2(main_uart_rx_trigger_d),
    .I3(main_uart_rx_fifo_readable) 
);
defparam main_uart_rx_pending_s5.INIT=16'h8F88;
  LUT3 main_uart_rx_fifo_readable_s4 (
    .F(main_uart_rx_fifo_readable_10),
    .I0(main_uart_pending_re),
    .I1(main_uart_pending_r[1]),
    .I2(main_uart_rx_fifo_syncfifo_re) 
);
defparam main_uart_rx_fifo_readable_s4.INIT=8'hF8;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_1_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next[1]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_next_binary[2]),
    .I1(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I2(main_vfb_cdc_cdc_graycounter1_ce),
    .I3(main_vfb_cdc_cdc_graycounter1_q_binary[1]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_1_s1.INIT=16'h956A;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_0_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next[0]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I1(main_vfb_cdc_cdc_graycounter1_ce),
    .I2(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .I3(main_vfb_cdc_cdc_graycounter1_q_next_binary[0]) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_0_s1.INIT=16'h8778;
  LUT4 main_vfb_first_resetinserter_next_value_ce_s1 (
    .F(main_vfb_first_resetinserter_next_value_ce),
    .I0(main_vfb_cdc_cdc_graycounter1_ce),
    .I1(storage_9_dat1[33]),
    .I2(builder_basesoc_resetinserter_state),
    .I3(builder_multiregimpl12_regs1) 
);
defparam main_vfb_first_resetinserter_next_value_ce_s1.INIT=16'h8F88;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s4 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_9),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount[3]),
    .I2(main_vtg_source_payload_hcount[0]),
    .I3(main_vtg_source_payload_hcount[1]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_6_s4.INIT=16'h8000;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[2]),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(main_vtg_source_payload_hcount[0]),
    .I2(main_vtg_source_payload_hcount[1]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_2_s2.INIT=16'h6A00;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s4 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_9),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount[9]),
    .I2(main_vtg_source_payload_hcount[7]),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_8) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_s4.INIT=16'h8000;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_s2 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[8]),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(main_vtg_source_payload_hcount[7]),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_7_8),
    .I3(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_11_7) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_8_s2.INIT=16'h6A00;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s4 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_9),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(main_vtg_source_payload_vcount[3]),
    .I2(main_vtg_source_payload_vcount[0]),
    .I3(main_vtg_source_payload_vcount[1]) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_6_s4.INIT=16'h8000;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_2_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[2]),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(main_vtg_source_payload_vcount[0]),
    .I2(main_vtg_source_payload_vcount[1]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_2_s2.INIT=16'h6A00;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s4 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_9),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(main_vtg_source_payload_vcount[9]),
    .I2(main_vtg_source_payload_vcount[7]),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_8) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s4.INIT=16'h8000;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_8_s2 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[8]),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(main_vtg_source_payload_vcount[7]),
    .I2(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_7_8),
    .I3(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_8_s2.INIT=16'h6A00;
  LUT3 n21210_s1 (
    .F(n21210_5),
    .I0(main_watchdog_wdt_trigger_d),
    .I1(main_watchdog_control_storage[8]),
    .I2(main_watchdog_execute) 
);
defparam n21210_s1.INIT=8'h40;
  LUT4 n12862_s2 (
    .F(n12862_6),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(builder_basesoc_fsm_state[0]),
    .I2(builder_basesoc_fsm_state[1]),
    .I3(builder_basesoc_fullmemorywe_state[1]) 
);
defparam n12862_s2.INIT=16'h4100;
  LUT3 n19254_s3 (
    .F(n19254_8),
    .I0(main_basesoc_socbushandler_beat_count[5]),
    .I1(main_basesoc_socbushandler_beat_count[4]),
    .I2(n19255_7) 
);
defparam n19254_s3.INIT=8'h6A;
  LUT4 n19253_s3 (
    .F(n19253_8),
    .I0(main_basesoc_socbushandler_beat_count[5]),
    .I1(main_basesoc_socbushandler_beat_count[4]),
    .I2(n19255_7),
    .I3(main_basesoc_socbushandler_beat_count[6]) 
);
defparam n19253_s3.INIT=16'h7F80;
  LUT3 n19488_s3 (
    .F(n19488_8),
    .I0(main_socbushandler_beat_count[5]),
    .I1(main_socbushandler_beat_count[4]),
    .I2(n19489_7) 
);
defparam n19488_s3.INIT=8'h6A;
  LUT4 n19487_s3 (
    .F(n19487_8),
    .I0(main_socbushandler_beat_count[5]),
    .I1(main_socbushandler_beat_count[4]),
    .I2(n19489_7),
    .I3(main_socbushandler_beat_count[6]) 
);
defparam n19487_s3.INIT=16'h7F80;
  LUT3 n19722_s3 (
    .F(n19722_8),
    .I0(main_bridge_axi2axi_lite_beat_count[5]),
    .I1(main_bridge_axi2axi_lite_beat_count[4]),
    .I2(n19723_7) 
);
defparam n19722_s3.INIT=8'h6A;
  LUT4 n19721_s3 (
    .F(n19721_8),
    .I0(main_bridge_axi2axi_lite_beat_count[5]),
    .I1(main_bridge_axi2axi_lite_beat_count[4]),
    .I2(n19723_7),
    .I3(main_bridge_axi2axi_lite_beat_count[6]) 
);
defparam n19721_s3.INIT=16'h7F80;
  LUT3 n19989_s3 (
    .F(n19989_8),
    .I0(builder_basesoc_socbushandler_beat_count[5]),
    .I1(builder_basesoc_socbushandler_beat_count[4]),
    .I2(n19990_7) 
);
defparam n19989_s3.INIT=8'h6A;
  LUT4 n19988_s3 (
    .F(n19988_8),
    .I0(builder_basesoc_socbushandler_beat_count[5]),
    .I1(builder_basesoc_socbushandler_beat_count[4]),
    .I2(n19990_7),
    .I3(builder_basesoc_socbushandler_beat_count[6]) 
);
defparam n19988_s3.INIT=16'h7F80;
  LUT4 n20763_s5 (
    .F(n20763_11),
    .I0(main_rx_phase[26]),
    .I1(main_rx_phase_31_10),
    .I2(main_rx_phase[25]),
    .I3(main_rx_phase[24]) 
);
defparam n20763_s5.INIT=16'h9AAA;
  LUT4 n21016_s3 (
    .F(n21016_7),
    .I0(main_timer_value[20]),
    .I1(main_timer_value[21]),
    .I2(n21018_8),
    .I3(main_timer_value[22]) 
);
defparam n21016_s3.INIT=16'hEF10;
  LUT4 n21143_s2 (
    .F(n21143_6),
    .I0(n21145_4),
    .I1(main_watchdog_remaining_status[28]),
    .I2(main_watchdog_remaining_status[29]),
    .I3(main_watchdog_remaining_status[30]) 
);
defparam n21143_s2.INIT=16'hFD02;
  LUT3 n35219_s1 (
    .F(n35219_5),
    .I0(sys_rst),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]) 
);
defparam n35219_s1.INIT=8'hBA;
  LUT3 n21521_s2 (
    .F(n21521_6),
    .I0(main_sdram_sequencer_trigger[2]),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]) 
);
defparam n21521_s2.INIT=8'h20;
  LUT3 n21514_s3 (
    .F(n21514_7),
    .I0(main_sdram_sequencer_trigger[2]),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]) 
);
defparam n21514_s3.INIT=8'h10;
  LUT4 n22084_s4 (
    .F(n22084_9),
    .I0(main_sdram_time0[2]),
    .I1(main_sdram_time0[3]),
    .I2(main_sdram_time0[0]),
    .I3(main_sdram_time0[1]) 
);
defparam n22084_s4.INIT=16'h0001;
  LUT4 n22086_s4 (
    .F(n22086_9),
    .I0(main_sdram_time0_4_9),
    .I1(main_sdram_time0[2]),
    .I2(main_sdram_time0[0]),
    .I3(main_sdram_time0[1]) 
);
defparam n22086_s4.INIT=16'hDDD7;
  LUT4 builder_basesoc_multiplexer_next_state_2_s24 (
    .F(builder_basesoc_multiplexer_next_state_2_31),
    .I0(n22148_8),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I2(n22212_9),
    .I3(builder_basesoc_multiplexer_next_state_2_24) 
);
defparam builder_basesoc_multiplexer_next_state_2_s24.INIT=16'h4500;
  LUT3 n23808_s3 (
    .F(n23808_7),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(n23808_5) 
);
defparam n23808_s3.INIT=8'h7F;
  LUT3 n23283_s4 (
    .F(n23283_9),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6) 
);
defparam n23283_s4.INIT=8'h7F;
  LUT3 n23119_s3 (
    .F(n23119_7),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(builder_csr_bankarray_sel_11) 
);
defparam n23119_s3.INIT=8'h7F;
  LUT3 n23952_s2 (
    .F(n23952_6),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(n23808_5) 
);
defparam n23952_s2.INIT=8'hBF;
  LUT3 n23431_s2 (
    .F(n23431_6),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6) 
);
defparam n23431_s2.INIT=8'hDF;
  LUT3 n23192_s3 (
    .F(n23192_7),
    .I0(builder_csr_bankarray_sel_11),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6) 
);
defparam n23192_s3.INIT=8'hDF;
  LUT4 n34992_s2 (
    .F(n34992_6),
    .I0(n25044_4),
    .I1(n25045_7),
    .I2(n25045_8),
    .I3(main_sdram_choose_cmd_grant[0]) 
);
defparam n34992_s2.INIT=16'h5011;
  LUT4 builder_rr_write_grant_s12 (
    .F(builder_rr_write_grant_17),
    .I0(builder_wishbone2axi1_state[1]),
    .I1(main_socbushandler_wishbone2axi1_cmd_done),
    .I2(main_socbushandler_wishbone2axi1_data_done),
    .I3(builder_wishbone2axi1_state[0]) 
);
defparam builder_rr_write_grant_s12.INIT=16'h1500;
  LUT3 builder_wishbone2axi1_next_state_1_s16 (
    .F(builder_wishbone2axi1_next_state_1_23),
    .I0(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I1(main_socbushandler_wishbone2axi1_cmd_done),
    .I2(main_socbushandler_wishbone2axi1_data_done) 
);
defparam builder_wishbone2axi1_next_state_1_s16.INIT=8'h80;
  LUT4 builder_rr_write_grant_s13 (
    .F(builder_rr_write_grant_19),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(main_socbushandler_wishbone2axi0_cmd_done),
    .I2(main_socbushandler_wishbone2axi0_data_done),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam builder_rr_write_grant_s13.INIT=16'h1500;
  LUT3 builder_wishbone2axi0_next_state_1_s15 (
    .F(builder_wishbone2axi0_next_state_1_23),
    .I0(main_ram_we_1_4),
    .I1(main_socbushandler_wishbone2axi0_cmd_done),
    .I2(main_socbushandler_wishbone2axi0_data_done) 
);
defparam builder_wishbone2axi0_next_state_1_s15.INIT=8'h80;
  LUT4 main_uart_tx_fifo_readable_s4 (
    .F(main_uart_tx_fifo_readable_10),
    .I0(main_tx_count[1]),
    .I1(main_tx_count[0]),
    .I2(n7369_5),
    .I3(main_uart_tx_fifo_syncfifo_re) 
);
defparam main_uart_tx_fifo_readable_s4.INIT=16'hFF40;
  LUT4 builder_axilite2wishbone_next_state_1_s21 (
    .F(builder_axilite2wishbone_next_state_1_26),
    .I0(builder_axilite2wishbone_next_state_1_20),
    .I1(builder_axilite2wishbone_next_state_1_28),
    .I2(builder_axi2axilite_state[1]),
    .I3(builder_axi2axilite_state[0]) 
);
defparam builder_axilite2wishbone_next_state_1_s21.INIT=16'h0E00;
  LUT4 builder_axilite2wishbone_next_state_2_s15 (
    .F(builder_axilite2wishbone_next_state_2_20),
    .I0(main_data_port_dat_w_127_7),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axilite2wishbone_next_state_2_24) 
);
defparam builder_axilite2wishbone_next_state_2_s15.INIT=16'hBA00;
  LUT3 builder_basesoc_axilite2csr_next_state_0_s13 (
    .F(builder_basesoc_axilite2csr_next_state_0_18),
    .I0(builder_rr_write_grant_8),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s13.INIT=8'h10;
  LUT3 main_sdram_bankmachine1_wrport_we_s12 (
    .F(main_sdram_bankmachine1_wrport_we_16),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I2(main_sdram_bankmachine0_syncfifo0_readable) 
);
defparam main_sdram_bankmachine1_wrport_we_s12.INIT=8'h54;
  LUT4 builder_comb_rhs_self61_0_s1 (
    .F(builder_comb_rhs_self61[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_0_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_0_s1 (
    .F(builder_comb_rhs_self58[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_0_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_0_s1 (
    .F(builder_comb_rhs_self55[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_0_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_0_s3 (
    .F(builder_comb_rhs_self52[0]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[0]),
    .I2(builder_comb_rhs_self52_0_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_0_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_10_s1 (
    .F(builder_comb_rhs_self61[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_10_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_10_s1 (
    .F(builder_comb_rhs_self58[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_10_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_10_s1 (
    .F(builder_comb_rhs_self55[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_10_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_10_s3 (
    .F(builder_comb_rhs_self52[10]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[10]),
    .I2(builder_comb_rhs_self52_10_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_10_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_11_s1 (
    .F(builder_comb_rhs_self61[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_11_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_11_s1 (
    .F(builder_comb_rhs_self58[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_11_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_11_s1 (
    .F(builder_comb_rhs_self55[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_11_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_11_s3 (
    .F(builder_comb_rhs_self52[11]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[11]),
    .I2(builder_comb_rhs_self52_11_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_11_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_12_s1 (
    .F(builder_comb_rhs_self61[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_12_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_12_s1 (
    .F(builder_comb_rhs_self58[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_12_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_12_s1 (
    .F(builder_comb_rhs_self55[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_12_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_12_s3 (
    .F(builder_comb_rhs_self52[12]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[12]),
    .I2(builder_comb_rhs_self52_12_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_12_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_13_s1 (
    .F(builder_comb_rhs_self61[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_13_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_13_s1 (
    .F(builder_comb_rhs_self58[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_13_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_13_s1 (
    .F(builder_comb_rhs_self55[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_13_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_13_s3 (
    .F(builder_comb_rhs_self52[13]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[13]),
    .I2(builder_comb_rhs_self52_13_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_13_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_14_s1 (
    .F(builder_comb_rhs_self61[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_14_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_14_s1 (
    .F(builder_comb_rhs_self58[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_14_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_14_s1 (
    .F(builder_comb_rhs_self55[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_14_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_14_s3 (
    .F(builder_comb_rhs_self52[14]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[14]),
    .I2(builder_comb_rhs_self52_14_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_14_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_15_s1 (
    .F(builder_comb_rhs_self61[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_15_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_15_s1 (
    .F(builder_comb_rhs_self58[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_15_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_15_s1 (
    .F(builder_comb_rhs_self55[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_15_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_15_s3 (
    .F(builder_comb_rhs_self52[15]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[15]),
    .I2(builder_comb_rhs_self52_15_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_15_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_16_s1 (
    .F(builder_comb_rhs_self61[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_16_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_16_s1 (
    .F(builder_comb_rhs_self58[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_16_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_16_s1 (
    .F(builder_comb_rhs_self55[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_16_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_16_s3 (
    .F(builder_comb_rhs_self52[16]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[16]),
    .I2(builder_comb_rhs_self52_16_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_16_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_17_s1 (
    .F(builder_comb_rhs_self61[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_17_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_17_s1 (
    .F(builder_comb_rhs_self58[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_17_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_17_s1 (
    .F(builder_comb_rhs_self55[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_17_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_17_s3 (
    .F(builder_comb_rhs_self52[17]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[17]),
    .I2(builder_comb_rhs_self52_17_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_17_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_18_s1 (
    .F(builder_comb_rhs_self61[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_18_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_18_s1 (
    .F(builder_comb_rhs_self58[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_18_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_18_s1 (
    .F(builder_comb_rhs_self55[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_18_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_18_s3 (
    .F(builder_comb_rhs_self52[18]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[18]),
    .I2(builder_comb_rhs_self52_18_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_18_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_19_s1 (
    .F(builder_comb_rhs_self61[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_19_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_19_s1 (
    .F(builder_comb_rhs_self58[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_19_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_19_s1 (
    .F(builder_comb_rhs_self55[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_19_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_19_s3 (
    .F(builder_comb_rhs_self52[19]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[19]),
    .I2(builder_comb_rhs_self52_19_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_19_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_1_s1 (
    .F(builder_comb_rhs_self61[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_1_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_1_s1 (
    .F(builder_comb_rhs_self58[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_1_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_1_s1 (
    .F(builder_comb_rhs_self55[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_1_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_1_s3 (
    .F(builder_comb_rhs_self52[1]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_count[1]),
    .I2(builder_comb_rhs_self52_1_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_1_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_20_s1 (
    .F(builder_comb_rhs_self61[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_20_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_20_s1 (
    .F(builder_comb_rhs_self58[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_20_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_20_s1 (
    .F(builder_comb_rhs_self55[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_20_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_20_s3 (
    .F(builder_comb_rhs_self52[20]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[20]),
    .I2(builder_comb_rhs_self52_20_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_20_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_2_s1 (
    .F(builder_comb_rhs_self61[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_2_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_2_s1 (
    .F(builder_comb_rhs_self58[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_2_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_2_s1 (
    .F(builder_comb_rhs_self55[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_2_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_2_s3 (
    .F(builder_comb_rhs_self52[2]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[0]),
    .I2(builder_comb_rhs_self52_2_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_2_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_3_s1 (
    .F(builder_comb_rhs_self61[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_3_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_3_s1 (
    .F(builder_comb_rhs_self58[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_3_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_3_s1 (
    .F(builder_comb_rhs_self55[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_3_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_3_s3 (
    .F(builder_comb_rhs_self52[3]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[1]),
    .I2(builder_comb_rhs_self52_3_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_3_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_4_s1 (
    .F(builder_comb_rhs_self61[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_4_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_4_s1 (
    .F(builder_comb_rhs_self58[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_4_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_4_s1 (
    .F(builder_comb_rhs_self55[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_4_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_4_s3 (
    .F(builder_comb_rhs_self52[4]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[2]),
    .I2(builder_comb_rhs_self52_4_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_4_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_5_s1 (
    .F(builder_comb_rhs_self61[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_5_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_5_s1 (
    .F(builder_comb_rhs_self58[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_5_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_5_s1 (
    .F(builder_comb_rhs_self55[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_5_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_5_s3 (
    .F(builder_comb_rhs_self52[5]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[3]),
    .I2(builder_comb_rhs_self52_5_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_5_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_6_s1 (
    .F(builder_comb_rhs_self61[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_6_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_6_s1 (
    .F(builder_comb_rhs_self58[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_6_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_6_s1 (
    .F(builder_comb_rhs_self55[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_6_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_6_s3 (
    .F(builder_comb_rhs_self52[6]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[4]),
    .I2(builder_comb_rhs_self52_6_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_6_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_7_s1 (
    .F(builder_comb_rhs_self61[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_7_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_7_s1 (
    .F(builder_comb_rhs_self58[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_7_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_7_s1 (
    .F(builder_comb_rhs_self55[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_7_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_7_s3 (
    .F(builder_comb_rhs_self52[7]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[5]),
    .I2(builder_comb_rhs_self52_7_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_7_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_8_s1 (
    .F(builder_comb_rhs_self61[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_8_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_8_s1 (
    .F(builder_comb_rhs_self58[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_8_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_8_s1 (
    .F(builder_comb_rhs_self55[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_8_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_8_s3 (
    .F(builder_comb_rhs_self52[8]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[8]),
    .I2(builder_comb_rhs_self52_8_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_8_s3.INIT=16'hF088;
  LUT4 builder_comb_rhs_self61_9_s1 (
    .F(builder_comb_rhs_self61[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_9),
    .I3(builder_basesoc_roundrobin3_grant) 
);
defparam builder_comb_rhs_self61_9_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self58_9_s1 (
    .F(builder_comb_rhs_self58[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_9),
    .I3(builder_basesoc_roundrobin2_grant) 
);
defparam builder_comb_rhs_self58_9_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self55_9_s1 (
    .F(builder_comb_rhs_self55[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_9),
    .I3(builder_basesoc_roundrobin1_grant) 
);
defparam builder_comb_rhs_self55_9_s1.INIT=16'hF088;
  LUT4 builder_comb_rhs_self52_9_s3 (
    .F(builder_comb_rhs_self52[9]),
    .I0(builder_basesoc_litedramnativeportconverter_state),
    .I1(main_wishbone_bridge_cmd_addr[9]),
    .I2(builder_comb_rhs_self52_9_9),
    .I3(builder_basesoc_roundrobin0_grant) 
);
defparam builder_comb_rhs_self52_9_s3.INIT=16'hF088;
  LUT4 builder_wr_lock_counter_7_s9 (
    .F(builder_wr_lock_counter_7_14),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_rr_write_grant_9) 
);
defparam builder_wr_lock_counter_7_s9.INIT=16'hBF00;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s13 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_29_21),
    .I0(builder_wishbone2axi0_state[0]),
    .I1(builder_rr_read_grant),
    .I2(lineLoader_address[29]),
    .I3(builder_slave_sel_dec1_2_8) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_29_s13.INIT=16'h00EF;
  LUT4 clk_rise_s32 (
    .F(clk_rise_39),
    .I0(storage[11]),
    .I1(clk_rise_18),
    .I2(clk_rise_19),
    .I3(clk_rise_31) 
);
defparam clk_rise_s32.INIT=16'h4000;
  LUT3 main_data_port_we_11_s3 (
    .F(main_data_port_we_11_8),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_data_port_we_11_s3.INIT=8'h40;
  LUT3 main_data_port_we_15_s5 (
    .F(main_data_port_we_15_10),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_data_port_we_15_s5.INIT=8'h80;
  LUT4 main_tx_phase_4_s6 (
    .F(main_tx_phase_4_12),
    .I0(main_tx_phase[4]),
    .I1(main_tx_phase[2]),
    .I2(main_tx_phase[3]),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_phase_4_s6.INIT=16'h95FF;
  LUT4 n23718_s18 (
    .F(n23718_23),
    .I0(n23191_8),
    .I1(n23280_31),
    .I2(main_uart_tx_fifo_level0[4]),
    .I3(main_uart_tx_fifo_syncfifo_re_4) 
);
defparam n23718_s18.INIT=16'h5333;
  LUT3 n20835_s1 (
    .F(n20835_5),
    .I0(main_uart_tx_trigger_d),
    .I1(main_uart_tx_fifo_level0[4]),
    .I2(main_uart_tx_fifo_syncfifo_re_4) 
);
defparam n20835_s1.INIT=8'h15;
  LUT4 main_uart_tx_fifo_wrport_we_s11 (
    .F(main_uart_tx_fifo_wrport_we),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_uart_tx_fifo_wrport_we_19),
    .I2(main_uart_tx_fifo_level0[4]),
    .I3(main_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_uart_tx_fifo_wrport_we_s11.INIT=16'h0888;
  LUT4 builder_csr_bankarray_csrbank8_vscan0_re_s3 (
    .F(builder_csr_bankarray_csrbank8_vscan0_re_8),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[0]),
    .I2(n23262_21),
    .I3(n23262_17) 
);
defparam builder_csr_bankarray_csrbank8_vscan0_re_s3.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_8),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[0]),
    .I2(n23117_17),
    .I3(n23262_17) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re_s3.INIT=16'h1000;
  LUT4 n23117_s10 (
    .F(n23117_15),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[0]),
    .I2(n23117_12),
    .I3(n23117_17) 
);
defparam n23117_s10.INIT=16'h1000;
  LUT4 main_uart_tx_fifo_wrport_we_s12 (
    .F(main_uart_tx_fifo_wrport_we_17),
    .I0(builder_basesoc_adr[3]),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_basesoc_adr[0]),
    .I3(main_uart_tx_fifo_wrport_we_7) 
);
defparam main_uart_tx_fifo_wrport_we_s12.INIT=16'h0100;
  LUT4 n23262_s16 (
    .F(n23262_21),
    .I0(builder_basesoc_adr[1]),
    .I1(main_uart_tx_fifo_wrport_we_10),
    .I2(builder_basesoc_axilite2csr_next_state_1_15),
    .I3(main_uart_tx_fifo_wrport_we_11) 
);
defparam n23262_s16.INIT=16'h0015;
  LUT4 n23117_s11 (
    .F(n23117_17),
    .I0(builder_basesoc_adr[1]),
    .I1(main_uart_tx_fifo_wrport_we_10),
    .I2(builder_basesoc_axilite2csr_next_state_1_15),
    .I3(main_uart_tx_fifo_wrport_we_11) 
);
defparam n23117_s11.INIT=16'h002A;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s4 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[11]),
    .I0(main_vfb_litedramdmareader_offset[11]),
    .I1(main_vfb_litedramdmareader_offset[10]),
    .I2(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_10_9),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_11_s4.INIT=16'h6A00;
  LUT3 main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_s3 (
    .F(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_8),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(n13056_3),
    .I2(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_s3.INIT=8'h20;
  LUT3 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5_s3 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5),
    .I0(n13056_3),
    .I1(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I2(builder_basesoc_clockdomainsrenamer_state) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5_s3.INIT=8'h4F;
  LUT4 main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_s2 (
    .F(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[0]),
    .I0(main_wishbone_bridge_cmd_count[0]),
    .I1(n11702_5),
    .I2(main_sdram_bankmachine3_wrport_we_12),
    .I3(n11702_6) 
);
defparam main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0_0_s2.INIT=16'h5455;
  LUT4 main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0_s1 (
    .F(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0),
    .I0(n12862_6),
    .I1(n11702_5),
    .I2(main_sdram_bankmachine3_wrport_we_12),
    .I3(n11702_6) 
);
defparam main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0_s1.INIT=16'hFEFF;
  LUT4 n20784_s5 (
    .F(n20784_12),
    .I0(main_rx_phase[4]),
    .I1(main_rx_phase[3]),
    .I2(main_rx_phase[2]),
    .I3(main_rx_phase[5]) 
);
defparam n20784_s5.INIT=16'hEA15;
  LUT3 n20785_s5 (
    .F(n20785_12),
    .I0(main_rx_phase[4]),
    .I1(main_rx_phase[3]),
    .I2(main_rx_phase[2]) 
);
defparam n20785_s5.INIT=8'h95;
  LUT4 n22617_s4 (
    .F(n22617_9),
    .I0(main_vfb_dma_res_fifo_consume[8]),
    .I1(main_vfb_dma_res_fifo_consume[7]),
    .I2(n22619_8),
    .I3(main_vfb_dma_res_fifo_consume[9]) 
);
defparam n22617_s4.INIT=16'h7F80;
  LUT3 n22618_s5 (
    .F(n22618_10),
    .I0(main_vfb_dma_res_fifo_consume[8]),
    .I1(main_vfb_dma_res_fifo_consume[7]),
    .I2(n22619_8) 
);
defparam n22618_s5.INIT=8'h6A;
  LUT4 n21645_s2 (
    .F(n21645_7),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(n22212_8),
    .I2(main_sdram_bankmachine0_twtpcon_count[0]),
    .I3(main_sdram_bankmachine0_twtpcon_count[1]) 
);
defparam n21645_s2.INIT=16'hF44F;
  LUT3 n35245_s2 (
    .F(n35245_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine0_next_state_1_25),
    .I2(n22212_8) 
);
defparam n35245_s2.INIT=8'hBA;
  LUT4 builder_basesoc_roundrobin3_grant_s7 (
    .F(builder_basesoc_roundrobin3_grant_12),
    .I0(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine1_syncfifo1_readable),
    .I2(builder_basesoc_roundrobin1_grant),
    .I3(main_wishbone_bridge_cmd_addr[7]) 
);
defparam builder_basesoc_roundrobin3_grant_s7.INIT=16'hF100;
  LUT4 builder_basesoc_roundrobin0_grant_s8 (
    .F(builder_basesoc_roundrobin0_grant_13),
    .I0(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine1_syncfifo1_readable),
    .I2(builder_basesoc_roundrobin1_grant),
    .I3(main_sdram_bankmachine1_wrport_we_12) 
);
defparam builder_basesoc_roundrobin0_grant_s8.INIT=16'h00F1;
  LUT3 main_sdram_bankmachine1_wrport_we_s13 (
    .F(main_sdram_bankmachine1_wrport_we_18),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine3_syncfifo3_readable),
    .I2(builder_basesoc_roundrobin3_grant) 
);
defparam main_sdram_bankmachine1_wrport_we_s13.INIT=8'hE0;
  LUT4 main_sdram_bankmachine1_wrport_we_s14 (
    .F(main_sdram_bankmachine1_wrport_we_20),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_bankmachine3_syncfifo3_readable),
    .I2(builder_basesoc_roundrobin3_grant),
    .I3(main_wishbone_bridge_cmd_addr[7]) 
);
defparam main_sdram_bankmachine1_wrport_we_s14.INIT=16'h00F1;
  LUT4 n25021_s3 (
    .F(n25021_7),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_bankmachine1_next_state_0_23),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(builder_basesoc_multiplexer_state[1]) 
);
defparam n25021_s3.INIT=16'h0100;
  LUT4 main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11 (
    .F(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_18),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(main_tag_di_dirty),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axi2axilite_state[1]) 
);
defparam main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_s11.INIT=16'h0400;
  LUT3 builder_basesoc_fullmemorywe_state_1_s6 (
    .F(builder_basesoc_fullmemorywe_state_1_12),
    .I0(builder_rr_write_grant_8),
    .I1(builder_axi2axilite_state[0]),
    .I2(builder_axi2axilite_state[1]) 
);
defparam builder_basesoc_fullmemorywe_state_1_s6.INIT=8'h10;
  LUT3 n24919_s2 (
    .F(n24919_6),
    .I0(sys_rst),
    .I1(main_gpio_done_4),
    .I2(main_gpio_done_5) 
);
defparam n24919_s2.INIT=8'hEA;
  LUT3 main_ram_we_0_s5 (
    .F(main_ram_we_0_10),
    .I0(builder_rr_write_grant_8),
    .I1(builder_axi2axilite1_state[0]),
    .I2(builder_axi2axilite1_state[1]) 
);
defparam main_ram_we_0_s5.INIT=8'h10;
  LUT4 main_socbushandler_cmd_done_axi2axilite1_next_value0_s10 (
    .F(main_socbushandler_cmd_done_axi2axilite1_next_value0_17),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(main_socbushandler_cmd_done_axi2axilite1_next_value0_15),
    .I3(builder_basesoc_axilitesram1_next_state_1_16) 
);
defparam main_socbushandler_cmd_done_axi2axilite1_next_value0_s10.INIT=16'hF400;
  LUT4 n20123_s9 (
    .F(n20123_13),
    .I0(main_socbushandler_pipe_valid_source_valid),
    .I1(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam n20123_s9.INIT=16'h0001;
  LUT3 main_socbushandler_ax_burst_payload_addr_2_s10 (
    .F(main_socbushandler_ax_burst_payload_addr_2_17),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_27),
    .I1(builder_axi2axilite1_state[0]),
    .I2(builder_axi2axilite1_state[1]) 
);
defparam main_socbushandler_ax_burst_payload_addr_2_s10.INIT=8'h02;
  LUT3 main_socbushandler_ax_burst_payload_addr_2_s11 (
    .F(main_socbushandler_ax_burst_payload_addr_2_19),
    .I0(builder_axi2axilite1_state[0]),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_next_state_1_15) 
);
defparam main_socbushandler_ax_burst_payload_addr_2_s11.INIT=8'h10;
  LUT4 builder_axilite2wishbone_next_state_2_s16 (
    .F(builder_axilite2wishbone_next_state[2]),
    .I0(builder_axilite2wishbone_next_state_2_20),
    .I1(builder_axilite2wishbone_next_state_2_16),
    .I2(builder_axilite2wishbone_state[1]),
    .I3(builder_axilite2wishbone_next_state_0_14) 
);
defparam builder_axilite2wishbone_next_state_2_s16.INIT=16'hF444;
  LUT4 main_tx_phase_12_s8 (
    .F(main_tx_phase_12_15),
    .I0(main_tx_phase_7_10),
    .I1(main_tx_phase[7]),
    .I2(main_tx_phase[8]),
    .I3(main_tx_phase_12_13) 
);
defparam main_tx_phase_12_s8.INIT=16'h1F00;
  LUT4 n21155_s2 (
    .F(n21155_6),
    .I0(n21160_4),
    .I1(main_watchdog_remaining_status[13]),
    .I2(n21150_7),
    .I3(main_watchdog_remaining_status[18]) 
);
defparam n21155_s2.INIT=16'hDF20;
  LUT3 n14702_s10 (
    .F(n14702_15),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(n35031_5) 
);
defparam n14702_s10.INIT=8'h40;
  LUT3 n22941_s3 (
    .F(n22941_8),
    .I0(clk_rise),
    .I1(builder_basesoc_spimaster_state[0]),
    .I2(builder_basesoc_spimaster_state[1]) 
);
defparam n22941_s3.INIT=8'h20;
  LUT3 storage_7_66815_DIAREG_G_0_s54 (
    .F(storage_7_66815_DIAREG_G_0_63),
    .I0(storage_7_66815_DIAREG_G_0_55),
    .I1(storage_7_66815_DIAREG_G_0_48),
    .I2(storage_7_66815_DIAREG_G_0_61) 
);
defparam storage_7_66815_DIAREG_G_0_s54.INIT=8'h80;
  LUT3 n6782_s9 (
    .F(n6782_13),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam n6782_s9.INIT=8'h01;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s14 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_21),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_14),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s14.INIT=8'h01;
  LUT3 builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1_s8 (
    .F(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .I0(builder_axi2axilite2_state[0]),
    .I1(builder_axi2axilite2_state[1]),
    .I2(builder_axi2axilite2_next_state_1_15) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1_s8.INIT=8'h10;
  LUT4 builder_basesoc_socbushandler_ax_burst_valid_s7 (
    .F(builder_basesoc_socbushandler_ax_burst_valid),
    .I0(builder_axi2axilite2_next_state_1_19),
    .I1(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_16),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_ax_burst_valid_s7.INIT=16'h000E;
  LUT4 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0_s6 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_18),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0_s6.INIT=16'h888F;
  LUT4 builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s12 (
    .F(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0),
    .I0(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_13),
    .I1(builder_axi2axilite2_state[0]),
    .I2(builder_axi2axilite2_state[1]),
    .I3(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_18) 
);
defparam builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0_s12.INIT=16'hA800;
  LUT4 main_socbushandler_interface1_adapted_interface_dat_r_0_s14 (
    .F(main_socbushandler_interface1_adapted_interface_dat_r_0_21),
    .I0(builder_axi2axilite0_next_state_0_13),
    .I1(main_basesoc_ram_bus_r_valid),
    .I2(builder_axi2axilite0_state[1]),
    .I3(builder_axi2axilite0_state[0]) 
);
defparam main_socbushandler_interface1_adapted_interface_dat_r_0_s14.INIT=16'h0400;
  LUT4 builder_basesoc_axilitesram0_next_state_1_s15 (
    .F(builder_basesoc_axilitesram0_next_state_1_20),
    .I0(n6782_4),
    .I1(builder_axi2axilite0_state[1]),
    .I2(builder_axi2axilite0_state[0]),
    .I3(builder_basesoc_axilitesram0_state[0]) 
);
defparam builder_basesoc_axilitesram0_next_state_1_s15.INIT=16'h1000;
  LUT4 builder_rd_lock_counter_7_s13 (
    .F(builder_rd_lock_counter_7_20),
    .I0(builder_axi2axilite0_next_state_0_13),
    .I1(builder_axi2axilite0_state[1]),
    .I2(builder_axi2axilite0_state[0]),
    .I3(main_basesoc_socbushandler_cmd_done) 
);
defparam builder_rd_lock_counter_7_s13.INIT=16'h1000;
  LUT4 main_basesoc_socbushandler_pipe_valid_sink_ready_s14 (
    .F(main_basesoc_socbushandler_pipe_valid_sink_ready_19),
    .I0(builder_axi2axilite0_state[1]),
    .I1(builder_axi2axilite0_state[0]),
    .I2(builder_axi2axilite0_next_state_0_14),
    .I3(builder_axirequestcounter1_empty) 
);
defparam main_basesoc_socbushandler_pipe_valid_sink_ready_s14.INIT=16'h4000;
  LUT4 n20760_s5 (
    .F(n20760_11),
    .I0(n20767_9),
    .I1(main_rx_phase[22]),
    .I2(main_rx_phase[23]),
    .I3(main_rx_phase_31_12) 
);
defparam n20760_s5.INIT=16'hF800;
  LUT4 n20765_s4 (
    .F(n20765_10),
    .I0(main_rx_phase[24]),
    .I1(n20767_9),
    .I2(main_rx_phase[22]),
    .I3(main_rx_phase[23]) 
);
defparam n20765_s4.INIT=16'h556A;
  LUT4 builder_basesoc_axilitesram1_next_state_1_s16 (
    .F(builder_basesoc_axilitesram1_next_state_1_21),
    .I0(n6782_4),
    .I1(builder_basesoc_axilitesram1_state[0]),
    .I2(builder_axi2axilite1_state[1]),
    .I3(builder_axi2axilite1_state[0]) 
);
defparam builder_basesoc_axilitesram1_next_state_1_s16.INIT=16'h0400;
  LUT3 builder_axi2axilite1_next_state_0_s10 (
    .F(builder_axi2axilite1_next_state_0_16),
    .I0(main_socbushandler_cmd_done),
    .I1(builder_axi2axilite1_state[1]),
    .I2(builder_axi2axilite1_state[0]) 
);
defparam builder_axi2axilite1_next_state_0_s10.INIT=8'h20;
  LUT4 main_vfb_dma_res_fifo_wrport_we_s1 (
    .F(main_vfb_dma_res_fifo_wrport_we),
    .I0(main_sdram_bankmachine0_wrport_we_4),
    .I1(main_vfb_dma_res_fifo_wrport_we_1_3),
    .I2(main_sdram_bankmachine3_wrport_we_4),
    .I3(main_vfb_dma_res_fifo_wrport_we_1_4) 
);
defparam main_vfb_dma_res_fifo_wrport_we_s1.INIT=16'hFFFE;
  LUT4 n20776_s6 (
    .F(n20776_13),
    .I0(n20781_9),
    .I1(main_rx_phase[7]),
    .I2(main_rx_phase[8]),
    .I3(n20773_11) 
);
defparam n20776_s6.INIT=16'h1F00;
  LUT4 n20779_s6 (
    .F(n20779_13),
    .I0(main_rx_phase[9]),
    .I1(n20781_9),
    .I2(main_rx_phase[7]),
    .I3(main_rx_phase[8]) 
);
defparam n20779_s6.INIT=16'h0155;
  LUT4 n20780_s5 (
    .F(n20780_12),
    .I0(main_rx_phase[9]),
    .I1(n20781_9),
    .I2(main_rx_phase[7]),
    .I3(main_rx_phase[8]) 
);
defparam n20780_s5.INIT=16'hA955;
  LUT4 n21031_s3 (
    .F(n21031_7),
    .I0(main_timer_value[6]),
    .I1(main_timer_value[4]),
    .I2(main_timer_value[5]),
    .I3(n21034_5) 
);
defparam n21031_s3.INIT=16'h0100;
  LUT4 n21025_s4 (
    .F(n21025_8),
    .I0(main_timer_value[4]),
    .I1(main_timer_value[5]),
    .I2(n21034_5),
    .I3(n21025_6) 
);
defparam n21025_s4.INIT=16'h1000;
  LUT4 n22131_s4 (
    .F(n22131_9),
    .I0(n22113_8),
    .I1(n22120_8),
    .I2(builder_basesoc_bankmachine0_state[0]),
    .I3(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam n22131_s4.INIT=16'h0015;
  LUT4 n21658_s2 (
    .F(n21658_7),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trccon_count[0]),
    .I3(main_sdram_bankmachine0_trccon_count[1]) 
);
defparam n21658_s2.INIT=16'hF44F;
  LUT4 n21671_s2 (
    .F(n21671_7),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trascon_count[0]),
    .I3(main_sdram_bankmachine0_trascon_count[1]) 
);
defparam n21671_s2.INIT=16'hF44F;
  LUT3 main_sdram_bankmachine0_trascon_count_1_s4 (
    .F(main_sdram_bankmachine0_trascon_count_1_10),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trascon_ready) 
);
defparam main_sdram_bankmachine0_trascon_count_1_s4.INIT=8'h4F;
  LUT3 n35246_s2 (
    .F(n35246_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine0_next_state_1_25),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam n35246_s2.INIT=8'hBA;
  LUT4 n21791_s2 (
    .F(n21791_7),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trccon_count[0]),
    .I3(main_sdram_bankmachine1_trccon_count[1]) 
);
defparam n21791_s2.INIT=16'hF44F;
  LUT4 n21804_s2 (
    .F(n21804_7),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trascon_count[0]),
    .I3(main_sdram_bankmachine1_trascon_count[1]) 
);
defparam n21804_s2.INIT=16'hF44F;
  LUT3 main_sdram_bankmachine1_trascon_count_1_s4 (
    .F(main_sdram_bankmachine1_trascon_count_1_10),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trascon_ready) 
);
defparam main_sdram_bankmachine1_trascon_count_1_s4.INIT=8'h4F;
  LUT3 n35251_s2 (
    .F(n35251_6),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine1_next_state_1_25),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n35251_s2.INIT=8'hBA;
  LUT4 n21911_s2 (
    .F(n21911_7),
    .I0(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine2_twtpcon_count[0]),
    .I3(main_sdram_bankmachine2_twtpcon_count[1]) 
);
defparam n21911_s2.INIT=16'hF88F;
  LUT3 n35255_s2 (
    .F(n35255_6),
    .I0(sys_rst),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(main_sdram_bankmachine2_pipe_valid_sink_ready_5) 
);
defparam n35255_s2.INIT=8'hEA;
  LUT4 n21020_s3 (
    .F(n21020_7),
    .I0(main_timer_value[17]),
    .I1(main_timer_value[16]),
    .I2(n21025_8),
    .I3(main_timer_zero_trigger_9) 
);
defparam n21020_s3.INIT=16'h1000;
  LUT4 main_vfb_cdc_cdc_graycounter1_q_next_binary_0_s2 (
    .F(main_vfb_cdc_cdc_graycounter1_q_next_binary[0]),
    .I0(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(builder_basesoc_clockdomainsrenamer_state),
    .I3(main_vfb_source_payload_de) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_next_binary_0_s2.INIT=16'h6AAA;
  LUT4 n20682_s5 (
    .F(n20682_11),
    .I0(main_tx_phase[23]),
    .I1(main_tx_phase_23_10),
    .I2(n20682_9),
    .I3(main_tx_phase[30]) 
);
defparam n20682_s5.INIT=16'h1FE0;
  LUT4 n20684_s6 (
    .F(n20684_13),
    .I0(main_tx_phase[23]),
    .I1(main_tx_phase_23_10),
    .I2(n20684_11),
    .I3(main_tx_phase[28]) 
);
defparam n20684_s6.INIT=16'h1FE0;
  LUT4 n20685_s5 (
    .F(n20685_11),
    .I0(main_tx_phase[23]),
    .I1(main_tx_phase_23_10),
    .I2(n20685_9),
    .I3(main_tx_phase[27]) 
);
defparam n20685_s5.INIT=16'h1FE0;
  LUT4 n20687_s4 (
    .F(n20687_10),
    .I0(main_tx_phase[23]),
    .I1(main_tx_phase_23_10),
    .I2(main_tx_phase[24]),
    .I3(main_tx_phase[25]) 
);
defparam n20687_s4.INIT=16'h1FE0;
  LUT3 n20688_s5 (
    .F(n20688_11),
    .I0(main_tx_phase[24]),
    .I1(main_tx_phase[23]),
    .I2(main_tx_phase_23_10) 
);
defparam n20688_s5.INIT=8'h56;
  LUT4 n23262_s17 (
    .F(n23262_23),
    .I0(builder_basesoc_adr[3]),
    .I1(main_sdram_phaseinjector0_wrdata_storage[10]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23262_s17.INIT=16'h4000;
  LUT4 n23280_s24 (
    .F(n23280_29),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_basesoc_adr[0]),
    .I3(n23588_19) 
);
defparam n23280_s24.INIT=16'h8000;
  LUT4 n23270_s17 (
    .F(n23270_22),
    .I0(main_sdram_phaseinjector1_command_storage[6]),
    .I1(n23117_17),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23270_s17.INIT=16'h8000;
  LUT4 n23940_s17 (
    .F(n23940_22),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23940_s17.INIT=16'h8000;
  LUT4 n23274_s17 (
    .F(n23274_22),
    .I0(builder_basesoc_adr[3]),
    .I1(main_uart_tx_fifo_wrport_we_7),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23274_s17.INIT=16'h4000;
  LUT4 n20123_s10 (
    .F(n20123_15),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axi2axilite_state[1]) 
);
defparam n20123_s10.INIT=16'h0004;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s9 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[26]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_26_14),
    .I1(builder_axi2axilite_state[0]),
    .I2(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_26_s9.INIT=8'h01;
  LUT3 main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s11 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr[20]),
    .I0(main_bridge_axi2axi_lite_ax_burst_payload_addr_20_14),
    .I1(builder_axi2axilite_state[0]),
    .I2(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_20_s11.INIT=8'h01;
  LUT3 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1_s8 (
    .F(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .I0(builder_axi2axilite_next_state_0_12),
    .I1(builder_axi2axilite_state[0]),
    .I2(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1_s8.INIT=8'h02;
  LUT4 main_bridge_axi2axi_lite_ax_burst_valid_s7 (
    .F(main_bridge_axi2axi_lite_ax_burst_valid),
    .I0(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19),
    .I2(builder_axi2axilite_state[0]),
    .I3(builder_axi2axilite_state[1]) 
);
defparam main_bridge_axi2axi_lite_ax_burst_valid_s7.INIT=16'h000E;
  LUT3 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_s7 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0_s7.INIT=8'hF1;
  LUT4 n22104_s3 (
    .F(n22104_8),
    .I0(main_sdram_time1[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(builder_basesoc_multiplexer_state[0]) 
);
defparam n22104_s3.INIT=16'hFDFF;
  LUT4 main_sdram_time1_3_s7 (
    .F(main_sdram_time1_3_14),
    .I0(builder_basesoc_multiplexer_state[1]),
    .I1(builder_basesoc_multiplexer_state[2]),
    .I2(builder_basesoc_multiplexer_state[0]),
    .I3(main_sdram_time1_3_12) 
);
defparam main_sdram_time1_3_s7.INIT=16'hEFFF;
  LUT4 n20123_1_s1 (
    .F(n20123_1_4),
    .I0(n20123_4),
    .I1(n20123_5),
    .I2(n20123_6),
    .I3(n20123_7) 
);
defparam n20123_1_s1.INIT=16'hF888;
  LUT4 n20235_1_s1 (
    .F(n20235_1_4),
    .I0(n20235_4),
    .I1(n20235_5),
    .I2(n20123_6),
    .I3(n20123_7) 
);
defparam n20235_1_s1.INIT=16'hF888;
  LUT4 n23940_s18 (
    .F(n23940_24),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hscan_storage[6]),
    .I2(builder_basesoc_adr[0]),
    .I3(builder_basesoc_adr[2]) 
);
defparam n23940_s18.INIT=16'h0400;
  LUT4 n23718_s19 (
    .F(n23718_25),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[0]),
    .I2(builder_basesoc_adr[2]),
    .I3(n23588_19) 
);
defparam n23718_s19.INIT=16'h1000;
  LUT4 n23262_s18 (
    .F(n23262_25),
    .I0(n23262_21),
    .I1(n23262_17),
    .I2(builder_basesoc_adr[0]),
    .I3(builder_basesoc_adr[2]) 
);
defparam n23262_s18.INIT=16'h0800;
  LUT4 n23260_s14 (
    .F(n23260_19),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(builder_basesoc_adr[0]),
    .I3(builder_basesoc_adr[2]) 
);
defparam n23260_s14.INIT=16'h0800;
  LUT4 n23430_s4 (
    .F(n23430_8),
    .I0(builder_basesoc_adr[3]),
    .I1(main_uart_tx_fifo_wrport_we_7),
    .I2(builder_basesoc_adr[0]),
    .I3(builder_basesoc_adr[2]) 
);
defparam n23430_s4.INIT=16'h0400;
  LUT4 builder_rd_lock_counter_7_s14 (
    .F(builder_rd_lock_counter_7_22),
    .I0(builder_wishbone2axi0_next_state_0_14),
    .I1(builder_wishbone2axi1_state_1_9),
    .I2(builder_rr_read_grant_11),
    .I3(builder_rr_read_grant_12) 
);
defparam builder_rd_lock_counter_7_s14.INIT=16'h0EEE;
  LUT4 builder_basesoc_socbushandler_pipe_valid_sink_ready_s16 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_22),
    .I0(builder_wishbone2axi0_next_state_0_14),
    .I1(builder_wishbone2axi1_state_1_9),
    .I2(builder_basesoc_socbushandler_cmd_done),
    .I3(builder_basesoc_socbushandler_pipe_valid_sink_ready_18) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s16.INIT=16'hE000;
  LUT3 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s14 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_21),
    .I0(builder_axirequestcounter0_empty_4),
    .I1(builder_axirequestcounter0_empty_5),
    .I2(builder_slave_sel_reg0[1]) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s14.INIT=8'h70;
  LUT3 builder_basesoc_socbushandler_pipe_valid_sink_ready_s17 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_24),
    .I0(builder_axirequestcounter0_empty_4),
    .I1(builder_axirequestcounter0_empty_5),
    .I2(builder_slave_sel_reg0[3]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s17.INIT=8'h70;
  LUT4 n23282_s22 (
    .F(n23282_27),
    .I0(builder_basesoc_adr[3]),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6),
    .I2(main_uart_tx_fifo_wrport_we_9),
    .I3(n23117_17) 
);
defparam n23282_s22.INIT=16'h4000;
  LUT4 count_spimaster_next_value_2_s8 (
    .F(count_spimaster_next_value[2]),
    .I0(n35031_6),
    .I1(n35031_7),
    .I2(n35031_8),
    .I3(count_spimaster_next_value_2_13) 
);
defparam count_spimaster_next_value_2_s8.INIT=16'h4000;
  LUT4 mosi_sel_2_s4 (
    .F(mosi_sel_2_10),
    .I0(n35031_6),
    .I1(n35031_7),
    .I2(n35031_8),
    .I3(mosi_latch) 
);
defparam mosi_sel_2_s4.INIT=16'hFF40;
  LUT4 spisdcard_clk_s6 (
    .F(spisdcard_clk_9),
    .I0(clk_rise),
    .I1(n35031_6),
    .I2(n35031_7),
    .I3(n35031_8) 
);
defparam spisdcard_clk_s6.INIT=16'hBAAA;
  LUT4 builder_axirequestcounter1_counter_7_s7 (
    .F(builder_axirequestcounter1_counter_7_13),
    .I0(builder_wishbone2axi0_next_state_0_14),
    .I1(builder_wishbone2axi1_state_1_9),
    .I2(builder_axirequestcounter1_empty_4),
    .I3(builder_axirequestcounter1_empty_5) 
);
defparam builder_axirequestcounter1_counter_7_s7.INIT=16'h0EEE;
  LUT3 builder_axilite2wishbone_next_state_1_s22 (
    .F(builder_axilite2wishbone_next_state_1_28),
    .I0(builder_axirequestcounter1_empty_4),
    .I1(builder_axirequestcounter1_empty_5),
    .I2(builder_slave_sel_reg1[2]) 
);
defparam builder_axilite2wishbone_next_state_1_s22.INIT=8'h70;
  LUT3 builder_basesoc_socbushandler_pipe_valid_sink_ready_s18 (
    .F(builder_basesoc_socbushandler_pipe_valid_sink_ready_26),
    .I0(builder_axirequestcounter1_empty_4),
    .I1(builder_axirequestcounter1_empty_5),
    .I2(builder_slave_sel_reg1[3]) 
);
defparam builder_basesoc_socbushandler_pipe_valid_sink_ready_s18.INIT=8'h70;
  LUT4 n23946_s16 (
    .F(n23946_21),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hres_storage[3]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23946_s16.INIT=16'h0400;
  LUT4 n23936_s16 (
    .F(n23936_21),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hres_storage[8]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23936_s16.INIT=16'h0400;
  LUT4 n23930_s16 (
    .F(n23930_21),
    .I0(builder_basesoc_adr[3]),
    .I1(main_vtg_hres_storage[11]),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23930_s16.INIT=16'h0400;
  LUT4 n23280_s25 (
    .F(n23280_31),
    .I0(n23117_12),
    .I1(n23117_17),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23280_s25.INIT=16'h0800;
  LUT3 n23278_s18 (
    .F(n23278_23),
    .I0(builder_basesoc_adr[2]),
    .I1(builder_basesoc_adr[0]),
    .I2(n23588_19) 
);
defparam n23278_s18.INIT=8'h40;
  LUT4 builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_8),
    .I0(builder_basesoc_adr[1]),
    .I1(builder_basesoc_adr[2]),
    .I2(builder_basesoc_adr[0]),
    .I3(n23588_19) 
);
defparam builder_csr_bankarray_csrbank3_dfii_pi0_address0_re_s3.INIT=16'h2000;
  LUT4 n23270_s18 (
    .F(n23270_24),
    .I0(n23262_21),
    .I1(n23262_17),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23270_s18.INIT=16'h0800;
  LUT4 n23266_s14 (
    .F(n23266_19),
    .I0(n23117_17),
    .I1(n23262_17),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23266_s14.INIT=16'h0800;
  LUT4 n23191_s4 (
    .F(n23191_8),
    .I0(builder_basesoc_adr[3]),
    .I1(main_uart_tx_fifo_wrport_we_7),
    .I2(builder_basesoc_adr[2]),
    .I3(builder_basesoc_adr[0]) 
);
defparam n23191_s4.INIT=16'h0400;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_12_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_11_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_10_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_9_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_8_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_7_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_6_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s12 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_19),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_5_17),
    .I1(builder_wishbone2axi0_state[1]),
    .I2(builder_wishbone2axi1_state[1]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s12.INIT=16'h0511;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_12_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_12_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_12_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_12_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_11_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_11_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_11_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_11_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_10_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_10_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_10_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_10_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_9_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_9_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_9_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_9_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_8_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_8_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_8_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_8_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_7_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_7_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_7_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_7_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_6_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_6_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_6_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_6_s13.INIT=16'h00CA;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_5_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_5_21),
    .I0(builder_wishbone2axi0_state[1]),
    .I1(builder_wishbone2axi1_state[1]),
    .I2(builder_rr_read_grant),
    .I3(builder_basesoc_socbushandler_ax_burst_payload_addr_5_16) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_5_s13.INIT=16'h00CA;
  LUT4 main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s10 (
    .F(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17),
    .I0(main_socbushandler_wishbone2axi0_cmd_done),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi0_state[1]),
    .I3(builder_wishbone2axi0_state[0]) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_s10.INIT=16'h0100;
  LUT4 n26184_s5 (
    .F(n26184_9),
    .I0(builder_fsm0_state),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_socbushandler_wishbone2axi1_cmd_done),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17) 
);
defparam n26184_s5.INIT=16'h5504;
  LUT4 n20123_s11 (
    .F(n20123_17),
    .I0(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I1(main_socbushandler_wishbone2axi1_cmd_done),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17),
    .I3(builder_fsm0_state) 
);
defparam n20123_s11.INIT=16'hF200;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s12 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_20),
    .I0(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I1(main_socbushandler_wishbone2axi1_cmd_done),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17),
    .I3(main_socbushandler_last_ar_aw_n) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s12.INIT=16'hF200;
  LUT4 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s10 (
    .F(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I0(builder_axi2axilite_next_state_1_16),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_socbushandler_wishbone2axi1_cmd_done),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s10.INIT=16'h5504;
  LUT4 builder_axi2axilite2_next_state_1_s12 (
    .F(builder_axi2axilite2_next_state_1_19),
    .I0(builder_axi2axilite2_next_state_1_17),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_socbushandler_wishbone2axi1_cmd_done),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17) 
);
defparam builder_axi2axilite2_next_state_1_s12.INIT=16'h5504;
  LUT4 builder_axi2axilite0_next_state_1_s13 (
    .F(builder_axi2axilite0_next_state_1_20),
    .I0(builder_axi2axilite0_next_state_1_18),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(main_socbushandler_wishbone2axi1_cmd_done),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_17) 
);
defparam builder_axi2axilite0_next_state_1_s13.INIT=16'h5504;
  LUT4 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s13 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_22),
    .I0(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I1(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_s13.INIT=16'h000E;
  LUT4 n6782_s11 (
    .F(n6782_17),
    .I0(builder_fsm1_state),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I3(builder_rd_timer_count_19_14) 
);
defparam n6782_s11.INIT=16'h0054;
  LUT3 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s14 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_23),
    .I0(main_basesoc_socbushandler_last_ar_aw_n),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1_s14.INIT=8'h54;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s15 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_23),
    .I0(builder_basesoc_socbushandler_last_ar_aw_n),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s15.INIT=8'h54;
  LUT3 builder_axi2axilite1_next_state_1_s11 (
    .F(builder_axi2axilite1_next_state_1_18),
    .I0(main_socbushandler_last_ar_aw_n),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam builder_axi2axilite1_next_state_1_s11.INIT=8'h54;
  LUT3 main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_s10 (
    .F(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_17),
    .I0(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I1(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I2(builder_axi2axilite0_next_state_0_13) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value_ce1_s10.INIT=8'h0E;
  LUT3 main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s15 (
    .F(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_23),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_s15.INIT=8'h54;
  LUT4 main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s11 (
    .F(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_19),
    .I0(builder_axilite2wishbone_next_state_1_28),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I3(builder_axilite2wishbone_next_state_1_20) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_s11.INIT=16'hFCA8;
  LUT3 builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s9 (
    .F(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_16),
    .I0(builder_basesoc_axilite2csr_next_state_1_21),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value_ce1_s9.INIT=8'h54;
  LUT4 n20287_s4 (
    .F(n20287_8),
    .I0(n20287_5),
    .I1(n20287_6),
    .I2(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam n20287_s4.INIT=16'h7770;
  LUT4 n20175_s6 (
    .F(n20175_10),
    .I0(n20175_7),
    .I1(n20175_8),
    .I2(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I3(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13) 
);
defparam n20175_s6.INIT=16'h7770;
  LUT4 n26204_s3 (
    .F(n26204_7),
    .I0(sys_rst),
    .I1(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0_13),
    .I2(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0_13),
    .I3(n20175_4) 
);
defparam n26204_s3.INIT=16'hABFF;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s4 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_9),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_socbushandler_ax_beat_payload_addr[8]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s4.INIT=16'hE100;
  LUT4 builder_basesoc_adr_5_s8 (
    .F(builder_basesoc_adr_5_14),
    .I0(builder_basesoc_axilite2csr_state[0]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_next_state_1_15) 
);
defparam builder_basesoc_adr_5_s8.INIT=16'hE100;
  LUT4 n35266_s2 (
    .F(n35266_6),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(n34994_4) 
);
defparam n35266_s2.INIT=16'h1E00;
  LUT4 n22088_s3 (
    .F(n22088_8),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(main_sdram_time0[0]) 
);
defparam n22088_s3.INIT=16'h1EFF;
  LUT4 main_sdram_time0_4_s6 (
    .F(main_sdram_time0_4_12),
    .I0(builder_basesoc_multiplexer_state[0]),
    .I1(builder_basesoc_multiplexer_state[1]),
    .I2(builder_basesoc_multiplexer_state[2]),
    .I3(main_sdram_time0_4_10) 
);
defparam main_sdram_time0_4_s6.INIT=16'h1EFF;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s4 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_9),
    .I0(builder_basesoc_port_adr_reg[9]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s4.INIT=16'h0200;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s4 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_9),
    .I0(builder_basesoc_port_adr_reg[10]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s4.INIT=16'h0200;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s4 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_9),
    .I0(builder_basesoc_port_adr_reg[11]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s4.INIT=16'h0200;
  LUT4 builder_basesoc_adr_0_s7 (
    .F(builder_basesoc_adr_0_13),
    .I0(builder_basesoc_port_adr_reg[0]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_adr_0_s7.INIT=16'h0200;
  LUT4 builder_basesoc_adr_1_s7 (
    .F(builder_basesoc_adr_1_13),
    .I0(builder_basesoc_port_adr_reg[1]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_adr_1_s7.INIT=16'h0200;
  LUT4 builder_basesoc_adr_2_s7 (
    .F(builder_basesoc_adr_2_13),
    .I0(builder_basesoc_port_adr_reg[2]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_adr_2_s7.INIT=16'h0200;
  LUT4 builder_basesoc_adr_3_s7 (
    .F(builder_basesoc_adr_3_13),
    .I0(builder_basesoc_port_adr_reg[3]),
    .I1(builder_basesoc_axilite2csr_state[1]),
    .I2(builder_basesoc_axilite2csr_state[2]),
    .I3(builder_basesoc_axilite2csr_state[0]) 
);
defparam builder_basesoc_adr_3_s7.INIT=16'h0200;
  LUT4 builder_basesoc_axilite2csr_next_state_0_s14 (
    .F(builder_basesoc_axilite2csr_next_state_0_20),
    .I0(builder_basesoc_axilite2csr_state[1]),
    .I1(builder_basesoc_axilite2csr_state[2]),
    .I2(builder_basesoc_axilite2csr_state[0]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6) 
);
defparam builder_basesoc_axilite2csr_next_state_0_s14.INIT=16'h00EF;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_6_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[6]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[10]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_6_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_7_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[7]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[11]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_7_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_8_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[8]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[12]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_8_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_0_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[0]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[4]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_0_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_1_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[1]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[5]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_1_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_2_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[2]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[6]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_2_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_3_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[3]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[7]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_3_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_4_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[4]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[8]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_4_s3.INIT=8'h80;
  LUT3 main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_5_s3 (
    .F(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[5]),
    .I0(n12862_6),
    .I1(main_bridge_axi2axi_lite_ax_beat_payload_addr[9]),
    .I2(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1_5_s3.INIT=8'h80;
  LUT3 n19945_s3 (
    .F(n19945_7),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_14) 
);
defparam n19945_s3.INIT=8'h40;
  LUT3 n19945_s4 (
    .F(n19945_9),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(builder_basesoc_adr_5_14) 
);
defparam n19945_s4.INIT=8'h70;
  LUT3 n19994_s3 (
    .F(n19994_8),
    .I0(builder_basesoc_socbushandler_beat_count[0]),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_14) 
);
defparam n19994_s3.INIT=8'h15;
  LUT3 n19975_s3 (
    .F(n19975_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19962_1) 
);
defparam n19975_s3.INIT=8'h70;
  LUT3 n19976_s3 (
    .F(n19976_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19963_1) 
);
defparam n19976_s3.INIT=8'h70;
  LUT3 n19977_s3 (
    .F(n19977_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19964_1) 
);
defparam n19977_s3.INIT=8'h70;
  LUT3 n19978_s3 (
    .F(n19978_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19965_1) 
);
defparam n19978_s3.INIT=8'h70;
  LUT3 n19979_s3 (
    .F(n19979_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19966_1) 
);
defparam n19979_s3.INIT=8'h70;
  LUT3 n19980_s3 (
    .F(n19980_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19967_1) 
);
defparam n19980_s3.INIT=8'h70;
  LUT3 n19981_s3 (
    .F(n19981_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19968_1) 
);
defparam n19981_s3.INIT=8'h70;
  LUT3 n19982_s3 (
    .F(n19982_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19969_1) 
);
defparam n19982_s3.INIT=8'h70;
  LUT3 n19983_s3 (
    .F(n19983_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19970_1) 
);
defparam n19983_s3.INIT=8'h70;
  LUT3 n19984_s3 (
    .F(n19984_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19971_1) 
);
defparam n19984_s3.INIT=8'h70;
  LUT3 n19985_s3 (
    .F(n19985_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19972_1) 
);
defparam n19985_s3.INIT=8'h70;
  LUT3 n19986_s3 (
    .F(n19986_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(n19973_5) 
);
defparam n19986_s3.INIT=8'h70;
  LUT4 builder_basesoc_socbushandler_beat_offset_12_s3 (
    .F(builder_basesoc_socbushandler_beat_offset_12_8),
    .I0(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_14),
    .I2(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_offset_12_s3.INIT=16'hF800;
  LUT3 n19210_s5 (
    .F(n19210_9),
    .I0(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_12) 
);
defparam n19210_s5.INIT=8'h40;
  LUT3 n19259_s3 (
    .F(n19259_8),
    .I0(main_basesoc_socbushandler_beat_count[0]),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_12) 
);
defparam n19259_s3.INIT=8'h15;
  LUT3 n19240_s3 (
    .F(n19240_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19227_1) 
);
defparam n19240_s3.INIT=8'h70;
  LUT3 n19241_s3 (
    .F(n19241_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19228_1) 
);
defparam n19241_s3.INIT=8'h70;
  LUT3 n19242_s3 (
    .F(n19242_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19229_1) 
);
defparam n19242_s3.INIT=8'h70;
  LUT3 n19243_s3 (
    .F(n19243_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19230_1) 
);
defparam n19243_s3.INIT=8'h70;
  LUT3 n19244_s3 (
    .F(n19244_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19231_1) 
);
defparam n19244_s3.INIT=8'h70;
  LUT3 n19245_s3 (
    .F(n19245_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19232_1) 
);
defparam n19245_s3.INIT=8'h70;
  LUT3 n19246_s3 (
    .F(n19246_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19233_1) 
);
defparam n19246_s3.INIT=8'h70;
  LUT3 n19247_s3 (
    .F(n19247_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19234_1) 
);
defparam n19247_s3.INIT=8'h70;
  LUT3 n19248_s3 (
    .F(n19248_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19235_1) 
);
defparam n19248_s3.INIT=8'h70;
  LUT3 n19249_s3 (
    .F(n19249_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19236_1) 
);
defparam n19249_s3.INIT=8'h70;
  LUT3 n19250_s3 (
    .F(n19250_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19237_1) 
);
defparam n19250_s3.INIT=8'h70;
  LUT3 n19251_s3 (
    .F(n19251_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(n19238_5) 
);
defparam n19251_s3.INIT=8'h70;
  LUT4 main_basesoc_socbushandler_beat_offset_12_s3 (
    .F(main_basesoc_socbushandler_beat_offset_12_8),
    .I0(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_12),
    .I2(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_offset_12_s3.INIT=16'hF800;
  LUT3 n19444_s4 (
    .F(n19444_8),
    .I0(main_socbushandler_pipe_valid_source_valid),
    .I1(main_socbushandler_pipe_valid_sink_ready_6),
    .I2(main_socbushandler_pipe_valid_sink_ready_7) 
);
defparam n19444_s4.INIT=8'h40;
  LUT3 n19493_s3 (
    .F(n19493_8),
    .I0(main_socbushandler_beat_count[0]),
    .I1(main_socbushandler_pipe_valid_sink_ready_6),
    .I2(main_socbushandler_pipe_valid_sink_ready_7) 
);
defparam n19493_s3.INIT=8'h15;
  LUT3 n19474_s3 (
    .F(n19474_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19461_1) 
);
defparam n19474_s3.INIT=8'h70;
  LUT3 n19475_s3 (
    .F(n19475_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19462_1) 
);
defparam n19475_s3.INIT=8'h70;
  LUT3 n19476_s3 (
    .F(n19476_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19463_1) 
);
defparam n19476_s3.INIT=8'h70;
  LUT3 n19477_s3 (
    .F(n19477_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19464_1) 
);
defparam n19477_s3.INIT=8'h70;
  LUT3 n19478_s3 (
    .F(n19478_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19465_1) 
);
defparam n19478_s3.INIT=8'h70;
  LUT3 n19479_s3 (
    .F(n19479_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19466_1) 
);
defparam n19479_s3.INIT=8'h70;
  LUT3 n19480_s3 (
    .F(n19480_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19467_1) 
);
defparam n19480_s3.INIT=8'h70;
  LUT3 n19481_s3 (
    .F(n19481_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19468_1) 
);
defparam n19481_s3.INIT=8'h70;
  LUT3 n19482_s3 (
    .F(n19482_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19469_1) 
);
defparam n19482_s3.INIT=8'h70;
  LUT3 n19483_s3 (
    .F(n19483_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19470_1) 
);
defparam n19483_s3.INIT=8'h70;
  LUT3 n19484_s3 (
    .F(n19484_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19471_1) 
);
defparam n19484_s3.INIT=8'h70;
  LUT3 n19485_s3 (
    .F(n19485_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(n19472_5) 
);
defparam n19485_s3.INIT=8'h70;
  LUT4 main_socbushandler_beat_offset_12_s3 (
    .F(main_socbushandler_beat_offset_12_8),
    .I0(main_socbushandler_pipe_valid_sink_ready_6),
    .I1(main_socbushandler_pipe_valid_sink_ready_7),
    .I2(main_socbushandler_pipe_valid_source_valid),
    .I3(n19444_3) 
);
defparam main_socbushandler_beat_offset_12_s3.INIT=16'hF800;
  LUT4 main_socbushandler_cmd_done_axi2axilite1_next_value0_s11 (
    .F(main_socbushandler_cmd_done_axi2axilite1_next_value0),
    .I0(main_socbushandler_pipe_valid_source_valid),
    .I1(main_socbushandler_pipe_valid_sink_ready_6),
    .I2(main_socbushandler_pipe_valid_sink_ready_7),
    .I3(main_socbushandler_cmd_done_axi2axilite1_next_value0_17) 
);
defparam main_socbushandler_cmd_done_axi2axilite1_next_value0_s11.INIT=16'h8000;
  LUT4 main_socbushandler_pipe_valid_sink_ready_s5 (
    .F(main_socbushandler_pipe_valid_sink_ready),
    .I0(main_socbushandler_pipe_valid_sink_ready_4),
    .I1(main_socbushandler_pipe_valid_sink_ready_6),
    .I2(main_socbushandler_pipe_valid_sink_ready_7),
    .I3(main_socbushandler_pipe_valid_source_valid) 
);
defparam main_socbushandler_pipe_valid_sink_ready_s5.INIT=16'h40FF;
  LUT4 builder_axilite2wishbone_next_state_2_s17 (
    .F(builder_axilite2wishbone_next_state_2_24),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I3(main_bridge_axi2axi_lite_cmd_done) 
);
defparam builder_axilite2wishbone_next_state_2_s17.INIT=16'h00F7;
  LUT3 n19727_s3 (
    .F(n19727_8),
    .I0(main_bridge_axi2axi_lite_beat_count[0]),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8) 
);
defparam n19727_s3.INIT=8'h15;
  LUT3 n19708_s3 (
    .F(n19708_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19695_1) 
);
defparam n19708_s3.INIT=8'h70;
  LUT3 n19709_s3 (
    .F(n19709_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19696_1) 
);
defparam n19709_s3.INIT=8'h70;
  LUT3 n19710_s3 (
    .F(n19710_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19697_1) 
);
defparam n19710_s3.INIT=8'h70;
  LUT3 n19711_s3 (
    .F(n19711_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19698_1) 
);
defparam n19711_s3.INIT=8'h70;
  LUT3 n19712_s3 (
    .F(n19712_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19699_1) 
);
defparam n19712_s3.INIT=8'h70;
  LUT3 n19713_s3 (
    .F(n19713_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19700_1) 
);
defparam n19713_s3.INIT=8'h70;
  LUT3 n19714_s3 (
    .F(n19714_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19701_1) 
);
defparam n19714_s3.INIT=8'h70;
  LUT3 n19715_s3 (
    .F(n19715_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19702_1) 
);
defparam n19715_s3.INIT=8'h70;
  LUT3 n19716_s3 (
    .F(n19716_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19703_1) 
);
defparam n19716_s3.INIT=8'h70;
  LUT3 n19717_s3 (
    .F(n19717_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19704_1) 
);
defparam n19717_s3.INIT=8'h70;
  LUT3 n19718_s3 (
    .F(n19718_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19705_1) 
);
defparam n19718_s3.INIT=8'h70;
  LUT3 n19719_s3 (
    .F(n19719_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(n19706_5) 
);
defparam n19719_s3.INIT=8'h70;
  LUT4 main_bridge_axi2axi_lite_beat_offset_12_s3 (
    .F(main_bridge_axi2axi_lite_beat_offset_12_8),
    .I0(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I2(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I3(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_offset_12_s3.INIT=16'hF800;
  LUT4 main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s10 (
    .F(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8),
    .I3(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_16) 
);
defparam main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0_s10.INIT=16'h8000;
  LUT4 n30702_s1 (
    .F(n30702_5),
    .I0(storage_9_dat1[23]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30702_s1.INIT=16'h8000;
  LUT4 n30700_s1 (
    .F(n30700_5),
    .I0(storage_9_dat1[15]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30700_s1.INIT=16'h8000;
  LUT4 n30698_s1 (
    .F(n30698_5),
    .I0(storage_9_dat1[7]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30698_s1.INIT=16'h8000;
  LUT4 n30696_s1 (
    .F(n30696_5),
    .I0(storage_9_dat1[22]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30696_s1.INIT=16'h8000;
  LUT4 n30694_s1 (
    .F(n30694_5),
    .I0(storage_9_dat1[14]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30694_s1.INIT=16'h8000;
  LUT4 n30692_s1 (
    .F(n30692_5),
    .I0(storage_9_dat1[6]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30692_s1.INIT=16'h8000;
  LUT4 n30690_s1 (
    .F(n30690_5),
    .I0(storage_9_dat1[21]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30690_s1.INIT=16'h8000;
  LUT4 n30688_s1 (
    .F(n30688_5),
    .I0(storage_9_dat1[13]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30688_s1.INIT=16'h8000;
  LUT4 n30686_s1 (
    .F(n30686_5),
    .I0(storage_9_dat1[5]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30686_s1.INIT=16'h8000;
  LUT4 n30684_s1 (
    .F(n30684_5),
    .I0(storage_9_dat1[20]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30684_s1.INIT=16'h8000;
  LUT4 n30682_s1 (
    .F(n30682_5),
    .I0(storage_9_dat1[12]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30682_s1.INIT=16'h8000;
  LUT4 n30680_s1 (
    .F(n30680_5),
    .I0(storage_9_dat1[4]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30680_s1.INIT=16'h8000;
  LUT4 n30678_s1 (
    .F(n30678_5),
    .I0(storage_9_dat1[19]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30678_s1.INIT=16'h8000;
  LUT4 n30676_s1 (
    .F(n30676_5),
    .I0(storage_9_dat1[11]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30676_s1.INIT=16'h8000;
  LUT4 n30674_s1 (
    .F(n30674_5),
    .I0(storage_9_dat1[3]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30674_s1.INIT=16'h8000;
  LUT4 n30672_s1 (
    .F(n30672_5),
    .I0(storage_9_dat1[18]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30672_s1.INIT=16'h8000;
  LUT4 n30670_s1 (
    .F(n30670_5),
    .I0(storage_9_dat1[10]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30670_s1.INIT=16'h8000;
  LUT4 n30668_s1 (
    .F(n30668_5),
    .I0(storage_9_dat1[2]),
    .I1(main_vtg_hactive),
    .I2(main_vtg_vactive),
    .I3(builder_basesoc_resetinserter_state) 
);
defparam n30668_s1.INIT=16'h8000;
  LUT4 n6502_s7 (
    .F(n6502_11),
    .I0(builder_wr_timer_count_19_7),
    .I1(builder_wr_timer_count_19_8),
    .I2(n26184_5),
    .I3(n20123_6) 
);
defparam n6502_s7.INIT=16'h8000;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s16 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_25),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_17),
    .I1(main_cpu_ibus_adr[0]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_write_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s16.INIT=16'hACCC;
  LUT4 builder_basesoc_socbushandler_ax_burst_payload_addr_2_s17 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_2_27),
    .I0(builder_basesoc_socbushandler_ax_burst_payload_addr_2_17),
    .I1(main_cpu_ibus_adr[0]),
    .I2(builder_wishbone2axi1_state[0]),
    .I3(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_2_s17.INIT=16'hCACC;
  LUT4 main_sdram_bankmachine3_do_read_s1 (
    .F(main_sdram_bankmachine3_do_read),
    .I0(main_sdram_bankmachine3_syncfifo3_readable),
    .I1(main_sdram_bankmachine3_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine3_pipe_valid_sink_ready_6),
    .I3(main_sdram_bankmachine3_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine3_do_read_s1.INIT=16'h80AA;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_20),
    .I0(main_cpu_ibus_adr[2]),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi0_state[0]) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s13.INIT=8'h20;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s13 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_20),
    .I0(main_cpu_ibus_adr[1]),
    .I1(builder_rr_write_grant),
    .I2(builder_wishbone2axi0_state[0]) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s13.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_0_s4 (
    .F(builder_comb_rhs_self52_0_9),
    .I0(n13983_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_0_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_1_s4 (
    .F(builder_comb_rhs_self52_1_9),
    .I0(n13982_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_1_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_2_s4 (
    .F(builder_comb_rhs_self52_2_9),
    .I0(n13981_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_2_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_3_s4 (
    .F(builder_comb_rhs_self52_3_9),
    .I0(n13980_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_3_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_4_s4 (
    .F(builder_comb_rhs_self52_4_9),
    .I0(n13979_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_4_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_5_s4 (
    .F(builder_comb_rhs_self52_5_9),
    .I0(n13978_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_5_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_6_s4 (
    .F(builder_comb_rhs_self52_6_9),
    .I0(n13977_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_6_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_7_s4 (
    .F(builder_comb_rhs_self52_7_9),
    .I0(n13976_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_7_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_8_s4 (
    .F(builder_comb_rhs_self52_8_9),
    .I0(n13973_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_8_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_9_s4 (
    .F(builder_comb_rhs_self52_9_9),
    .I0(n13972_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_9_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_10_s4 (
    .F(builder_comb_rhs_self52_10_9),
    .I0(n13971_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_10_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_11_s4 (
    .F(builder_comb_rhs_self52_11_9),
    .I0(n13970_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_11_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_12_s4 (
    .F(builder_comb_rhs_self52_12_9),
    .I0(n13969_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_12_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_13_s4 (
    .F(builder_comb_rhs_self52_13_9),
    .I0(n13968_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_13_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_14_s4 (
    .F(builder_comb_rhs_self52_14_9),
    .I0(n13967_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_14_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_15_s4 (
    .F(builder_comb_rhs_self52_15_9),
    .I0(n13966_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_15_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_16_s4 (
    .F(builder_comb_rhs_self52_16_9),
    .I0(n13965_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_16_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_17_s4 (
    .F(builder_comb_rhs_self52_17_9),
    .I0(n13964_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_17_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_18_s4 (
    .F(builder_comb_rhs_self52_18_9),
    .I0(n13963_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_18_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_19_s4 (
    .F(builder_comb_rhs_self52_19_9),
    .I0(n13962_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_19_s4.INIT=8'h20;
  LUT3 builder_comb_rhs_self52_20_s4 (
    .F(builder_comb_rhs_self52_20_9),
    .I0(n13961_1),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_comb_rhs_self52_20_s4.INIT=8'h20;
  LUT3 main_vfb_dma_sink_sink_last_s5 (
    .F(main_vfb_dma_sink_sink_last),
    .I0(storage_7_66815_DIAREG_G_0_57),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam main_vfb_dma_sink_sink_last_s5.INIT=8'h10;
  LUT4 builder_basesoc_bankmachine3_next_state_2_s20 (
    .F(builder_basesoc_bankmachine3_next_state_2_27),
    .I0(main_sdram_bankmachine3_pipe_valid_source_valid),
    .I1(main_sdram_sequencer_done1),
    .I2(builder_basesoc_refresher_state[0]),
    .I3(builder_basesoc_refresher_state[1]) 
);
defparam builder_basesoc_bankmachine3_next_state_2_s20.INIT=16'hA80A;
  LUT4 builder_basesoc_bankmachine0_next_state_2_s15 (
    .F(builder_basesoc_bankmachine0_next_state_2_21),
    .I0(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I1(main_sdram_sequencer_done1),
    .I2(builder_basesoc_refresher_state[0]),
    .I3(builder_basesoc_refresher_state[1]) 
);
defparam builder_basesoc_bankmachine0_next_state_2_s15.INIT=16'hA80A;
  LUT4 builder_basesoc_bankmachine2_next_state_1_s23 (
    .F(builder_basesoc_bankmachine2_next_state_1_33),
    .I0(builder_basesoc_bankmachine2_next_state_1_28),
    .I1(main_sdram_sequencer_done1),
    .I2(builder_basesoc_refresher_state[0]),
    .I3(builder_basesoc_refresher_state[1]) 
);
defparam builder_basesoc_bankmachine2_next_state_1_s23.INIT=16'h5405;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_4_s14 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_4_22),
    .I0(main_cpu_ibus_adr[2]),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_4_s14.INIT=8'h02;
  LUT3 builder_basesoc_socbushandler_ax_burst_payload_addr_3_s14 (
    .F(builder_basesoc_socbushandler_ax_burst_payload_addr_3_22),
    .I0(main_cpu_ibus_adr[1]),
    .I1(builder_wishbone2axi0_state[0]),
    .I2(builder_rr_read_grant) 
);
defparam builder_basesoc_socbushandler_ax_burst_payload_addr_3_s14.INIT=8'h02;
  LUT4 n21073_s1 (
    .F(n21073_5),
    .I0(main_timer_zero_trigger_d),
    .I1(main_timer_value[27]),
    .I2(main_timer_zero_trigger_4),
    .I3(main_timer_zero_trigger_5) 
);
defparam n21073_s1.INIT=16'h1000;
  LUT4 main_sdram_choose_req_ce_s4 (
    .F(main_sdram_choose_req_ce_8),
    .I0(main_sdram_tccdcon_ready),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam main_sdram_choose_req_ce_s4.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self7_1_s3 (
    .F(builder_sync_rhs_self7[1]),
    .I0(main_sdram_choose_cmd_grant[1]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self7_1_s3.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self7_0_s3 (
    .F(builder_sync_rhs_self7[0]),
    .I0(main_sdram_choose_cmd_grant[0]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self7_0_s3.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_8_s5 (
    .F(builder_sync_rhs_self8[8]),
    .I0(builder_sync_rhs_self8_8_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_8_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_7_s5 (
    .F(builder_sync_rhs_self8[7]),
    .I0(builder_sync_rhs_self8_7_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_7_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_6_s5 (
    .F(builder_sync_rhs_self8[6]),
    .I0(builder_sync_rhs_self8_6_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_6_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_5_s5 (
    .F(builder_sync_rhs_self8[5]),
    .I0(builder_sync_rhs_self8_5_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_5_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_4_s5 (
    .F(builder_sync_rhs_self8[4]),
    .I0(builder_sync_rhs_self8_4_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_4_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_3_s5 (
    .F(builder_sync_rhs_self8[3]),
    .I0(builder_sync_rhs_self8_3_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_3_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_2_s5 (
    .F(builder_sync_rhs_self8[2]),
    .I0(builder_sync_rhs_self8_2_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_2_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self8_1_s5 (
    .F(builder_sync_rhs_self8[1]),
    .I0(builder_sync_rhs_self8_1_8),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self8_1_s5.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self0_1_s7 (
    .F(builder_sync_rhs_self0_1_13),
    .I0(main_sdram_choose_req_grant[1]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self0_1_s7.INIT=16'hA80A;
  LUT4 builder_sync_rhs_self0_0_s6 (
    .F(builder_sync_rhs_self0_0_12),
    .I0(main_sdram_choose_req_grant[0]),
    .I1(builder_basesoc_multiplexer_state[0]),
    .I2(builder_basesoc_multiplexer_state[1]),
    .I3(builder_basesoc_multiplexer_state[2]) 
);
defparam builder_sync_rhs_self0_0_s6.INIT=16'hA80A;
  LUT4 main_watchdog_remaining_status_31_s4 (
    .F(main_watchdog_remaining_status_31_10),
    .I0(n21141_3),
    .I1(main_watchdog_control_storage[8]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam main_watchdog_remaining_status_31_s4.INIT=16'hF444;
  LUT4 n21173_s1 (
    .F(n21173_5),
    .I0(main_watchdog_cycles_storage[0]),
    .I1(main_watchdog_remaining_status[0]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21173_s1.INIT=16'hA333;
  LUT4 n21170_s3 (
    .F(n21170_8),
    .I0(n21170_6),
    .I1(main_watchdog_cycles_storage[3]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21170_s3.INIT=16'hCAAA;
  LUT4 n21167_s2 (
    .F(n21167_6),
    .I0(n21167_4),
    .I1(main_watchdog_cycles_storage[6]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21167_s2.INIT=16'hCAAA;
  LUT4 n21164_s2 (
    .F(n21164_6),
    .I0(n21164_4),
    .I1(main_watchdog_cycles_storage[9]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21164_s2.INIT=16'hCAAA;
  LUT4 n21161_s2 (
    .F(n21161_6),
    .I0(n21161_4),
    .I1(main_watchdog_cycles_storage[12]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21161_s2.INIT=16'hCAAA;
  LUT4 n21159_s2 (
    .F(n21159_6),
    .I0(n21159_4),
    .I1(main_watchdog_cycles_storage[14]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21159_s2.INIT=16'hCAAA;
  LUT4 n21158_s3 (
    .F(n21158_8),
    .I0(n21158_6),
    .I1(main_watchdog_cycles_storage[15]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21158_s3.INIT=16'hCAAA;
  LUT4 n21156_s2 (
    .F(n21156_6),
    .I0(n21156_4),
    .I1(main_watchdog_cycles_storage[17]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21156_s2.INIT=16'hCAAA;
  LUT4 n21155_s3 (
    .F(n21155_8),
    .I0(n21155_6),
    .I1(main_watchdog_cycles_storage[18]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21155_s3.INIT=16'hCAAA;
  LUT4 n21154_s2 (
    .F(n21154_6),
    .I0(n21154_4),
    .I1(main_watchdog_cycles_storage[19]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21154_s2.INIT=16'hCAAA;
  LUT4 n21152_s2 (
    .F(n21152_6),
    .I0(n21152_4),
    .I1(main_watchdog_cycles_storage[21]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21152_s2.INIT=16'hCAAA;
  LUT4 n21151_s2 (
    .F(n21151_6),
    .I0(n21151_4),
    .I1(main_watchdog_cycles_storage[22]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21151_s2.INIT=16'hCAAA;
  LUT4 n21147_s2 (
    .F(n21147_6),
    .I0(n21147_4),
    .I1(main_watchdog_cycles_storage[26]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21147_s2.INIT=16'hCAAA;
  LUT4 n21146_s2 (
    .F(n21146_6),
    .I0(n21146_4),
    .I1(main_watchdog_cycles_storage[27]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21146_s2.INIT=16'hCAAA;
  LUT4 n21144_s2 (
    .F(n21144_6),
    .I0(n21144_4),
    .I1(main_watchdog_cycles_storage[29]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21144_s2.INIT=16'hCAAA;
  LUT4 n21143_s3 (
    .F(n21143_8),
    .I0(n21143_6),
    .I1(main_watchdog_cycles_storage[30]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21143_s3.INIT=16'hCAAA;
  LUT4 n21142_s2 (
    .F(n21142_6),
    .I0(n21142_4),
    .I1(main_watchdog_cycles_storage[31]),
    .I2(main_watchdog_control_storage[0]),
    .I3(main_watchdog_control_re) 
);
defparam n21142_s2.INIT=16'hCAAA;
  LUT3 n34864_s3 (
    .F(n34864_7),
    .I0(main_watchdog_control_storage[0]),
    .I1(main_watchdog_control_re),
    .I2(main_watchdog_control_storage[8]) 
);
defparam n34864_s3.INIT=8'h70;
  LUT3 main_vfb_dma_fifo_wrport_we_1_s1 (
    .F(main_vfb_dma_fifo_wrport_we_1_4),
    .I0(main_vfb_dma_fifo_syncfifo_re_4),
    .I1(main_vfb_dma_fifo_level0[14]),
    .I2(builder_basesoc_new_master_rdata_valid5) 
);
defparam main_vfb_dma_fifo_wrport_we_1_s1.INIT=8'h8F;
  LUT4 main_vfb_dma_fifo_level0_14_s4 (
    .F(main_vfb_dma_fifo_level0_14_10),
    .I0(main_vfb_dma_fifo_syncfifo_re),
    .I1(main_vfb_dma_fifo_syncfifo_re_4),
    .I2(main_vfb_dma_fifo_level0[14]),
    .I3(builder_basesoc_new_master_rdata_valid5) 
);
defparam main_vfb_dma_fifo_level0_14_s4.INIT=16'h95AA;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s5 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[0]),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(n13086_3),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s5.INIT=16'h4000;
  LUT2 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4_s3 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4_s3.INIT=4'hD;
  LUT3 main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_s3 (
    .F(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_8),
    .I0(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7),
    .I1(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7),
    .I2(main_vtg_source_payload_vsync) 
);
defparam main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_s3.INIT=8'hDC;
  LUT3 main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_s4 (
    .F(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7),
    .I0(n13155_3),
    .I1(n13170_3),
    .I2(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_8) 
);
defparam main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_s4.INIT=8'h40;
  LUT3 main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_s2 (
    .F(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7),
    .I0(n13155_3),
    .I1(n13170_3),
    .I2(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_8) 
);
defparam main_vtg_source_payload_vsync_clockdomainsrenamer_next_value_ce7_s2.INIT=8'h70;
  LUT3 main_vfb_cdc_cdc_graycounter1_ce_s1 (
    .F(main_vfb_cdc_cdc_graycounter1_ce),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(main_vfb_source_payload_de) 
);
defparam main_vfb_cdc_cdc_graycounter1_ce_s1.INIT=8'h80;
  LUT2 builder_wr_timer_count_19_s9 (
    .F(builder_wr_timer_count_19_14),
    .I0(builder_wr_timer_count_19_7),
    .I1(builder_wr_timer_count_19_8) 
);
defparam builder_wr_timer_count_19_s9.INIT=4'h7;
  LUT2 builder_rd_timer_count_19_s9 (
    .F(builder_rd_timer_count_19_14),
    .I0(builder_rd_timer_count_19_7),
    .I1(builder_rd_timer_count_19_8) 
);
defparam builder_rd_timer_count_19_s9.INIT=4'h7;
  LUT3 n7356_s4 (
    .F(n7356_10),
    .I0(main_tx_count[1]),
    .I1(main_tx_count[0]),
    .I2(main_tx_tick) 
);
defparam n7356_s4.INIT=8'h60;
  LUT2 main_serial_tx_rs232phytx_next_value_ce1_s3 (
    .F(main_serial_tx_rs232phytx_next_value_ce1),
    .I0(main_tx_tick),
    .I1(builder_basesoc_rs232phytx_state) 
);
defparam main_serial_tx_rs232phytx_next_value_ce1_s3.INIT=4'hB;
  LUT3 n7357_s4 (
    .F(n7357_9),
    .I0(main_tx_count[0]),
    .I1(main_tx_tick),
    .I2(builder_basesoc_rs232phytx_state) 
);
defparam n7357_s4.INIT=8'h64;
  LUT3 n7423_s4 (
    .F(n7423_10),
    .I0(main_rx_count[1]),
    .I1(main_rx_count[0]),
    .I2(main_rx_tick) 
);
defparam n7423_s4.INIT=8'h60;
  LUT2 main_rx_count_rs232phyrx_next_value_ce0_s3 (
    .F(main_rx_count_rs232phyrx_next_value_ce0),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam main_rx_count_rs232phyrx_next_value_ce0_s3.INIT=4'hB;
  LUT3 n7424_s4 (
    .F(n7424_9),
    .I0(main_rx_count[0]),
    .I1(main_rx_tick),
    .I2(builder_basesoc_rs232phyrx_state) 
);
defparam n7424_s4.INIT=8'h64;
  LUT2 n21323_s3 (
    .F(n21323_9),
    .I0(main_leds_count_21_10),
    .I1(main_leds_count[0]) 
);
defparam n21323_s3.INIT=4'h2;
  LUT4 main_leds_count_21_s4 (
    .F(main_leds_count_21_10),
    .I0(main_leds_count[0]),
    .I1(main_leds_count[1]),
    .I2(main_leds_done_4),
    .I3(main_leds_done_5) 
);
defparam main_leds_count_21_s4.INIT=16'hEFFF;
  LUT2 main_gpio_done_s8 (
    .F(main_gpio_done),
    .I0(main_gpio_done_4),
    .I1(main_gpio_done_5) 
);
defparam main_gpio_done_s8.INIT=4'h8;
  LUT3 n21582_s2 (
    .F(n21582_7),
    .I0(main_sdram_bankmachine0_do_read),
    .I1(main_sdram_bankmachine0_consume[1]),
    .I2(main_sdram_bankmachine0_consume[0]) 
);
defparam n21582_s2.INIT=8'h6C;
  LUT2 n21583_s3 (
    .F(n21583_8),
    .I0(main_sdram_bankmachine0_do_read),
    .I1(main_sdram_bankmachine0_consume[0]) 
);
defparam n21583_s3.INIT=4'h6;
  LUT2 n21667_s6 (
    .F(n21667_12),
    .I0(main_sdram_bankmachine0_trascon_count[0]),
    .I1(main_sdram_bankmachine0_trascon_ready) 
);
defparam n21667_s6.INIT=4'h9;
  LUT3 main_sdram_bankmachine1_do_read_s2 (
    .F(main_sdram_bankmachine1_do_read),
    .I0(main_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine1_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine1_do_read_s2.INIT=8'h8A;
  LUT2 n21800_s6 (
    .F(n21800_12),
    .I0(main_sdram_bankmachine1_trascon_count[0]),
    .I1(main_sdram_bankmachine1_trascon_ready) 
);
defparam n21800_s6.INIT=4'h9;
  LUT3 main_sdram_bankmachine2_do_read_s2 (
    .F(main_sdram_bankmachine2_do_read),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine2_do_read_s2.INIT=8'h8A;
  LUT2 n21933_s6 (
    .F(n21933_12),
    .I0(main_sdram_bankmachine2_trascon_count[0]),
    .I1(main_sdram_bankmachine2_trascon_ready) 
);
defparam n21933_s6.INIT=4'h9;
  LUT2 main_sdram_bankmachine3_wrport_we_s5 (
    .F(main_sdram_bankmachine3_wrport_we),
    .I0(main_sdram_bankmachine3_wrport_we_4),
    .I1(main_sdram_bankmachine3_wrport_we_12) 
);
defparam main_sdram_bankmachine3_wrport_we_s5.INIT=4'hE;
  LUT2 n22066_s6 (
    .F(n22066_12),
    .I0(main_sdram_bankmachine3_trascon_count[0]),
    .I1(main_sdram_bankmachine3_trascon_ready) 
);
defparam n22066_s6.INIT=4'h9;
  LUT2 n22192_s6 (
    .F(n22192_12),
    .I0(main_sdram_twtrcon_count[0]),
    .I1(main_sdram_twtrcon_ready) 
);
defparam n22192_s6.INIT=4'h9;
  LUT2 n22248_s4 (
    .F(n22248_9),
    .I0(builder_basesoc_roundrobin0_grant_17),
    .I1(builder_basesoc_roundrobin0_grant) 
);
defparam n22248_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin0_grant_s10 (
    .F(builder_basesoc_roundrobin0_grant_17),
    .I0(builder_basesoc_roundrobin0_grant),
    .I1(builder_basesoc_roundrobin0_grant_7),
    .I2(builder_basesoc_roundrobin0_grant_8),
    .I3(builder_basesoc_roundrobin0_grant_9) 
);
defparam builder_basesoc_roundrobin0_grant_s10.INIT=16'h1800;
  LUT2 n22252_s4 (
    .F(n22252_9),
    .I0(builder_basesoc_roundrobin1_grant_11),
    .I1(builder_basesoc_roundrobin1_grant) 
);
defparam n22252_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin1_grant_s5 (
    .F(builder_basesoc_roundrobin1_grant_11),
    .I0(builder_basesoc_roundrobin1_grant),
    .I1(main_sdram_bankmachine1_wrport_we_4),
    .I2(main_sdram_bankmachine1_wrport_we_5),
    .I3(builder_basesoc_roundrobin1_grant_7) 
);
defparam builder_basesoc_roundrobin1_grant_s5.INIT=16'h1800;
  LUT2 n22256_s4 (
    .F(n22256_9),
    .I0(builder_basesoc_roundrobin2_grant_11),
    .I1(builder_basesoc_roundrobin2_grant) 
);
defparam n22256_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin2_grant_s5 (
    .F(builder_basesoc_roundrobin2_grant_11),
    .I0(builder_basesoc_roundrobin2_grant),
    .I1(main_sdram_bankmachine2_wrport_we_4),
    .I2(main_sdram_bankmachine2_wrport_we_5),
    .I3(builder_basesoc_roundrobin2_grant_7) 
);
defparam builder_basesoc_roundrobin2_grant_s5.INIT=16'h1800;
  LUT2 n22260_s4 (
    .F(n22260_9),
    .I0(builder_basesoc_roundrobin3_grant_16),
    .I1(builder_basesoc_roundrobin3_grant) 
);
defparam n22260_s4.INIT=4'h6;
  LUT4 builder_basesoc_roundrobin3_grant_s9 (
    .F(builder_basesoc_roundrobin3_grant_16),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(builder_basesoc_roundrobin3_grant_7),
    .I2(builder_basesoc_roundrobin3_grant_8),
    .I3(builder_basesoc_roundrobin3_grant_9) 
);
defparam builder_basesoc_roundrobin3_grant_s9.INIT=16'h1800;
  LUT3 n22286_s1 (
    .F(n22286_5),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_new_master_wdata_ready0) 
);
defparam n22286_s1.INIT=8'h40;
  LUT3 n22625_s5 (
    .F(n22625_10),
    .I0(main_vfb_dma_res_fifo_do_read),
    .I1(main_vfb_dma_res_fifo_consume[1]),
    .I2(main_vfb_dma_res_fifo_consume[0]) 
);
defparam n22625_s5.INIT=8'h6C;
  LUT2 n22626_s6 (
    .F(n22626_11),
    .I0(main_vfb_dma_res_fifo_do_read),
    .I1(main_vfb_dma_res_fifo_consume[0]) 
);
defparam n22626_s6.INIT=4'h6;
  LUT3 main_vfb_dma_fifo_wrport_we_s1 (
    .F(main_vfb_dma_fifo_wrport_we),
    .I0(main_vfb_dma_fifo_syncfifo_re_4),
    .I1(main_vfb_dma_fifo_level0[14]),
    .I2(builder_basesoc_new_master_rdata_valid5) 
);
defparam main_vfb_dma_fifo_wrport_we_s1.INIT=8'h70;
  LUT3 count_spimaster_next_value_0_s9 (
    .F(count_spimaster_next_value_0_17),
    .I0(count_spimaster_next_value_ce_15),
    .I1(count_spimaster_next_value[0]),
    .I2(count[0]) 
);
defparam count_spimaster_next_value_0_s9.INIT=8'hDC;
  LUT4 count_spimaster_next_value_0_s10 (
    .F(count_spimaster_next_value[0]),
    .I0(count[0]),
    .I1(builder_basesoc_spimaster_state[0]),
    .I2(builder_basesoc_spimaster_state[1]),
    .I3(n35031_5) 
);
defparam count_spimaster_next_value_0_s10.INIT=16'h1000;
  LUT3 count_spimaster_next_value_ce_s8 (
    .F(count_spimaster_next_value_ce_15),
    .I0(builder_basesoc_spimaster_state[0]),
    .I1(builder_basesoc_spimaster_state[1]),
    .I2(n35031_5) 
);
defparam count_spimaster_next_value_ce_s8.INIT=8'h62;
  LUT2 builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_s3 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_s3.INIT=4'h4;
  LUT4 builder_basesoc_resetinserter_next_state_s4 (
    .F(builder_basesoc_resetinserter_next_state_9),
    .I0(main_vfb_cdc_cdc_graycounter1_ce),
    .I1(builder_basesoc_resetinserter_state),
    .I2(storage_9_dat1[33]),
    .I3(n14542_4) 
);
defparam builder_basesoc_resetinserter_next_state_s4.INIT=16'h336C;
  LUT2 builder_fsm0_next_state_s4 (
    .F(builder_fsm0_next_state_9),
    .I0(n6502_13),
    .I1(builder_fsm0_state) 
);
defparam builder_fsm0_next_state_s4.INIT=4'h6;
  LUT4 n6502_s8 (
    .F(n6502_13),
    .I0(builder_fsm0_state),
    .I1(n6502_4),
    .I2(n6502_5),
    .I3(n6502_11) 
);
defparam n6502_s8.INIT=16'hFFF2;
  LUT2 builder_fsm1_next_state_s4 (
    .F(builder_fsm1_next_state_9),
    .I0(n6782_19),
    .I1(builder_fsm1_state) 
);
defparam builder_fsm1_next_state_s4.INIT=4'h6;
  LUT4 n6782_s12 (
    .F(n6782_19),
    .I0(builder_fsm1_state),
    .I1(builder_wishbone2axi0_next_state_0_14),
    .I2(builder_wishbone2axi1_state_1_9),
    .I3(n6782_5) 
);
defparam n6782_s12.INIT=16'hFFA8;
  LUT2 main_rx_count_rs232phyrx_next_value0_3_s3 (
    .F(main_rx_count_rs232phyrx_next_value0_3_7),
    .I0(n7444_7),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam main_rx_count_rs232phyrx_next_value0_3_s3.INIT=4'h6;
  LUT4 n7444_s3 (
    .F(n7444_7),
    .I0(builder_basesoc_rs232phyrx_state),
    .I1(builder_multiregimpl0_regs1),
    .I2(main_rx_rx_d),
    .I3(n7444_4) 
);
defparam n7444_s3.INIT=16'hFF10;
  LUT3 n21535_s3 (
    .F(n21535_9),
    .I0(main_sdram_sequencer_trigger[2]),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]) 
);
defparam n21535_s3.INIT=8'h6A;
  LUT4 main_sdram_sequencer_trigger_2_s6 (
    .F(main_sdram_sequencer_trigger_2_16),
    .I0(main_sdram_sequencer_trigger[2]),
    .I1(main_sdram_sequencer_trigger[0]),
    .I2(main_sdram_sequencer_trigger[1]),
    .I3(builder_basesoc_refresher_next_state_1_18) 
);
defparam main_sdram_sequencer_trigger_2_s6.INIT=16'hFFFE;
  LUT2 n21536_s3 (
    .F(n21536_9),
    .I0(main_sdram_sequencer_trigger[0]),
    .I1(main_sdram_sequencer_trigger[1]) 
);
defparam n21536_s3.INIT=4'h6;
  LUT2 n21537_s4 (
    .F(n21537_9),
    .I0(main_sdram_sequencer_trigger_2_16),
    .I1(main_sdram_sequencer_trigger[0]) 
);
defparam n21537_s4.INIT=4'h2;
  LUT3 n21607_s3 (
    .F(n21607_8),
    .I0(main_sdram_bankmachine0_level_3_16),
    .I1(main_sdram_bankmachine0_level[3]),
    .I2(n21607_5) 
);
defparam n21607_s3.INIT=8'hC6;
  LUT3 n21609_s2 (
    .F(n21609_7),
    .I0(main_sdram_bankmachine0_level_3_16),
    .I1(n21609_9),
    .I2(main_sdram_bankmachine0_level[1]) 
);
defparam n21609_s2.INIT=8'hD8;
  LUT3 n21609_s3 (
    .F(n21609_9),
    .I0(main_sdram_bankmachine0_wrport_we),
    .I1(main_sdram_bankmachine0_level[1]),
    .I2(main_sdram_bankmachine0_level[0]) 
);
defparam n21609_s3.INIT=8'h69;
  LUT2 n21610_s2 (
    .F(n21610_7),
    .I0(main_sdram_bankmachine0_level_3_16),
    .I1(main_sdram_bankmachine0_level[0]) 
);
defparam n21610_s2.INIT=4'h6;
  LUT3 n21646_s5 (
    .F(n21646_11),
    .I0(main_sdram_bankmachine0_twtpcon_count_1_12),
    .I1(n21646_13),
    .I2(main_sdram_bankmachine0_twtpcon_count[0]) 
);
defparam n21646_s5.INIT=8'hD8;
  LUT3 n21646_s6 (
    .F(n21646_13),
    .I0(main_sdram_bankmachine0_twtpcon_count[0]),
    .I1(builder_basesoc_bankmachine0_next_state_1_25),
    .I2(n22212_8) 
);
defparam n21646_s6.INIT=8'h75;
  LUT3 main_sdram_bankmachine0_twtpcon_count_1_s5 (
    .F(main_sdram_bankmachine0_twtpcon_count_1_12),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(n22212_8),
    .I2(main_sdram_bankmachine0_twtpcon_ready) 
);
defparam main_sdram_bankmachine0_twtpcon_count_1_s5.INIT=8'h4F;
  LUT3 n21659_s5 (
    .F(n21659_11),
    .I0(main_sdram_bankmachine0_trccon_count_1_12),
    .I1(n21659_13),
    .I2(main_sdram_bankmachine0_trccon_count[0]) 
);
defparam n21659_s5.INIT=8'hD8;
  LUT3 n21659_s6 (
    .F(n21659_13),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(main_sdram_bankmachine0_trccon_count[0]),
    .I2(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam n21659_s6.INIT=8'h73;
  LUT3 main_sdram_bankmachine0_trccon_count_1_s5 (
    .F(main_sdram_bankmachine0_trccon_count_1_12),
    .I0(builder_basesoc_bankmachine0_next_state_1_25),
    .I1(main_sdram_bankmachine0_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine0_trccon_ready) 
);
defparam main_sdram_bankmachine0_trccon_count_1_s5.INIT=8'h4F;
  LUT3 n21740_s3 (
    .F(n21740_8),
    .I0(main_sdram_bankmachine1_level_3_14),
    .I1(main_sdram_bankmachine1_level[3]),
    .I2(n21740_5) 
);
defparam n21740_s3.INIT=8'hC6;
  LUT4 main_sdram_bankmachine1_level_3_s5 (
    .F(main_sdram_bankmachine1_level_3_14),
    .I0(main_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine1_wrport_we) 
);
defparam main_sdram_bankmachine1_level_3_s5.INIT=16'h758A;
  LUT3 n21742_s2 (
    .F(n21742_7),
    .I0(main_sdram_bankmachine1_level_3_14),
    .I1(n21742_9),
    .I2(main_sdram_bankmachine1_level[1]) 
);
defparam n21742_s2.INIT=8'hD8;
  LUT3 n21742_s3 (
    .F(n21742_9),
    .I0(main_sdram_bankmachine1_wrport_we),
    .I1(main_sdram_bankmachine1_level[1]),
    .I2(main_sdram_bankmachine1_level[0]) 
);
defparam n21742_s3.INIT=8'h69;
  LUT2 n21743_s2 (
    .F(n21743_7),
    .I0(main_sdram_bankmachine1_level_3_14),
    .I1(main_sdram_bankmachine1_level[0]) 
);
defparam n21743_s2.INIT=4'h6;
  LUT3 n21778_s3 (
    .F(n21778_8),
    .I0(main_sdram_bankmachine1_twtpcon_count_1_15),
    .I1(n21778_10),
    .I2(main_sdram_bankmachine1_twtpcon_count[1]) 
);
defparam n21778_s3.INIT=8'hD8;
  LUT3 n21778_s4 (
    .F(n21778_10),
    .I0(main_sdram_bankmachine1_twtpcon_count[1]),
    .I1(n22212_14),
    .I2(main_sdram_bankmachine1_twtpcon_count[0]) 
);
defparam n21778_s4.INIT=8'hED;
  LUT3 n21779_s4 (
    .F(n21779_9),
    .I0(n22212_14),
    .I1(main_sdram_bankmachine1_twtpcon_count[0]),
    .I2(main_sdram_bankmachine1_twtpcon_ready) 
);
defparam n21779_s4.INIT=8'hEB;
  LUT3 n21792_s5 (
    .F(n21792_11),
    .I0(main_sdram_bankmachine1_trccon_count_1_12),
    .I1(n21792_13),
    .I2(main_sdram_bankmachine1_trccon_count[0]) 
);
defparam n21792_s5.INIT=8'hD8;
  LUT3 n21792_s6 (
    .F(n21792_13),
    .I0(main_sdram_bankmachine1_trccon_count[0]),
    .I1(builder_basesoc_bankmachine1_next_state_1_25),
    .I2(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam n21792_s6.INIT=8'h75;
  LUT3 main_sdram_bankmachine1_trccon_count_1_s5 (
    .F(main_sdram_bankmachine1_trccon_count_1_12),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_row_col_n_addr_sel),
    .I2(main_sdram_bankmachine1_trccon_ready) 
);
defparam main_sdram_bankmachine1_trccon_count_1_s5.INIT=8'h4F;
  LUT3 n21873_s3 (
    .F(n21873_8),
    .I0(main_sdram_bankmachine2_level_3_14),
    .I1(main_sdram_bankmachine2_level[3]),
    .I2(n21873_5) 
);
defparam n21873_s3.INIT=8'hC6;
  LUT4 main_sdram_bankmachine2_level_3_s5 (
    .F(main_sdram_bankmachine2_level_3_14),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_level_3_s5.INIT=16'h758A;
  LUT3 n21875_s2 (
    .F(n21875_7),
    .I0(main_sdram_bankmachine2_level_3_14),
    .I1(n21875_9),
    .I2(main_sdram_bankmachine2_level[1]) 
);
defparam n21875_s2.INIT=8'hD8;
  LUT3 n21875_s3 (
    .F(n21875_9),
    .I0(main_sdram_bankmachine2_wrport_we),
    .I1(main_sdram_bankmachine2_level[1]),
    .I2(main_sdram_bankmachine2_level[0]) 
);
defparam n21875_s3.INIT=8'h69;
  LUT2 n21876_s2 (
    .F(n21876_7),
    .I0(main_sdram_bankmachine2_level_3_14),
    .I1(main_sdram_bankmachine2_level[0]) 
);
defparam n21876_s2.INIT=4'h6;
  LUT3 n21912_s5 (
    .F(n21912_11),
    .I0(main_sdram_bankmachine2_twtpcon_count_1_12),
    .I1(n21912_13),
    .I2(main_sdram_bankmachine2_twtpcon_count[0]) 
);
defparam n21912_s5.INIT=8'hD8;
  LUT3 n21912_s6 (
    .F(n21912_13),
    .I0(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(main_sdram_bankmachine2_twtpcon_count[0]),
    .I2(main_sdram_bankmachine2_pipe_valid_source_payload_we) 
);
defparam n21912_s6.INIT=8'hB3;
  LUT3 main_sdram_bankmachine2_twtpcon_count_1_s5 (
    .F(main_sdram_bankmachine2_twtpcon_count_1_12),
    .I0(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .I2(main_sdram_bankmachine2_twtpcon_ready) 
);
defparam main_sdram_bankmachine2_twtpcon_count_1_s5.INIT=8'h8F;
  LUT3 n21924_s4 (
    .F(n21924_10),
    .I0(main_sdram_bankmachine2_trccon_count[1]),
    .I1(n35256_6),
    .I2(main_sdram_bankmachine2_trccon_count[0]) 
);
defparam n21924_s4.INIT=8'hED;
  LUT3 n21925_s4 (
    .F(n21925_9),
    .I0(n35256_6),
    .I1(main_sdram_bankmachine2_trccon_count[0]),
    .I2(main_sdram_bankmachine2_trccon_ready) 
);
defparam n21925_s4.INIT=8'hEB;
  LUT3 n21937_s4 (
    .F(n21937_10),
    .I0(main_sdram_bankmachine2_trascon_count[0]),
    .I1(n35256_6),
    .I2(main_sdram_bankmachine2_trascon_count[1]) 
);
defparam n21937_s4.INIT=8'hED;
  LUT4 n22008_s2 (
    .F(n22008_7),
    .I0(main_sdram_bankmachine3_wrport_we),
    .I1(main_sdram_bankmachine3_level[1]),
    .I2(main_sdram_bankmachine3_level[0]),
    .I3(main_sdram_bankmachine3_do_read) 
);
defparam n22008_s2.INIT=16'hC96C;
  LUT3 n22044_s4 (
    .F(n22044_10),
    .I0(main_sdram_bankmachine3_twtpcon_count[1]),
    .I1(n35260_4),
    .I2(main_sdram_bankmachine3_twtpcon_count[0]) 
);
defparam n22044_s4.INIT=8'hED;
  LUT3 n22045_s4 (
    .F(n22045_9),
    .I0(n35260_4),
    .I1(main_sdram_bankmachine3_twtpcon_count[0]),
    .I2(main_sdram_bankmachine3_twtpcon_ready) 
);
defparam n22045_s4.INIT=8'hEB;
  LUT3 n22057_s4 (
    .F(n22057_10),
    .I0(main_sdram_bankmachine3_trccon_count[1]),
    .I1(n35261_6),
    .I2(main_sdram_bankmachine3_trccon_count[0]) 
);
defparam n22057_s4.INIT=8'hED;
  LUT3 n22058_s4 (
    .F(n22058_9),
    .I0(n35261_6),
    .I1(main_sdram_bankmachine3_trccon_count[0]),
    .I2(main_sdram_bankmachine3_trccon_ready) 
);
defparam n22058_s4.INIT=8'hEB;
  LUT3 n22070_s4 (
    .F(n22070_10),
    .I0(main_sdram_bankmachine3_trascon_count[0]),
    .I1(n35261_6),
    .I2(main_sdram_bankmachine3_trascon_count[1]) 
);
defparam n22070_s4.INIT=8'hED;
  LUT3 n22196_s4 (
    .F(n22196_10),
    .I0(main_sdram_twtrcon_count[0]),
    .I1(main_sdram_twtrcon_count[1]),
    .I2(n35266_6) 
);
defparam n22196_s4.INIT=8'hF9;
  LUT3 main_vfb_dma_sink_sink_last_s7 (
    .F(main_vfb_dma_sink_sink_last_14),
    .I0(builder_basesoc_litedramdmareader_state_0_13),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam main_vfb_dma_sink_sink_last_s7.INIT=8'h2C;
  LUT2 main_vfb_dma_sink_sink_last_s8 (
    .F(main_vfb_dma_sink_sink_last_16),
    .I0(builder_basesoc_litedramdmareader_state[1]),
    .I1(builder_basesoc_litedramdmareader_state[0]) 
);
defparam main_vfb_dma_sink_sink_last_s8.INIT=4'h4;
  LUT4 builder_basesoc_litedramdmareader_state_0_s5 (
    .F(builder_basesoc_litedramdmareader_state_0_13),
    .I0(builder_basesoc_litedramdmareader_state[1]),
    .I1(builder_basesoc_litedramdmareader_state[0]),
    .I2(storage_7_66815_DIAREG_G_0_57),
    .I3(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_0_7) 
);
defparam builder_basesoc_litedramdmareader_state_0_s5.INIT=16'h9D99;
  LUT2 builder_basesoc_fsm_state_1_s7 (
    .F(builder_basesoc_fsm_state_1_15),
    .I0(n12862_6),
    .I1(builder_basesoc_fsm_state_1_9) 
);
defparam builder_basesoc_fsm_state_1_s7.INIT=4'hB;
  LUT2 main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s4 (
    .F(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(n12862_6) 
);
defparam main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s4.INIT=4'h4;
  LUT2 main_rx_data_rs232phyrx_next_value_ce1_s2 (
    .F(main_rx_data_rs232phyrx_next_value_ce1),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state) 
);
defparam main_rx_data_rs232phyrx_next_value_ce1_s2.INIT=4'h8;
  LUT3 main_full_rate_phy_dfi_p0_cas_n_s5 (
    .F(main_full_rate_phy_dfi_p0_cas_n_9),
    .I0(main_sdram_storage[0]),
    .I1(main_sdram_dfi_p0_cas_n),
    .I2(main_phase_sel) 
);
defparam main_full_rate_phy_dfi_p0_cas_n_s5.INIT=8'h07;
  LUT3 main_full_rate_phy_dfi_p0_rddata_en_s3 (
    .F(main_full_rate_phy_dfi_p0_rddata_en_7),
    .I0(main_sdram_storage[0]),
    .I1(main_phase_sel),
    .I2(main_sdram_dfi_p0_rddata_en) 
);
defparam main_full_rate_phy_dfi_p0_rddata_en_s3.INIT=8'h20;
  LUT3 main_data_port_we_3_s5 (
    .F(main_data_port_we_3_12),
    .I0(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .I1(main_adapted_interface_adapted_interface_adr_31_13),
    .I2(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]) 
);
defparam main_data_port_we_3_s5.INIT=8'h37;
  LUT3 n19239_s4 (
    .F(n19239_11),
    .I0(n19239_12),
    .I1(main_basesoc_socbushandler_pipe_valid_sink_ready_11),
    .I2(main_basesoc_socbushandler_pipe_valid_sink_ready_12) 
);
defparam n19239_s4.INIT=8'h15;
  LUT3 n19473_s4 (
    .F(n19473_10),
    .I0(n19473_11),
    .I1(main_socbushandler_pipe_valid_sink_ready_6),
    .I2(main_socbushandler_pipe_valid_sink_ready_7) 
);
defparam n19473_s4.INIT=8'h15;
  LUT3 n19707_s4 (
    .F(n19707_10),
    .I0(n19707_11),
    .I1(main_bridge_axi2axi_lite_pipe_valid_sink_ready_7),
    .I2(main_bridge_axi2axi_lite_pipe_valid_sink_ready_8) 
);
defparam n19707_s4.INIT=8'h15;
  LUT3 n19974_s4 (
    .F(n19974_10),
    .I0(n19974_11),
    .I1(builder_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .I2(builder_basesoc_socbushandler_pipe_valid_sink_ready_14) 
);
defparam n19974_s4.INIT=8'h15;
  LUT4 main_adapted_interface_adapted_interface_adr_31_s8 (
    .F(main_adapted_interface_adapted_interface_adr[31]),
    .I0(main_bridge_axi2axi_lite_beat_offset[12]),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[31]),
    .I2(main_bridge_axi2axi_lite_ax_beat_payload_addr_30_3),
    .I3(main_adapted_interface_adapted_interface_adr_31_13) 
);
defparam main_adapted_interface_adapted_interface_adr_31_s8.INIT=16'h9600;
  LUT3 n19239_s5 (
    .F(n19239_12),
    .I0(main_basesoc_socbushandler_beat_offset[12]),
    .I1(GND),
    .I2(n19227_2) 
);
defparam n19239_s5.INIT=8'h69;
  LUT3 n19473_s5 (
    .F(n19473_11),
    .I0(GND),
    .I1(main_socbushandler_beat_offset[12]),
    .I2(n19461_2) 
);
defparam n19473_s5.INIT=8'h69;
  LUT3 n19707_s5 (
    .F(n19707_11),
    .I0(GND),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I2(n19695_2) 
);
defparam n19707_s5.INIT=8'h69;
  LUT3 n19974_s5 (
    .F(n19974_11),
    .I0(GND),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I2(n19962_2) 
);
defparam n19974_s5.INIT=8'h69;
  LUT4 builder_basesoc_fsm_next_state_1_s19 (
    .F(builder_basesoc_fsm_next_state_1_26),
    .I0(builder_basesoc_fsm_state_1_15),
    .I1(builder_basesoc_fullmemorywe_state[0]),
    .I2(n12862_6),
    .I3(builder_basesoc_fsm_state[1]) 
);
defparam builder_basesoc_fsm_next_state_1_s19.INIT=16'hD5C0;
  LUT4 n21937_s5 (
    .F(n21937_12),
    .I0(main_sdram_bankmachine2_trascon_ready),
    .I1(n35256_6),
    .I2(n21937_10),
    .I3(main_sdram_bankmachine2_trascon_count[1]) 
);
defparam n21937_s5.INIT=16'hF2D0;
  LUT4 n21924_s5 (
    .F(n21924_12),
    .I0(n35256_6),
    .I1(main_sdram_bankmachine2_trccon_ready),
    .I2(n21924_10),
    .I3(main_sdram_bankmachine2_trccon_count[1]) 
);
defparam n21924_s5.INIT=16'hF4B0;
  LUT4 n22070_s5 (
    .F(n22070_12),
    .I0(main_sdram_bankmachine3_trascon_ready),
    .I1(n35261_6),
    .I2(n22070_10),
    .I3(main_sdram_bankmachine3_trascon_count[1]) 
);
defparam n22070_s5.INIT=16'hF2D0;
  LUT4 n22057_s5 (
    .F(n22057_12),
    .I0(n35261_6),
    .I1(main_sdram_bankmachine3_trccon_ready),
    .I2(n22057_10),
    .I3(main_sdram_bankmachine3_trccon_count[1]) 
);
defparam n22057_s5.INIT=16'hF4B0;
  LUT4 n22044_s5 (
    .F(n22044_12),
    .I0(n35260_4),
    .I1(main_sdram_bankmachine3_twtpcon_ready),
    .I2(n22044_10),
    .I3(main_sdram_bankmachine3_twtpcon_count[1]) 
);
defparam n22044_s5.INIT=16'hF4B0;
  LUT4 n22196_s5 (
    .F(n22196_12),
    .I0(main_sdram_twtrcon_ready),
    .I1(n35266_6),
    .I2(n22196_10),
    .I3(main_sdram_twtrcon_count[1]) 
);
defparam n22196_s5.INIT=16'hF2D0;
  LUT4 n12875_s12 (
    .F(n12875_19),
    .I0(builder_basesoc_fsm_state[1]),
    .I1(builder_basesoc_fsm_state[0]),
    .I2(builder_basesoc_fullmemorywe_state[1]),
    .I3(main_wishbone_bridge_aborted) 
);
defparam n12875_s12.INIT=16'h6606;
  LUT4 n22615_s8 (
    .F(n22615_15),
    .I0(main_vfb_dma_res_fifo_do_read),
    .I1(main_vfb_dma_res_fifo_consume[11]),
    .I2(n22615_8),
    .I3(main_vfb_dma_res_fifo_consume[11]) 
);
defparam n22615_s8.INIT=16'h7D28;
  LUT4 n22619_s8 (
    .F(n22619_15),
    .I0(main_vfb_dma_res_fifo_do_read),
    .I1(main_vfb_dma_res_fifo_consume[7]),
    .I2(n22619_8),
    .I3(main_vfb_dma_res_fifo_consume[7]) 
);
defparam n22619_s8.INIT=16'h7D28;
  LUT4 n22622_s8 (
    .F(n22622_15),
    .I0(main_vfb_dma_res_fifo_do_read),
    .I1(main_vfb_dma_res_fifo_consume[4]),
    .I2(n22622_8),
    .I3(main_vfb_dma_res_fifo_consume[4]) 
);
defparam n22622_s8.INIT=16'h7D28;
  LUT4 main_tx_count_rs232phytx_next_value0_3_s5 (
    .F(main_tx_count_rs232phytx_next_value0_3_11),
    .I0(builder_basesoc_rs232phytx_state),
    .I1(main_uart_tx_fifo_readable),
    .I2(n7369_4),
    .I3(builder_basesoc_rs232phytx_state) 
);
defparam main_tx_count_rs232phytx_next_value0_3_s5.INIT=16'h0BF4;
  LUT4 main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s5 (
    .F(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_12),
    .I0(n12862_6),
    .I1(builder_basesoc_fsm_state_1_9),
    .I2(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2),
    .I3(builder_basesoc_fsm_state[0]) 
);
defparam main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_s5.INIT=16'hF4F0;
  LUT4 main_sdram_bankmachine3_wrport_we_s6 (
    .F(main_sdram_bankmachine3_wrport_we_12),
    .I0(builder_basesoc_roundrobin3_grant),
    .I1(main_sdram_bankmachine3_wrport_we_6),
    .I2(main_sdram_bankmachine1_wrport_we_8),
    .I3(builder_basesoc_roundrobin3_grant_12) 
);
defparam main_sdram_bankmachine3_wrport_we_s6.INIT=16'h1000;
  LUT4 main_ram_port_adr_reg_axilitesram1_next_value_ce0_s3 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I0(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value_ce1_15),
    .I1(builder_rr_write_grant_8),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value_ce0_s3.INIT=16'h0100;
  LUT4 main_sdram_bankmachine0_pipe_valid_sink_ready_s4 (
    .F(main_sdram_bankmachine0_pipe_valid_sink_ready_8),
    .I0(n22148_7),
    .I1(main_sdram_choose_req_grant[0]),
    .I2(main_sdram_choose_req_grant[1]),
    .I3(main_sdram_choose_req_ce_8) 
);
defparam main_sdram_bankmachine0_pipe_valid_sink_ready_s4.INIT=16'h0100;
  LUT4 builder_basesoc_multiplexer_next_state_2_s25 (
    .F(builder_basesoc_multiplexer_next_state_2_33),
    .I0(builder_basesoc_multiplexer_next_state_2_31),
    .I1(main_sdram_time0[4]),
    .I2(n22084_9),
    .I3(builder_basesoc_multiplexer_next_state_2_29) 
);
defparam builder_basesoc_multiplexer_next_state_2_s25.INIT=16'h00BA;
  LUT4 n6502_s9 (
    .F(n6502_15),
    .I0(builder_basesoc_axilite2csr_next_state_2_17),
    .I1(builder_axi2axilite0_next_state_1_17),
    .I2(builder_fsm0_state),
    .I3(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_18) 
);
defparam n6502_s9.INIT=16'h0001;
  LUT4 main_vfb_dma_res_fifo_do_read_s6 (
    .F(main_vfb_dma_res_fifo_do_read),
    .I0(main_vfb_dma_res_fifo_do_read_7),
    .I1(main_vfb_dma_res_fifo_level[14]),
    .I2(main_vfb_dma_source_source_last_7),
    .I3(main_vfb_dma_fifo_readable) 
);
defparam main_vfb_dma_res_fifo_do_read_s6.INIT=16'h4500;
  LUT3 builder_basesoc_litedramdmareader_next_state_0_s19 (
    .F(builder_basesoc_litedramdmareader_next_state_0_28),
    .I0(builder_basesoc_litedramdmareader_state_0_13),
    .I1(builder_basesoc_litedramdmareader_state[1]),
    .I2(builder_basesoc_litedramdmareader_state[0]) 
);
defparam builder_basesoc_litedramdmareader_next_state_0_s19.INIT=8'hD3;
  LUT4 main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s6 (
    .F(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_12),
    .I0(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_14_9),
    .I1(main_vfb_litedramdmareader_offset[16]),
    .I2(main_vfb_litedramdmareader_offset[14]),
    .I3(main_vfb_litedramdmareader_offset[15]) 
);
defparam main_vfb_litedramdmareader_offset_litedramdmareader_next_value_17_s6.INIT=16'h8000;
  LUT3 n21023_s3 (
    .F(n21023_7),
    .I0(main_timer_value[14]),
    .I1(main_timer_value[13]),
    .I2(n21025_8) 
);
defparam n21023_s3.INIT=8'h10;
  LUT4 n21515_s2 (
    .F(n21515_7),
    .I0(n21509_6),
    .I1(main_sdram_sequencer_trigger[2]),
    .I2(main_sdram_sequencer_trigger[0]),
    .I3(main_sdram_sequencer_trigger[1]) 
);
defparam n21515_s2.INIT=16'hABAA;
  LUT4 n35216_s1 (
    .F(n35216_5),
    .I0(sys_rst),
    .I1(main_sdram_sequencer_trigger[2]),
    .I2(main_sdram_sequencer_trigger[0]),
    .I3(main_sdram_sequencer_trigger[1]) 
);
defparam n35216_s1.INIT=16'hAEAA;
  LUT4 n23191_s5 (
    .F(n23191_10),
    .I0(builder_csr_bankarray_sel_11),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(n23191_8) 
);
defparam n23191_s5.INIT=16'hDFFF;
  LUT4 main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s10 (
    .F(main_bridge_axi2axi_lite_ax_burst_payload_addr_2_18),
    .I0(builder_axi2axilite_state[0]),
    .I1(builder_axi2axilite_state[1]),
    .I2(builder_axi2axilite_next_state_0_12),
    .I3(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17) 
);
defparam main_bridge_axi2axi_lite_ax_burst_payload_addr_2_s10.INIT=16'h0100;
  LUT4 builder_axi2axilite_next_state_1_s12 (
    .F(builder_axi2axilite_next_state[1]),
    .I0(builder_axi2axilite_next_state_0_12),
    .I1(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value_ce1_17),
    .I2(builder_axi2axilite_state[1]),
    .I3(builder_axi2axilite_state[0]) 
);
defparam builder_axi2axilite_next_state_1_s12.INIT=16'h00F4;
  LUT4 n7423_s5 (
    .F(n7423_12),
    .I0(n7423_10),
    .I1(main_rx_tick),
    .I2(builder_basesoc_rs232phyrx_state),
    .I3(main_rx_count[1]) 
);
defparam n7423_s5.INIT=16'hBAAA;
  LUT4 n21716_s5 (
    .F(n21716_12),
    .I0(main_sdram_bankmachine1_syncfifo1_readable),
    .I1(main_sdram_bankmachine1_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine1_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine1_consume[0]) 
);
defparam n21716_s5.INIT=16'h758A;
  LUT4 n21849_s5 (
    .F(n21849_12),
    .I0(main_sdram_bankmachine2_syncfifo2_readable),
    .I1(main_sdram_bankmachine2_pipe_valid_sink_ready_5),
    .I2(main_sdram_bankmachine2_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine2_consume[0]) 
);
defparam n21849_s5.INIT=16'h758A;
  LUT4 main_basesoc_port_adr_reg_axilitesram0_next_value_ce0_s2 (
    .F(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0),
    .I0(builder_basesoc_axilitesram0_next_state_2_20),
    .I1(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0_13),
    .I2(n19210_9),
    .I3(n19210_7) 
);
defparam main_basesoc_port_adr_reg_axilitesram0_next_value_ce0_s2.INIT=16'h0400;
  LUT4 n19444_s5 (
    .F(n19444_10),
    .I0(main_socbushandler_pipe_valid_source_valid),
    .I1(main_socbushandler_pipe_valid_sink_ready_6),
    .I2(main_socbushandler_pipe_valid_sink_ready_7),
    .I3(n19444_6) 
);
defparam n19444_s5.INIT=16'hBF00;
  LUT4 n22291_s6 (
    .F(n22291_13),
    .I0(builder_basesoc_fullmemorywe_state[0]),
    .I1(builder_basesoc_fullmemorywe_state[1]),
    .I2(builder_basesoc_new_master_wdata_ready0),
    .I3(main_wishbone_bridge_wdata_converter_converter_mux[0]) 
);
defparam n22291_s6.INIT=16'hBF40;
  LUT4 n7356_s5 (
    .F(n7356_12),
    .I0(n7356_10),
    .I1(main_tx_tick),
    .I2(builder_basesoc_rs232phytx_state),
    .I3(main_tx_count[1]) 
);
defparam n7356_s5.INIT=16'hBAAA;
  LUT4 main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_s4 (
    .F(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6),
    .I0(n13071_3),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(n13056_3),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6_s4.INIT=16'h0800;
  LUT4 main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s5 (
    .F(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_11),
    .I0(n13185_3),
    .I1(builder_basesoc_clockdomainsrenamer_state),
    .I2(n13056_3),
    .I3(main_vtg_hactive_clockdomainsrenamer_next_value0_6) 
);
defparam main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5_11_s5.INIT=16'h0800;
  LUT4 n23719_s2 (
    .F(n23719_6),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(main_uart_tx_fifo_wrport_we_17) 
);
defparam n23719_s2.INIT=16'hFDFF;
  LUT4 main_uart_tx_fifo_wrport_we_s13 (
    .F(main_uart_tx_fifo_wrport_we_19),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam main_uart_tx_fifo_wrport_we_s13.INIT=16'h0200;
  LUT2 main_gpio_count_22_s5 (
    .F(main_gpio_count_22_12),
    .I0(main_gpio_done_4),
    .I1(main_gpio_done_5) 
);
defparam main_gpio_count_22_s5.INIT=4'h7;
  LUT3 n21396_s5 (
    .F(n21396_13),
    .I0(main_gpio_done_4),
    .I1(main_gpio_done_5),
    .I2(main_gpio_count[0]) 
);
defparam n21396_s5.INIT=8'h87;
  LUT4 n21371_s5 (
    .F(n21371_11),
    .I0(main_gpio_done_4),
    .I1(main_gpio_done_5),
    .I2(main_gpio_chaser[0]),
    .I3(main_gpio_chaser[2]) 
);
defparam n21371_s5.INIT=16'h70F8;
  LUT4 main_sdram_bankmachine1_twtpcon_count_1_s6 (
    .F(main_sdram_bankmachine1_twtpcon_count_1_15),
    .I0(builder_basesoc_bankmachine1_next_state_1_25),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I2(n22212_9),
    .I3(main_sdram_bankmachine1_twtpcon_ready) 
);
defparam main_sdram_bankmachine1_twtpcon_count_1_s6.INIT=16'h40FF;
  LUT4 n35250_s1 (
    .F(n35250_5),
    .I0(sys_rst),
    .I1(builder_basesoc_bankmachine1_next_state_1_25),
    .I2(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .I3(n22212_9) 
);
defparam n35250_s1.INIT=16'hBAAA;
  LUT4 n35265_s1 (
    .F(n35265_5),
    .I0(sys_rst),
    .I1(main_sdram_choose_req_ce_5),
    .I2(main_sdram_choose_req_ce_4),
    .I3(main_sdram_choose_req_ce_8) 
);
defparam n35265_s1.INIT=16'hFEAA;
  LUT4 n7433_s5 (
    .F(n7433_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[1]),
    .I3(main_rx_data[0]) 
);
defparam n7433_s5.INIT=16'hF780;
  LUT4 n7432_s5 (
    .F(n7432_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[2]),
    .I3(main_rx_data[1]) 
);
defparam n7432_s5.INIT=16'hF780;
  LUT4 n7431_s5 (
    .F(n7431_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[3]),
    .I3(main_rx_data[2]) 
);
defparam n7431_s5.INIT=16'hF780;
  LUT4 n7430_s5 (
    .F(n7430_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[4]),
    .I3(main_rx_data[3]) 
);
defparam n7430_s5.INIT=16'hF780;
  LUT4 n7429_s5 (
    .F(n7429_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[5]),
    .I3(main_rx_data[4]) 
);
defparam n7429_s5.INIT=16'hF780;
  LUT4 n7428_s5 (
    .F(n7428_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[6]),
    .I3(main_rx_data[5]) 
);
defparam n7428_s5.INIT=16'hF780;
  LUT4 n7427_s5 (
    .F(n7427_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(main_rx_data[7]),
    .I3(main_rx_data[6]) 
);
defparam n7427_s5.INIT=16'hF780;
  LUT4 n7426_s5 (
    .F(n7426_12),
    .I0(main_rx_tick),
    .I1(builder_basesoc_rs232phyrx_state),
    .I2(builder_multiregimpl0_regs1),
    .I3(main_rx_data[7]) 
);
defparam n7426_s5.INIT=16'hF780;
  LUT4 n14525_s8 (
    .F(n14525_15),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vfb_cdc_cdc_asyncfifo_readable),
    .I2(main_vfb_source_payload_de),
    .I3(main_vfb_cdc_cdc_graycounter1_q_binary[0]) 
);
defparam n14525_s8.INIT=16'h7F80;
  LUT2 n20175_1_s1 (
    .F(n20175_1_4),
    .I0(n20175_4),
    .I1(n20175_10) 
);
defparam n20175_1_s1.INIT=4'hB;
  LUT2 n20287_1_s1 (
    .F(n20287_1_4),
    .I0(n20175_4),
    .I1(n20287_8) 
);
defparam n20287_1_s1.INIT=4'hB;
  LUT4 main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s6 (
    .F(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_15),
    .I0(builder_basesoc_clockdomainsrenamer_state),
    .I1(main_vtg_hactive_clockdomainsrenamer_next_value0_6),
    .I2(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[0]),
    .I3(main_vtg_source_payload_hcount[0]) 
);
defparam main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_s6.INIT=16'hF2F0;
  LUT4 main_uart_rx_fifo_wrport_we_1_s1 (
    .F(main_uart_rx_fifo_wrport_we_1_4),
    .I0(main_uart_rx_fifo_level0[4]),
    .I1(main_uart_rx_fifo_syncfifo_re_4),
    .I2(n7444_4),
    .I3(builder_multiregimpl0_regs1) 
);
defparam main_uart_rx_fifo_wrport_we_1_s1.INIT=16'h8FFF;
  LUT4 main_uart_tx_fifo_wrport_we_1_s1 (
    .F(main_uart_tx_fifo_wrport_we_1_4),
    .I0(main_uart_tx_fifo_wrport_we_17),
    .I1(main_uart_tx_fifo_wrport_we_19),
    .I2(main_uart_tx_fifo_level0[4]),
    .I3(main_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_uart_tx_fifo_wrport_we_1_s1.INIT=16'hF777;
  LUT4 builder_csr_bankarray_csrbank8_enable0_re_s3 (
    .F(builder_csr_bankarray_csrbank8_enable0_re_8),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(n23808_5),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank8_enable0_re_s3.INIT=16'h4000;
  LUT4 n30131_s1 (
    .F(n30131_5),
    .I0(sys_rst),
    .I1(main_reset_storage[0]),
    .I2(main_reset_re),
    .I3(main_reset_storage[1]) 
);
defparam n30131_s1.INIT=16'hFFEA;
  LUT4 n22009_s4 (
    .F(n22009_11),
    .I0(main_sdram_bankmachine3_wrport_we_4),
    .I1(main_sdram_bankmachine3_wrport_we_12),
    .I2(main_sdram_bankmachine3_level[0]),
    .I3(main_sdram_bankmachine3_do_read) 
);
defparam n22009_s4.INIT=16'hE11E;
  LUT3 main_sdram_bankmachine3_level_3_s5 (
    .F(main_sdram_bankmachine3_level_3_13),
    .I0(main_sdram_bankmachine3_wrport_we_4),
    .I1(main_sdram_bankmachine3_wrport_we_12),
    .I2(main_sdram_bankmachine3_do_read) 
);
defparam main_sdram_bankmachine3_level_3_s5.INIT=8'h1E;
  LUT3 n21975_s5 (
    .F(n21975_12),
    .I0(main_sdram_bankmachine3_wrport_we_4),
    .I1(main_sdram_bankmachine3_wrport_we_12),
    .I2(main_sdram_bankmachine3_produce[0]) 
);
defparam n21975_s5.INIT=8'h1E;
  LUT4 n21974_s4 (
    .F(n21974_11),
    .I0(main_sdram_bankmachine3_wrport_we_4),
    .I1(main_sdram_bankmachine3_wrport_we_12),
    .I2(main_sdram_bankmachine3_produce[1]),
    .I3(main_sdram_bankmachine3_produce[0]) 
);
defparam n21974_s4.INIT=16'h1EF0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[0]),
    .I3(builder_basesoc_adr[0]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[1]),
    .I3(builder_basesoc_adr[1]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[2]),
    .I3(builder_basesoc_adr[2]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[3]),
    .I3(builder_basesoc_adr[3]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[4]),
    .I3(builder_basesoc_adr[4]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[5]),
    .I3(builder_basesoc_adr[5]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s9 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_18),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[6]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_6) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_s9.INIT=16'hB0F4;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[7]),
    .I3(builder_basesoc_socbushandler_ax_beat_payload_addr[9]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_s6 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_14),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[8]),
    .I3(builder_basesoc_socbushandler_ax_beat_payload_addr[10]) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_s6.INIT=16'hF4B0;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s9 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_18),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[9]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_s9.INIT=16'hB0F4;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s9 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_18),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[10]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_s9.INIT=16'hB0F4;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s9 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_18),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[11]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_6) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_s9.INIT=16'hB0F4;
  LUT4 builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_s7 (
    .F(builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_15),
    .I0(builder_basesoc_axilite2csr_next_state_0_14),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0_6),
    .I2(builder_basesoc_port_adr_reg[12]),
    .I3(builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_6) 
);
defparam builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_s7.INIT=16'hB0F4;
  LUT4 builder_csr_bankarray_csrbank3_dfii_control0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_dfii_control0_re_8),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank3_dfii_control0_re_s3.INIT=16'h8000;
  LUT4 n23430_s5 (
    .F(n23430_10),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(n23430_8) 
);
defparam n23430_s5.INIT=16'hDFFF;
  LUT4 builder_csr_bankarray_csrbank4_control0_re_s3 (
    .F(builder_csr_bankarray_csrbank4_control0_re_8),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank4_control0_re_s3.INIT=16'h2000;
  LUT3 n20417_s5 (
    .F(n20417_13),
    .I0(builder_rd_timer_count_19_7),
    .I1(builder_rd_timer_count_19_8),
    .I2(builder_rd_timer_count[0]) 
);
defparam n20417_s5.INIT=8'h87;
  LUT3 n20355_s5 (
    .F(n20355_13),
    .I0(builder_wr_timer_count_19_7),
    .I1(builder_wr_timer_count_19_8),
    .I2(builder_wr_timer_count[0]) 
);
defparam n20355_s5.INIT=8'h87;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_0_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[0]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[0]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_0_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_1_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[1]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[1]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_1_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_2_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[2]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[2]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_2_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_3_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[3]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[3]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_3_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_4_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[4]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[4]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_4_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_5_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[5]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[5]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_5_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_6_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[6]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[6]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_6_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_7_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[7]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[7]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_7_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_8_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[8]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[8]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_8_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_9_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[9]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[9]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_9_s2.INIT=8'h40;
  LUT3 main_ram_port_adr_reg_axilitesram1_next_value0_10_s2 (
    .F(main_ram_port_adr_reg_axilitesram1_next_value0[10]),
    .I0(main_ram_port_adr_reg_axilitesram1_next_value_ce0_8),
    .I1(builder_basesoc_axilitesram1_next_state_1_15),
    .I2(main_ram_adr[10]) 
);
defparam main_ram_port_adr_reg_axilitesram1_next_value0_10_s2.INIT=8'h40;
  LUT4 main_sdram_bankmachine0_level_3_s6 (
    .F(main_sdram_bankmachine0_level_3_16),
    .I0(main_sdram_bankmachine0_syncfifo0_readable),
    .I1(main_sdram_bankmachine0_pipe_valid_sink_ready_8),
    .I2(main_sdram_bankmachine0_pipe_valid_source_valid),
    .I3(main_sdram_bankmachine0_wrport_we) 
);
defparam main_sdram_bankmachine0_level_3_s6.INIT=16'h758A;
  LUT3 main_sdram_bankmachine0_do_read_s2 (
    .F(main_sdram_bankmachine0_do_read),
    .I0(main_sdram_bankmachine0_syncfifo0_readable),
    .I1(main_sdram_bankmachine0_pipe_valid_sink_ready_8),
    .I2(main_sdram_bankmachine0_pipe_valid_source_valid) 
);
defparam main_sdram_bankmachine0_do_read_s2.INIT=8'h8A;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_0_s17 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .I0(main_cpu_dbus_dat_w[0]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_0_s17.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_1_s17 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .I0(main_cpu_dbus_dat_w[1]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_1_s17.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_2_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .I0(main_cpu_dbus_dat_w[2]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_2_s13.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_3_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .I0(main_cpu_dbus_dat_w[3]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_3_s13.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_4_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .I0(main_cpu_dbus_dat_w[4]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_4_s13.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_5_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .I0(main_cpu_dbus_dat_w[5]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_5_s13.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_6_s13 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .I0(main_cpu_dbus_dat_w[6]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_6_s13.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_7_s14 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .I0(main_cpu_dbus_dat_w[7]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_7_s14.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_8_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .I0(main_cpu_dbus_dat_w[8]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_8_s12.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_9_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .I0(main_cpu_dbus_dat_w[9]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_9_s12.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_10_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .I0(main_cpu_dbus_dat_w[10]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_10_s12.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_11_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .I0(main_cpu_dbus_dat_w[11]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_11_s12.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_12_s14 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .I0(main_cpu_dbus_dat_w[12]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_12_s14.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_13_s10 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .I0(main_cpu_dbus_dat_w[13]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_13_s10.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_14_s10 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .I0(main_cpu_dbus_dat_w[14]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_14_s10.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_15_s12 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .I0(main_cpu_dbus_dat_w[15]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_15_s12.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_16_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .I0(main_cpu_dbus_dat_w[16]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_16_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_17_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .I0(main_cpu_dbus_dat_w[17]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_17_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_18_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .I0(main_cpu_dbus_dat_w[18]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_18_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_19_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .I0(main_cpu_dbus_dat_w[19]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_19_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_20_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .I0(main_cpu_dbus_dat_w[20]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_20_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_21_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .I0(main_cpu_dbus_dat_w[21]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_21_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_22_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .I0(main_cpu_dbus_dat_w[22]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_22_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_23_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .I0(main_cpu_dbus_dat_w[23]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_23_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_24_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .I0(main_cpu_dbus_dat_w[24]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_24_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_25_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .I0(main_cpu_dbus_dat_w[25]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_25_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_26_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .I0(main_cpu_dbus_dat_w[26]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_26_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_27_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .I0(main_cpu_dbus_dat_w[27]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_27_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_28_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .I0(main_cpu_dbus_dat_w[28]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_28_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_29_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .I0(main_cpu_dbus_dat_w[29]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_29_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_30_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .I0(main_cpu_dbus_dat_w[30]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_30_s7.INIT=16'h0800;
  LUT4 builder_basesoc_axiliteinterface_w_payload_data_31_s7 (
    .F(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .I0(main_cpu_dbus_dat_w[31]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite2_state[0]),
    .I3(builder_axi2axilite2_state[1]) 
);
defparam builder_basesoc_axiliteinterface_w_payload_data_31_s7.INIT=16'h0800;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[0]),
    .I3(main_wb_sdram_dat_r[0]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[1]),
    .I3(main_wb_sdram_dat_r[1]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[2]),
    .I3(main_wb_sdram_dat_r[2]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[3]),
    .I3(main_wb_sdram_dat_r[3]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[4]),
    .I3(main_wb_sdram_dat_r[4]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[5]),
    .I3(main_wb_sdram_dat_r[5]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[6]),
    .I3(main_wb_sdram_dat_r[6]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[7]),
    .I3(main_wb_sdram_dat_r[7]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[8]),
    .I3(main_wb_sdram_dat_r[8]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[9]),
    .I3(main_wb_sdram_dat_r[9]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[10]),
    .I3(main_wb_sdram_dat_r[10]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[11]),
    .I3(main_wb_sdram_dat_r[11]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[12]),
    .I3(main_wb_sdram_dat_r[12]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[13]),
    .I3(main_wb_sdram_dat_r[13]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[14]),
    .I3(main_wb_sdram_dat_r[14]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[15]),
    .I3(main_wb_sdram_dat_r[15]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[16]),
    .I3(main_wb_sdram_dat_r[16]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[17]),
    .I3(main_wb_sdram_dat_r[17]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[18]),
    .I3(main_wb_sdram_dat_r[18]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[19]),
    .I3(main_wb_sdram_dat_r[19]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[20]),
    .I3(main_wb_sdram_dat_r[20]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[21]),
    .I3(main_wb_sdram_dat_r[21]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[22]),
    .I3(main_wb_sdram_dat_r[22]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[23]),
    .I3(main_wb_sdram_dat_r[23]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[24]),
    .I3(main_wb_sdram_dat_r[24]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[25]),
    .I3(main_wb_sdram_dat_r[25]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[26]),
    .I3(main_wb_sdram_dat_r[26]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[27]),
    .I3(main_wb_sdram_dat_r[27]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[28]),
    .I3(main_wb_sdram_dat_r[28]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[29]),
    .I3(main_wb_sdram_dat_r[29]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[30]),
    .I3(main_wb_sdram_dat_r[30]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_s6.INIT=16'hF4B0;
  LUT4 main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_s6 (
    .F(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_14),
    .I0(builder_axilite2wishbone_state[1]),
    .I1(builder_axilite2wishbone_next_state_0_14),
    .I2(main_bridge_axi_lite2wishbone_data[31]),
    .I3(main_wb_sdram_dat_r[31]) 
);
defparam main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_s6.INIT=16'hF4B0;
  LUT4 main_ram_bus_w_payload_data_0_s9 (
    .F(main_ram_bus_w_payload_data[0]),
    .I0(main_cpu_dbus_dat_w[0]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_0_s9.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_1_s7 (
    .F(main_ram_bus_w_payload_data[1]),
    .I0(main_cpu_dbus_dat_w[1]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_1_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_2_s7 (
    .F(main_ram_bus_w_payload_data[2]),
    .I0(main_cpu_dbus_dat_w[2]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_2_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_3_s7 (
    .F(main_ram_bus_w_payload_data[3]),
    .I0(main_cpu_dbus_dat_w[3]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_3_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_4_s7 (
    .F(main_ram_bus_w_payload_data[4]),
    .I0(main_cpu_dbus_dat_w[4]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_4_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_5_s7 (
    .F(main_ram_bus_w_payload_data[5]),
    .I0(main_cpu_dbus_dat_w[5]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_5_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_6_s7 (
    .F(main_ram_bus_w_payload_data[6]),
    .I0(main_cpu_dbus_dat_w[6]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_6_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_7_s7 (
    .F(main_ram_bus_w_payload_data[7]),
    .I0(main_cpu_dbus_dat_w[7]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_7_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_8_s7 (
    .F(main_ram_bus_w_payload_data[8]),
    .I0(main_cpu_dbus_dat_w[8]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_8_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_9_s7 (
    .F(main_ram_bus_w_payload_data[9]),
    .I0(main_cpu_dbus_dat_w[9]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_9_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_10_s7 (
    .F(main_ram_bus_w_payload_data[10]),
    .I0(main_cpu_dbus_dat_w[10]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_10_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_11_s7 (
    .F(main_ram_bus_w_payload_data[11]),
    .I0(main_cpu_dbus_dat_w[11]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_11_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_12_s7 (
    .F(main_ram_bus_w_payload_data[12]),
    .I0(main_cpu_dbus_dat_w[12]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_12_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_13_s7 (
    .F(main_ram_bus_w_payload_data[13]),
    .I0(main_cpu_dbus_dat_w[13]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_13_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_14_s7 (
    .F(main_ram_bus_w_payload_data[14]),
    .I0(main_cpu_dbus_dat_w[14]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_14_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_15_s7 (
    .F(main_ram_bus_w_payload_data[15]),
    .I0(main_cpu_dbus_dat_w[15]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_15_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_16_s7 (
    .F(main_ram_bus_w_payload_data[16]),
    .I0(main_cpu_dbus_dat_w[16]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_16_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_17_s7 (
    .F(main_ram_bus_w_payload_data[17]),
    .I0(main_cpu_dbus_dat_w[17]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_17_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_18_s7 (
    .F(main_ram_bus_w_payload_data[18]),
    .I0(main_cpu_dbus_dat_w[18]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_18_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_19_s7 (
    .F(main_ram_bus_w_payload_data[19]),
    .I0(main_cpu_dbus_dat_w[19]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_19_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_20_s7 (
    .F(main_ram_bus_w_payload_data[20]),
    .I0(main_cpu_dbus_dat_w[20]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_20_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_21_s7 (
    .F(main_ram_bus_w_payload_data[21]),
    .I0(main_cpu_dbus_dat_w[21]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_21_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_22_s7 (
    .F(main_ram_bus_w_payload_data[22]),
    .I0(main_cpu_dbus_dat_w[22]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_22_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_23_s7 (
    .F(main_ram_bus_w_payload_data[23]),
    .I0(main_cpu_dbus_dat_w[23]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_23_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_24_s7 (
    .F(main_ram_bus_w_payload_data[24]),
    .I0(main_cpu_dbus_dat_w[24]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_24_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_25_s7 (
    .F(main_ram_bus_w_payload_data[25]),
    .I0(main_cpu_dbus_dat_w[25]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_25_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_26_s7 (
    .F(main_ram_bus_w_payload_data[26]),
    .I0(main_cpu_dbus_dat_w[26]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_26_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_27_s7 (
    .F(main_ram_bus_w_payload_data[27]),
    .I0(main_cpu_dbus_dat_w[27]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_27_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_28_s7 (
    .F(main_ram_bus_w_payload_data[28]),
    .I0(main_cpu_dbus_dat_w[28]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_28_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_29_s7 (
    .F(main_ram_bus_w_payload_data[29]),
    .I0(main_cpu_dbus_dat_w[29]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_29_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_30_s7 (
    .F(main_ram_bus_w_payload_data[30]),
    .I0(main_cpu_dbus_dat_w[30]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_30_s7.INIT=16'h0800;
  LUT4 main_ram_bus_w_payload_data_31_s7 (
    .F(main_ram_bus_w_payload_data[31]),
    .I0(main_cpu_dbus_dat_w[31]),
    .I1(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .I2(builder_axi2axilite1_state[0]),
    .I3(builder_axi2axilite1_state[1]) 
);
defparam main_ram_bus_w_payload_data_31_s7.INIT=16'h0800;
  LUT4 main_sdram_csr_dfi_p1_rddata_0_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_0_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[0]),
    .I3(main_full_rate_phy_dfi_p0_rddata[0]) 
);
defparam main_sdram_csr_dfi_p1_rddata_0_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_1_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_1_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[1]),
    .I3(main_full_rate_phy_dfi_p0_rddata[1]) 
);
defparam main_sdram_csr_dfi_p1_rddata_1_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_2_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_2_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[2]),
    .I3(main_full_rate_phy_dfi_p0_rddata[2]) 
);
defparam main_sdram_csr_dfi_p1_rddata_2_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_3_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_3_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[3]),
    .I3(main_full_rate_phy_dfi_p0_rddata[3]) 
);
defparam main_sdram_csr_dfi_p1_rddata_3_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_4_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_4_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[4]),
    .I3(main_full_rate_phy_dfi_p0_rddata[4]) 
);
defparam main_sdram_csr_dfi_p1_rddata_4_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_5_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_5_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[5]),
    .I3(main_full_rate_phy_dfi_p0_rddata[5]) 
);
defparam main_sdram_csr_dfi_p1_rddata_5_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_6_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_6_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[6]),
    .I3(main_full_rate_phy_dfi_p0_rddata[6]) 
);
defparam main_sdram_csr_dfi_p1_rddata_6_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_7_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_7_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[7]),
    .I3(main_full_rate_phy_dfi_p0_rddata[7]) 
);
defparam main_sdram_csr_dfi_p1_rddata_7_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_8_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_8_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[8]),
    .I3(main_full_rate_phy_dfi_p0_rddata[8]) 
);
defparam main_sdram_csr_dfi_p1_rddata_8_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_9_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_9_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[9]),
    .I3(main_full_rate_phy_dfi_p0_rddata[9]) 
);
defparam main_sdram_csr_dfi_p1_rddata_9_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_10_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_10_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[10]),
    .I3(main_full_rate_phy_dfi_p0_rddata[10]) 
);
defparam main_sdram_csr_dfi_p1_rddata_10_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_11_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_11_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[11]),
    .I3(main_full_rate_phy_dfi_p0_rddata[11]) 
);
defparam main_sdram_csr_dfi_p1_rddata_11_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_12_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_12_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[12]),
    .I3(main_full_rate_phy_dfi_p0_rddata[12]) 
);
defparam main_sdram_csr_dfi_p1_rddata_12_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_13_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_13_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[13]),
    .I3(main_full_rate_phy_dfi_p0_rddata[13]) 
);
defparam main_sdram_csr_dfi_p1_rddata_13_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_14_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_14_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[14]),
    .I3(main_full_rate_phy_dfi_p0_rddata[14]) 
);
defparam main_sdram_csr_dfi_p1_rddata_14_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p1_rddata_15_s6 (
    .F(main_sdram_csr_dfi_p1_rddata_15_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector1_rddata_status[15]),
    .I3(main_full_rate_phy_dfi_p0_rddata[15]) 
);
defparam main_sdram_csr_dfi_p1_rddata_15_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_0_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_0_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[0]),
    .I3(main_rddata_d[0]) 
);
defparam main_sdram_csr_dfi_p0_rddata_0_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_1_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_1_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[1]),
    .I3(main_rddata_d[1]) 
);
defparam main_sdram_csr_dfi_p0_rddata_1_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_2_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_2_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[2]),
    .I3(main_rddata_d[2]) 
);
defparam main_sdram_csr_dfi_p0_rddata_2_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_3_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_3_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[3]),
    .I3(main_rddata_d[3]) 
);
defparam main_sdram_csr_dfi_p0_rddata_3_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_4_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_4_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[4]),
    .I3(main_rddata_d[4]) 
);
defparam main_sdram_csr_dfi_p0_rddata_4_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_5_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_5_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[5]),
    .I3(main_rddata_d[5]) 
);
defparam main_sdram_csr_dfi_p0_rddata_5_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_6_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_6_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[6]),
    .I3(main_rddata_d[6]) 
);
defparam main_sdram_csr_dfi_p0_rddata_6_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_7_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_7_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[7]),
    .I3(main_rddata_d[7]) 
);
defparam main_sdram_csr_dfi_p0_rddata_7_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_8_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_8_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[8]),
    .I3(main_rddata_d[8]) 
);
defparam main_sdram_csr_dfi_p0_rddata_8_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_9_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_9_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[9]),
    .I3(main_rddata_d[9]) 
);
defparam main_sdram_csr_dfi_p0_rddata_9_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_10_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_10_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[10]),
    .I3(main_rddata_d[10]) 
);
defparam main_sdram_csr_dfi_p0_rddata_10_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_11_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_11_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[11]),
    .I3(main_rddata_d[11]) 
);
defparam main_sdram_csr_dfi_p0_rddata_11_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_12_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_12_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[12]),
    .I3(main_rddata_d[12]) 
);
defparam main_sdram_csr_dfi_p0_rddata_12_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_13_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_13_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[13]),
    .I3(main_rddata_d[13]) 
);
defparam main_sdram_csr_dfi_p0_rddata_13_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_14_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_14_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[14]),
    .I3(main_rddata_d[14]) 
);
defparam main_sdram_csr_dfi_p0_rddata_14_s6.INIT=16'hF4B0;
  LUT4 main_sdram_csr_dfi_p0_rddata_15_s6 (
    .F(main_sdram_csr_dfi_p0_rddata_15_13),
    .I0(main_sdram_storage[0]),
    .I1(main_full_rate_phy_dfi_p0_rddata_valid),
    .I2(main_sdram_phaseinjector0_rddata_status[15]),
    .I3(main_rddata_d[15]) 
);
defparam main_sdram_csr_dfi_p0_rddata_15_s6.INIT=16'hF4B0;
  LUT4 builder_csr_bankarray_csrbank0_reset0_re_s3 (
    .F(builder_csr_bankarray_csrbank0_reset0_re_8),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(builder_csr_bankarray_sel_11),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s3.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank5_load0_re_s3 (
    .F(builder_csr_bankarray_csrbank5_load0_re_8),
    .I0(n23283_7),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_load0_re_s3.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank7_dma_base0_re_s3 (
    .F(builder_csr_bankarray_csrbank7_dma_base0_re_8),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I2(n23808_5),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank7_dma_base0_re_s3.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank9_control0_re_s3 (
    .F(builder_csr_bankarray_csrbank9_control0_re_8),
    .I0(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_6),
    .I1(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_6),
    .I2(n23808_5),
    .I3(builder_csr_bankarray_csrbank1_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank9_control0_re_s3.INIT=16'h4000;
  LUT4 n22737_s5 (
    .F(n22737_12),
    .I0(main_vfb_dma_fifo_syncfifo_re_4),
    .I1(main_vfb_dma_fifo_level0[14]),
    .I2(builder_basesoc_new_master_rdata_valid5),
    .I3(main_vfb_dma_fifo_produce[0]) 
);
defparam n22737_s5.INIT=16'h8F70;
  DFFPE DFFP (
    .Q(builder_rst10),
    .D(GND),
    .CLK(main_clkout0),
    .PRESET(n30600_6),
    .CE(VCC) 
);
  DFFPE DFFP_1 (
    .Q(sys_rst),
    .D(builder_rst10),
    .CLK(main_clkout0),
    .PRESET(n30600_6),
    .CE(VCC) 
);
  DFFPE DFFP_2 (
    .Q(builder_rst11),
    .D(GND),
    .CLK(main_clkout1),
    .PRESET(n30600_6),
    .CE(VCC) 
);
  DFFPE DFFP_3 (
    .Q(dvi_rst),
    .D(builder_rst11),
    .CLK(main_clkout1),
    .PRESET(n30600_6),
    .CE(VCC) 
);
  DFFPE DFFP_6 (
    .Q(builder_rst13),
    .D(GND),
    .CLK(main_clkout3),
    .PRESET(n30600_6),
    .CE(VCC) 
);
  DFFPE DFFP_7 (
    .Q(sys2x_rst),
    .D(builder_rst13),
    .CLK(main_clkout3),
    .PRESET(n30600_6),
    .CE(VCC) 
);
  DFFSE DFFSE (
    .Q(sdram_cs_n_d),
    .D(main_full_rate_phy_dfi_p0_cs_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_1 (
    .Q(sdram_a_d[0]),
    .D(main_full_rate_phy_dfi_p0_address[0]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_2 (
    .Q(sdram_a_d[1]),
    .D(main_full_rate_phy_dfi_p0_address[1]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_3 (
    .Q(sdram_a_d[2]),
    .D(main_full_rate_phy_dfi_p0_address[2]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_4 (
    .Q(sdram_a_d[3]),
    .D(main_full_rate_phy_dfi_p0_address[3]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_5 (
    .Q(sdram_a_d[4]),
    .D(main_full_rate_phy_dfi_p0_address[4]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_6 (
    .Q(sdram_a_d[5]),
    .D(main_full_rate_phy_dfi_p0_address[5]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_7 (
    .Q(sdram_a_d[6]),
    .D(main_full_rate_phy_dfi_p0_address[6]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_8 (
    .Q(sdram_a_d[7]),
    .D(main_full_rate_phy_dfi_p0_address[7]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_9 (
    .Q(sdram_a_d[8]),
    .D(main_full_rate_phy_dfi_p0_address[8]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_10 (
    .Q(sdram_a_d[9]),
    .D(main_full_rate_phy_dfi_p0_address[9]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_11 (
    .Q(sdram_a_d[10]),
    .D(main_full_rate_phy_dfi_p0_address[10]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_12 (
    .Q(sdram_a_d[11]),
    .D(main_full_rate_phy_dfi_p0_address[11]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_13 (
    .Q(sdram_a_d[12]),
    .D(main_full_rate_phy_dfi_p0_address[12]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_14 (
    .Q(sdram_ba_d[0]),
    .D(main_full_rate_phy_dfi_p0_bank[0]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_15 (
    .Q(sdram_ba_d[1]),
    .D(main_full_rate_phy_dfi_p0_bank[1]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_16 (
    .Q(sdram_ras_n_d),
    .D(main_full_rate_phy_dfi_p0_ras_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_17 (
    .Q(sdram_cas_n_d),
    .D(main_full_rate_phy_dfi_p0_cas_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_18 (
    .Q(sdram_we_n_d),
    .D(main_full_rate_phy_dfi_p0_we_n),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_19 (
    .Q(sdram_dm_d[0]),
    .D(n30657_3),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_20 (
    .Q(sdram_dm_d[1]),
    .D(n30657_3),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_21 (
    .Q(lcd_de_d),
    .D(main_vfb_source_payload_de),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_22 (
    .Q(lcd_hsync_n_d),
    .D(n30664_6),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_23 (
    .Q(lcd_vsync_n_d),
    .D(n30666_6),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_24 (
    .Q(lcd_r_d[0]),
    .D(n30668_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_25 (
    .Q(lcd_g_d[0]),
    .D(n30670_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_26 (
    .Q(lcd_b_d[0]),
    .D(n30672_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_27 (
    .Q(lcd_r_d[1]),
    .D(n30674_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_28 (
    .Q(lcd_g_d[1]),
    .D(n30676_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_29 (
    .Q(lcd_b_d[1]),
    .D(n30678_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_30 (
    .Q(lcd_r_d[2]),
    .D(n30680_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_31 (
    .Q(lcd_g_d[2]),
    .D(n30682_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_32 (
    .Q(lcd_b_d[2]),
    .D(n30684_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_33 (
    .Q(lcd_r_d[3]),
    .D(n30686_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_34 (
    .Q(lcd_g_d[3]),
    .D(n30688_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_35 (
    .Q(lcd_b_d[3]),
    .D(n30690_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_36 (
    .Q(lcd_r_d[4]),
    .D(n30692_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_37 (
    .Q(lcd_g_d[4]),
    .D(n30694_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_38 (
    .Q(lcd_b_d[4]),
    .D(n30696_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_39 (
    .Q(lcd_r_d[5]),
    .D(n30698_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_40 (
    .Q(lcd_g_d[5]),
    .D(n30700_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_41 (
    .Q(lcd_b_d[5]),
    .D(n30702_5),
    .CLK(main_clkout1),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_42 (
    .Q(builder_gw5asdrtristateimpl0__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[0]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_43 (
    .Q(builder_gw5asdrtristateimpl0_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_44 (
    .Q(main_full_rate_phy_dfi_p0_rddata[0]),
    .D(builder_gw5asdrtristateimpl0__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_45 (
    .Q(builder_gw5asdrtristateimpl1__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[1]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_46 (
    .Q(builder_gw5asdrtristateimpl1_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_47 (
    .Q(main_full_rate_phy_dfi_p0_rddata[1]),
    .D(builder_gw5asdrtristateimpl1__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_48 (
    .Q(builder_gw5asdrtristateimpl2__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[2]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_49 (
    .Q(builder_gw5asdrtristateimpl2_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_50 (
    .Q(main_full_rate_phy_dfi_p0_rddata[2]),
    .D(builder_gw5asdrtristateimpl2__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_51 (
    .Q(builder_gw5asdrtristateimpl3__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[3]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_52 (
    .Q(builder_gw5asdrtristateimpl3_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_53 (
    .Q(main_full_rate_phy_dfi_p0_rddata[3]),
    .D(builder_gw5asdrtristateimpl3__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_54 (
    .Q(builder_gw5asdrtristateimpl4__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[4]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_55 (
    .Q(builder_gw5asdrtristateimpl4_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_56 (
    .Q(main_full_rate_phy_dfi_p0_rddata[4]),
    .D(builder_gw5asdrtristateimpl4__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_57 (
    .Q(builder_gw5asdrtristateimpl5__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[5]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_58 (
    .Q(builder_gw5asdrtristateimpl5_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_59 (
    .Q(main_full_rate_phy_dfi_p0_rddata[5]),
    .D(builder_gw5asdrtristateimpl5__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_60 (
    .Q(builder_gw5asdrtristateimpl6__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[6]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_61 (
    .Q(builder_gw5asdrtristateimpl6_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_62 (
    .Q(main_full_rate_phy_dfi_p0_rddata[6]),
    .D(builder_gw5asdrtristateimpl6__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_63 (
    .Q(builder_gw5asdrtristateimpl7__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[7]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_64 (
    .Q(builder_gw5asdrtristateimpl7_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_65 (
    .Q(main_full_rate_phy_dfi_p0_rddata[7]),
    .D(builder_gw5asdrtristateimpl7__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_66 (
    .Q(builder_gw5asdrtristateimpl8__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[8]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_67 (
    .Q(builder_gw5asdrtristateimpl8_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_68 (
    .Q(main_full_rate_phy_dfi_p0_rddata[8]),
    .D(builder_gw5asdrtristateimpl8__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_69 (
    .Q(builder_gw5asdrtristateimpl9__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[9]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_70 (
    .Q(builder_gw5asdrtristateimpl9_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_71 (
    .Q(main_full_rate_phy_dfi_p0_rddata[9]),
    .D(builder_gw5asdrtristateimpl9__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_72 (
    .Q(builder_gw5asdrtristateimpl10__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[10]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_73 (
    .Q(builder_gw5asdrtristateimpl10_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_74 (
    .Q(main_full_rate_phy_dfi_p0_rddata[10]),
    .D(builder_gw5asdrtristateimpl10__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_75 (
    .Q(builder_gw5asdrtristateimpl11__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[11]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_76 (
    .Q(builder_gw5asdrtristateimpl11_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_77 (
    .Q(main_full_rate_phy_dfi_p0_rddata[11]),
    .D(builder_gw5asdrtristateimpl11__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_78 (
    .Q(builder_gw5asdrtristateimpl12__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[12]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_79 (
    .Q(builder_gw5asdrtristateimpl12_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_80 (
    .Q(main_full_rate_phy_dfi_p0_rddata[12]),
    .D(builder_gw5asdrtristateimpl12__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_81 (
    .Q(builder_gw5asdrtristateimpl13__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[13]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_82 (
    .Q(builder_gw5asdrtristateimpl13_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_83 (
    .Q(main_full_rate_phy_dfi_p0_rddata[13]),
    .D(builder_gw5asdrtristateimpl13__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_84 (
    .Q(builder_gw5asdrtristateimpl14__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[14]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_85 (
    .Q(builder_gw5asdrtristateimpl14_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_86 (
    .Q(main_full_rate_phy_dfi_p0_rddata[14]),
    .D(builder_gw5asdrtristateimpl14__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_87 (
    .Q(builder_gw5asdrtristateimpl15__o),
    .D(main_full_rate_phy_dfi_p0_wrdata[15]),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_88 (
    .Q(builder_gw5asdrtristateimpl15_oe_n),
    .D(n30705_5),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFSE DFFSE_89 (
    .Q(main_full_rate_phy_dfi_p0_rddata[15]),
    .D(builder_gw5asdrtristateimpl15__i),
    .CLK(main_clkout3),
    .SET(GND),
    .CE(VCC) 
);
  DFFRE main_vtg_source_last_s0 (
    .Q(main_vtg_source_last),
    .D(n13186_5),
    .CLK(main_clkout1),
    .RESET(n13086_3),
    .CE(VCC) 
);
defparam main_vtg_source_last_s0.INIT=1'b0;
  DFFRE builder_basesoc_clockdomainsrenamer_state_s0 (
    .Q(builder_basesoc_clockdomainsrenamer_state),
    .D(n18818_6),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_basesoc_clockdomainsrenamer_state_s0.INIT=1'b0;
  DFFRE main_vtg_hactive_s0 (
    .Q(main_vtg_hactive),
    .D(main_vtg_hactive_clockdomainsrenamer_next_value0),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_hactive_clockdomainsrenamer_next_value_ce0) 
);
defparam main_vtg_hactive_s0.INIT=1'b0;
  DFFRE main_vtg_vactive_s0 (
    .Q(main_vtg_vactive),
    .D(main_vtg_vactive_clockdomainsrenamer_next_value1),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_vactive_clockdomainsrenamer_next_value_ce1) 
);
defparam main_vtg_vactive_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_11_s0 (
    .Q(main_vtg_source_payload_hcount[11]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[11]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_11_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_10_s0 (
    .Q(main_vtg_source_payload_hcount[10]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[10]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_10_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_9_s0 (
    .Q(main_vtg_source_payload_hcount[9]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[9]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_9_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_8_s0 (
    .Q(main_vtg_source_payload_hcount[8]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[8]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_8_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_7_s0 (
    .Q(main_vtg_source_payload_hcount[7]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[7]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_7_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_6_s0 (
    .Q(main_vtg_source_payload_hcount[6]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[6]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_6_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_5_s0 (
    .Q(main_vtg_source_payload_hcount[5]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[5]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_5_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_4_s0 (
    .Q(main_vtg_source_payload_hcount[4]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[4]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_4_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_3_s0 (
    .Q(main_vtg_source_payload_hcount[3]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[3]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_3_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_2_s0 (
    .Q(main_vtg_source_payload_hcount[2]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[2]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_2_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_1_s0 (
    .Q(main_vtg_source_payload_hcount[1]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4[1]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value_ce4) 
);
defparam main_vtg_source_payload_hcount_1_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_11_s0 (
    .Q(main_vtg_source_payload_vcount[11]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[11]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_11_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_10_s0 (
    .Q(main_vtg_source_payload_vcount[10]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[10]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_10_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_9_s0 (
    .Q(main_vtg_source_payload_vcount[9]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[9]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_9_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_8_s0 (
    .Q(main_vtg_source_payload_vcount[8]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[8]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_8_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_7_s0 (
    .Q(main_vtg_source_payload_vcount[7]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[7]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_7_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_6_s0 (
    .Q(main_vtg_source_payload_vcount[6]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[6]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_6_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_5_s0 (
    .Q(main_vtg_source_payload_vcount[5]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[5]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_5_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_4_s0 (
    .Q(main_vtg_source_payload_vcount[4]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[4]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_4_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_3_s0 (
    .Q(main_vtg_source_payload_vcount[3]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[3]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_3_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_2_s0 (
    .Q(main_vtg_source_payload_vcount[2]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[2]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_2_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_1_s0 (
    .Q(main_vtg_source_payload_vcount[1]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[1]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_1_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_vcount_0_s0 (
    .Q(main_vtg_source_payload_vcount[0]),
    .D(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value5[0]),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_vcount_clockdomainsrenamer_next_value_ce5) 
);
defparam main_vtg_source_payload_vcount_0_s0.INIT=1'b0;
  DFFRE main_vtg_source_payload_hsync_s0 (
    .Q(main_vtg_source_payload_hsync),
    .D(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value6),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(main_vtg_source_payload_hsync_clockdomainsrenamer_next_value_ce6) 
);
defparam main_vtg_source_payload_hsync_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_binary_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q_binary[2]),
    .D(n14523_5),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(main_vfb_cdc_cdc_graycounter1_ce) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_binary_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_binary_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q_binary[1]),
    .D(n14524_7),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(main_vfb_cdc_cdc_graycounter1_ce) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_binary_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q[2]),
    .D(main_vfb_cdc_cdc_graycounter1_q_next_binary[2]),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q[1]),
    .D(main_vfb_cdc_cdc_graycounter1_q_next[1]),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_0_s0 (
    .Q(main_vfb_cdc_cdc_graycounter1_q[0]),
    .D(main_vfb_cdc_cdc_graycounter1_q_next[0]),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_0_s0.INIT=1'b0;
  DFFRE main_vfb_first_s0 (
    .Q(main_vfb_first),
    .D(main_vfb_first_resetinserter_next_value),
    .CLK(main_clkout1),
    .RESET(n34744_3),
    .CE(main_vfb_first_resetinserter_next_value_ce) 
);
defparam main_vfb_first_s0.INIT=1'b0;
  DFFRE builder_multiregimpl1_regs0_s0 (
    .Q(builder_multiregimpl1_regs0),
    .D(main_vtg_enable_storage),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl1_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl1_regs1_s0 (
    .Q(builder_multiregimpl1_regs1),
    .D(builder_multiregimpl1_regs0),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl1_regs1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_11_s0 (
    .Q(builder_multiregimpl2_regs0[11]),
    .D(main_vtg_hres_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_10_s0 (
    .Q(builder_multiregimpl2_regs0[10]),
    .D(main_vtg_hres_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_9_s0 (
    .Q(builder_multiregimpl2_regs0[9]),
    .D(main_vtg_hres_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_8_s0 (
    .Q(builder_multiregimpl2_regs0[8]),
    .D(main_vtg_hres_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_7_s0 (
    .Q(builder_multiregimpl2_regs0[7]),
    .D(main_vtg_hres_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_6_s0 (
    .Q(builder_multiregimpl2_regs0[6]),
    .D(main_vtg_hres_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_5_s0 (
    .Q(builder_multiregimpl2_regs0[5]),
    .D(main_vtg_hres_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_4_s0 (
    .Q(builder_multiregimpl2_regs0[4]),
    .D(main_vtg_hres_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_3_s0 (
    .Q(builder_multiregimpl2_regs0[3]),
    .D(main_vtg_hres_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_2_s0 (
    .Q(builder_multiregimpl2_regs0[2]),
    .D(main_vtg_hres_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_1_s0 (
    .Q(builder_multiregimpl2_regs0[1]),
    .D(main_vtg_hres_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs0_0_s0 (
    .Q(builder_multiregimpl2_regs0[0]),
    .D(main_vtg_hres_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_11_s0 (
    .Q(builder_multiregimpl2_regs1[11]),
    .D(builder_multiregimpl2_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_10_s0 (
    .Q(builder_multiregimpl2_regs1[10]),
    .D(builder_multiregimpl2_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_9_s0 (
    .Q(builder_multiregimpl2_regs1[9]),
    .D(builder_multiregimpl2_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_8_s0 (
    .Q(builder_multiregimpl2_regs1[8]),
    .D(builder_multiregimpl2_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_7_s0 (
    .Q(builder_multiregimpl2_regs1[7]),
    .D(builder_multiregimpl2_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_6_s0 (
    .Q(builder_multiregimpl2_regs1[6]),
    .D(builder_multiregimpl2_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_5_s0 (
    .Q(builder_multiregimpl2_regs1[5]),
    .D(builder_multiregimpl2_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_4_s0 (
    .Q(builder_multiregimpl2_regs1[4]),
    .D(builder_multiregimpl2_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_3_s0 (
    .Q(builder_multiregimpl2_regs1[3]),
    .D(builder_multiregimpl2_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_2_s0 (
    .Q(builder_multiregimpl2_regs1[2]),
    .D(builder_multiregimpl2_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_1_s0 (
    .Q(builder_multiregimpl2_regs1[1]),
    .D(builder_multiregimpl2_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl2_regs1_0_s0 (
    .Q(builder_multiregimpl2_regs1[0]),
    .D(builder_multiregimpl2_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl2_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_11_s0 (
    .Q(builder_multiregimpl3_regs0[11]),
    .D(main_vtg_hsync_start_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_10_s0 (
    .Q(builder_multiregimpl3_regs0[10]),
    .D(main_vtg_hsync_start_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_9_s0 (
    .Q(builder_multiregimpl3_regs0[9]),
    .D(main_vtg_hsync_start_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_8_s0 (
    .Q(builder_multiregimpl3_regs0[8]),
    .D(main_vtg_hsync_start_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_7_s0 (
    .Q(builder_multiregimpl3_regs0[7]),
    .D(main_vtg_hsync_start_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_6_s0 (
    .Q(builder_multiregimpl3_regs0[6]),
    .D(main_vtg_hsync_start_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_5_s0 (
    .Q(builder_multiregimpl3_regs0[5]),
    .D(main_vtg_hsync_start_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_4_s0 (
    .Q(builder_multiregimpl3_regs0[4]),
    .D(main_vtg_hsync_start_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_3_s0 (
    .Q(builder_multiregimpl3_regs0[3]),
    .D(main_vtg_hsync_start_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_2_s0 (
    .Q(builder_multiregimpl3_regs0[2]),
    .D(main_vtg_hsync_start_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_1_s0 (
    .Q(builder_multiregimpl3_regs0[1]),
    .D(main_vtg_hsync_start_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs0_0_s0 (
    .Q(builder_multiregimpl3_regs0[0]),
    .D(main_vtg_hsync_start_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_11_s0 (
    .Q(builder_multiregimpl3_regs1[11]),
    .D(builder_multiregimpl3_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_10_s0 (
    .Q(builder_multiregimpl3_regs1[10]),
    .D(builder_multiregimpl3_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_9_s0 (
    .Q(builder_multiregimpl3_regs1[9]),
    .D(builder_multiregimpl3_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_8_s0 (
    .Q(builder_multiregimpl3_regs1[8]),
    .D(builder_multiregimpl3_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_7_s0 (
    .Q(builder_multiregimpl3_regs1[7]),
    .D(builder_multiregimpl3_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_6_s0 (
    .Q(builder_multiregimpl3_regs1[6]),
    .D(builder_multiregimpl3_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_5_s0 (
    .Q(builder_multiregimpl3_regs1[5]),
    .D(builder_multiregimpl3_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_4_s0 (
    .Q(builder_multiregimpl3_regs1[4]),
    .D(builder_multiregimpl3_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_3_s0 (
    .Q(builder_multiregimpl3_regs1[3]),
    .D(builder_multiregimpl3_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_2_s0 (
    .Q(builder_multiregimpl3_regs1[2]),
    .D(builder_multiregimpl3_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_1_s0 (
    .Q(builder_multiregimpl3_regs1[1]),
    .D(builder_multiregimpl3_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl3_regs1_0_s0 (
    .Q(builder_multiregimpl3_regs1[0]),
    .D(builder_multiregimpl3_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl3_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_11_s0 (
    .Q(builder_multiregimpl4_regs0[11]),
    .D(main_vtg_hsync_end_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_10_s0 (
    .Q(builder_multiregimpl4_regs0[10]),
    .D(main_vtg_hsync_end_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_9_s0 (
    .Q(builder_multiregimpl4_regs0[9]),
    .D(main_vtg_hsync_end_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_8_s0 (
    .Q(builder_multiregimpl4_regs0[8]),
    .D(main_vtg_hsync_end_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_7_s0 (
    .Q(builder_multiregimpl4_regs0[7]),
    .D(main_vtg_hsync_end_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_6_s0 (
    .Q(builder_multiregimpl4_regs0[6]),
    .D(main_vtg_hsync_end_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_5_s0 (
    .Q(builder_multiregimpl4_regs0[5]),
    .D(main_vtg_hsync_end_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_4_s0 (
    .Q(builder_multiregimpl4_regs0[4]),
    .D(main_vtg_hsync_end_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_3_s0 (
    .Q(builder_multiregimpl4_regs0[3]),
    .D(main_vtg_hsync_end_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_2_s0 (
    .Q(builder_multiregimpl4_regs0[2]),
    .D(main_vtg_hsync_end_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_1_s0 (
    .Q(builder_multiregimpl4_regs0[1]),
    .D(main_vtg_hsync_end_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs0_0_s0 (
    .Q(builder_multiregimpl4_regs0[0]),
    .D(main_vtg_hsync_end_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_11_s0 (
    .Q(builder_multiregimpl4_regs1[11]),
    .D(builder_multiregimpl4_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_10_s0 (
    .Q(builder_multiregimpl4_regs1[10]),
    .D(builder_multiregimpl4_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_9_s0 (
    .Q(builder_multiregimpl4_regs1[9]),
    .D(builder_multiregimpl4_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_8_s0 (
    .Q(builder_multiregimpl4_regs1[8]),
    .D(builder_multiregimpl4_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_7_s0 (
    .Q(builder_multiregimpl4_regs1[7]),
    .D(builder_multiregimpl4_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_6_s0 (
    .Q(builder_multiregimpl4_regs1[6]),
    .D(builder_multiregimpl4_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_5_s0 (
    .Q(builder_multiregimpl4_regs1[5]),
    .D(builder_multiregimpl4_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_4_s0 (
    .Q(builder_multiregimpl4_regs1[4]),
    .D(builder_multiregimpl4_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_3_s0 (
    .Q(builder_multiregimpl4_regs1[3]),
    .D(builder_multiregimpl4_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_2_s0 (
    .Q(builder_multiregimpl4_regs1[2]),
    .D(builder_multiregimpl4_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_1_s0 (
    .Q(builder_multiregimpl4_regs1[1]),
    .D(builder_multiregimpl4_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl4_regs1_0_s0 (
    .Q(builder_multiregimpl4_regs1[0]),
    .D(builder_multiregimpl4_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl4_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_11_s0 (
    .Q(builder_multiregimpl5_regs0[11]),
    .D(main_vtg_hscan_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_10_s0 (
    .Q(builder_multiregimpl5_regs0[10]),
    .D(main_vtg_hscan_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_9_s0 (
    .Q(builder_multiregimpl5_regs0[9]),
    .D(main_vtg_hscan_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_8_s0 (
    .Q(builder_multiregimpl5_regs0[8]),
    .D(main_vtg_hscan_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_7_s0 (
    .Q(builder_multiregimpl5_regs0[7]),
    .D(main_vtg_hscan_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_6_s0 (
    .Q(builder_multiregimpl5_regs0[6]),
    .D(main_vtg_hscan_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_5_s0 (
    .Q(builder_multiregimpl5_regs0[5]),
    .D(main_vtg_hscan_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_4_s0 (
    .Q(builder_multiregimpl5_regs0[4]),
    .D(main_vtg_hscan_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_3_s0 (
    .Q(builder_multiregimpl5_regs0[3]),
    .D(main_vtg_hscan_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_2_s0 (
    .Q(builder_multiregimpl5_regs0[2]),
    .D(main_vtg_hscan_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_1_s0 (
    .Q(builder_multiregimpl5_regs0[1]),
    .D(main_vtg_hscan_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs0_0_s0 (
    .Q(builder_multiregimpl5_regs0[0]),
    .D(main_vtg_hscan_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_11_s0 (
    .Q(builder_multiregimpl5_regs1[11]),
    .D(builder_multiregimpl5_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_10_s0 (
    .Q(builder_multiregimpl5_regs1[10]),
    .D(builder_multiregimpl5_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_9_s0 (
    .Q(builder_multiregimpl5_regs1[9]),
    .D(builder_multiregimpl5_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_8_s0 (
    .Q(builder_multiregimpl5_regs1[8]),
    .D(builder_multiregimpl5_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_7_s0 (
    .Q(builder_multiregimpl5_regs1[7]),
    .D(builder_multiregimpl5_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_6_s0 (
    .Q(builder_multiregimpl5_regs1[6]),
    .D(builder_multiregimpl5_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_5_s0 (
    .Q(builder_multiregimpl5_regs1[5]),
    .D(builder_multiregimpl5_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_4_s0 (
    .Q(builder_multiregimpl5_regs1[4]),
    .D(builder_multiregimpl5_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_3_s0 (
    .Q(builder_multiregimpl5_regs1[3]),
    .D(builder_multiregimpl5_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_2_s0 (
    .Q(builder_multiregimpl5_regs1[2]),
    .D(builder_multiregimpl5_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_1_s0 (
    .Q(builder_multiregimpl5_regs1[1]),
    .D(builder_multiregimpl5_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl5_regs1_0_s0 (
    .Q(builder_multiregimpl5_regs1[0]),
    .D(builder_multiregimpl5_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl5_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_11_s0 (
    .Q(builder_multiregimpl6_regs0[11]),
    .D(main_vtg_vres_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_10_s0 (
    .Q(builder_multiregimpl6_regs0[10]),
    .D(main_vtg_vres_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_9_s0 (
    .Q(builder_multiregimpl6_regs0[9]),
    .D(main_vtg_vres_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_8_s0 (
    .Q(builder_multiregimpl6_regs0[8]),
    .D(main_vtg_vres_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_7_s0 (
    .Q(builder_multiregimpl6_regs0[7]),
    .D(main_vtg_vres_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_6_s0 (
    .Q(builder_multiregimpl6_regs0[6]),
    .D(main_vtg_vres_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_5_s0 (
    .Q(builder_multiregimpl6_regs0[5]),
    .D(main_vtg_vres_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_4_s0 (
    .Q(builder_multiregimpl6_regs0[4]),
    .D(main_vtg_vres_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_3_s0 (
    .Q(builder_multiregimpl6_regs0[3]),
    .D(main_vtg_vres_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_2_s0 (
    .Q(builder_multiregimpl6_regs0[2]),
    .D(main_vtg_vres_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_1_s0 (
    .Q(builder_multiregimpl6_regs0[1]),
    .D(main_vtg_vres_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs0_0_s0 (
    .Q(builder_multiregimpl6_regs0[0]),
    .D(main_vtg_vres_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_11_s0 (
    .Q(builder_multiregimpl6_regs1[11]),
    .D(builder_multiregimpl6_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_10_s0 (
    .Q(builder_multiregimpl6_regs1[10]),
    .D(builder_multiregimpl6_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_9_s0 (
    .Q(builder_multiregimpl6_regs1[9]),
    .D(builder_multiregimpl6_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_8_s0 (
    .Q(builder_multiregimpl6_regs1[8]),
    .D(builder_multiregimpl6_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_7_s0 (
    .Q(builder_multiregimpl6_regs1[7]),
    .D(builder_multiregimpl6_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_6_s0 (
    .Q(builder_multiregimpl6_regs1[6]),
    .D(builder_multiregimpl6_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_5_s0 (
    .Q(builder_multiregimpl6_regs1[5]),
    .D(builder_multiregimpl6_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_4_s0 (
    .Q(builder_multiregimpl6_regs1[4]),
    .D(builder_multiregimpl6_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_3_s0 (
    .Q(builder_multiregimpl6_regs1[3]),
    .D(builder_multiregimpl6_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_2_s0 (
    .Q(builder_multiregimpl6_regs1[2]),
    .D(builder_multiregimpl6_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_1_s0 (
    .Q(builder_multiregimpl6_regs1[1]),
    .D(builder_multiregimpl6_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl6_regs1_0_s0 (
    .Q(builder_multiregimpl6_regs1[0]),
    .D(builder_multiregimpl6_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl6_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_11_s0 (
    .Q(builder_multiregimpl7_regs0[11]),
    .D(main_vtg_vsync_start_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_10_s0 (
    .Q(builder_multiregimpl7_regs0[10]),
    .D(main_vtg_vsync_start_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_9_s0 (
    .Q(builder_multiregimpl7_regs0[9]),
    .D(main_vtg_vsync_start_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_8_s0 (
    .Q(builder_multiregimpl7_regs0[8]),
    .D(main_vtg_vsync_start_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_7_s0 (
    .Q(builder_multiregimpl7_regs0[7]),
    .D(main_vtg_vsync_start_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_6_s0 (
    .Q(builder_multiregimpl7_regs0[6]),
    .D(main_vtg_vsync_start_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_5_s0 (
    .Q(builder_multiregimpl7_regs0[5]),
    .D(main_vtg_vsync_start_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_4_s0 (
    .Q(builder_multiregimpl7_regs0[4]),
    .D(main_vtg_vsync_start_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_3_s0 (
    .Q(builder_multiregimpl7_regs0[3]),
    .D(main_vtg_vsync_start_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_2_s0 (
    .Q(builder_multiregimpl7_regs0[2]),
    .D(main_vtg_vsync_start_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_1_s0 (
    .Q(builder_multiregimpl7_regs0[1]),
    .D(main_vtg_vsync_start_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs0_0_s0 (
    .Q(builder_multiregimpl7_regs0[0]),
    .D(main_vtg_vsync_start_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_11_s0 (
    .Q(builder_multiregimpl7_regs1[11]),
    .D(builder_multiregimpl7_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_10_s0 (
    .Q(builder_multiregimpl7_regs1[10]),
    .D(builder_multiregimpl7_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_9_s0 (
    .Q(builder_multiregimpl7_regs1[9]),
    .D(builder_multiregimpl7_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_8_s0 (
    .Q(builder_multiregimpl7_regs1[8]),
    .D(builder_multiregimpl7_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_7_s0 (
    .Q(builder_multiregimpl7_regs1[7]),
    .D(builder_multiregimpl7_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_6_s0 (
    .Q(builder_multiregimpl7_regs1[6]),
    .D(builder_multiregimpl7_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_5_s0 (
    .Q(builder_multiregimpl7_regs1[5]),
    .D(builder_multiregimpl7_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_4_s0 (
    .Q(builder_multiregimpl7_regs1[4]),
    .D(builder_multiregimpl7_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_3_s0 (
    .Q(builder_multiregimpl7_regs1[3]),
    .D(builder_multiregimpl7_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_2_s0 (
    .Q(builder_multiregimpl7_regs1[2]),
    .D(builder_multiregimpl7_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_1_s0 (
    .Q(builder_multiregimpl7_regs1[1]),
    .D(builder_multiregimpl7_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl7_regs1_0_s0 (
    .Q(builder_multiregimpl7_regs1[0]),
    .D(builder_multiregimpl7_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl7_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_11_s0 (
    .Q(builder_multiregimpl8_regs0[11]),
    .D(main_vtg_vsync_end_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_10_s0 (
    .Q(builder_multiregimpl8_regs0[10]),
    .D(main_vtg_vsync_end_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_9_s0 (
    .Q(builder_multiregimpl8_regs0[9]),
    .D(main_vtg_vsync_end_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_8_s0 (
    .Q(builder_multiregimpl8_regs0[8]),
    .D(main_vtg_vsync_end_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_7_s0 (
    .Q(builder_multiregimpl8_regs0[7]),
    .D(main_vtg_vsync_end_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_6_s0 (
    .Q(builder_multiregimpl8_regs0[6]),
    .D(main_vtg_vsync_end_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_5_s0 (
    .Q(builder_multiregimpl8_regs0[5]),
    .D(main_vtg_vsync_end_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_4_s0 (
    .Q(builder_multiregimpl8_regs0[4]),
    .D(main_vtg_vsync_end_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_3_s0 (
    .Q(builder_multiregimpl8_regs0[3]),
    .D(main_vtg_vsync_end_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_2_s0 (
    .Q(builder_multiregimpl8_regs0[2]),
    .D(main_vtg_vsync_end_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_1_s0 (
    .Q(builder_multiregimpl8_regs0[1]),
    .D(main_vtg_vsync_end_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs0_0_s0 (
    .Q(builder_multiregimpl8_regs0[0]),
    .D(main_vtg_vsync_end_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_11_s0 (
    .Q(builder_multiregimpl8_regs1[11]),
    .D(builder_multiregimpl8_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_10_s0 (
    .Q(builder_multiregimpl8_regs1[10]),
    .D(builder_multiregimpl8_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_9_s0 (
    .Q(builder_multiregimpl8_regs1[9]),
    .D(builder_multiregimpl8_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_8_s0 (
    .Q(builder_multiregimpl8_regs1[8]),
    .D(builder_multiregimpl8_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_7_s0 (
    .Q(builder_multiregimpl8_regs1[7]),
    .D(builder_multiregimpl8_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_6_s0 (
    .Q(builder_multiregimpl8_regs1[6]),
    .D(builder_multiregimpl8_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_5_s0 (
    .Q(builder_multiregimpl8_regs1[5]),
    .D(builder_multiregimpl8_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_4_s0 (
    .Q(builder_multiregimpl8_regs1[4]),
    .D(builder_multiregimpl8_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_3_s0 (
    .Q(builder_multiregimpl8_regs1[3]),
    .D(builder_multiregimpl8_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_2_s0 (
    .Q(builder_multiregimpl8_regs1[2]),
    .D(builder_multiregimpl8_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_1_s0 (
    .Q(builder_multiregimpl8_regs1[1]),
    .D(builder_multiregimpl8_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl8_regs1_0_s0 (
    .Q(builder_multiregimpl8_regs1[0]),
    .D(builder_multiregimpl8_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl8_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_11_s0 (
    .Q(builder_multiregimpl9_regs0[11]),
    .D(main_vtg_vscan_storage[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_10_s0 (
    .Q(builder_multiregimpl9_regs0[10]),
    .D(main_vtg_vscan_storage[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_9_s0 (
    .Q(builder_multiregimpl9_regs0[9]),
    .D(main_vtg_vscan_storage[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_8_s0 (
    .Q(builder_multiregimpl9_regs0[8]),
    .D(main_vtg_vscan_storage[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_7_s0 (
    .Q(builder_multiregimpl9_regs0[7]),
    .D(main_vtg_vscan_storage[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_6_s0 (
    .Q(builder_multiregimpl9_regs0[6]),
    .D(main_vtg_vscan_storage[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_5_s0 (
    .Q(builder_multiregimpl9_regs0[5]),
    .D(main_vtg_vscan_storage[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_4_s0 (
    .Q(builder_multiregimpl9_regs0[4]),
    .D(main_vtg_vscan_storage[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_3_s0 (
    .Q(builder_multiregimpl9_regs0[3]),
    .D(main_vtg_vscan_storage[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_2_s0 (
    .Q(builder_multiregimpl9_regs0[2]),
    .D(main_vtg_vscan_storage[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_1_s0 (
    .Q(builder_multiregimpl9_regs0[1]),
    .D(main_vtg_vscan_storage[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs0_0_s0 (
    .Q(builder_multiregimpl9_regs0[0]),
    .D(main_vtg_vscan_storage[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_11_s0 (
    .Q(builder_multiregimpl9_regs1[11]),
    .D(builder_multiregimpl9_regs0[11]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_11_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_10_s0 (
    .Q(builder_multiregimpl9_regs1[10]),
    .D(builder_multiregimpl9_regs0[10]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_10_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_9_s0 (
    .Q(builder_multiregimpl9_regs1[9]),
    .D(builder_multiregimpl9_regs0[9]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_9_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_8_s0 (
    .Q(builder_multiregimpl9_regs1[8]),
    .D(builder_multiregimpl9_regs0[8]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_8_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_7_s0 (
    .Q(builder_multiregimpl9_regs1[7]),
    .D(builder_multiregimpl9_regs0[7]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_7_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_6_s0 (
    .Q(builder_multiregimpl9_regs1[6]),
    .D(builder_multiregimpl9_regs0[6]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_6_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_5_s0 (
    .Q(builder_multiregimpl9_regs1[5]),
    .D(builder_multiregimpl9_regs0[5]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_5_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_4_s0 (
    .Q(builder_multiregimpl9_regs1[4]),
    .D(builder_multiregimpl9_regs0[4]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_4_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_3_s0 (
    .Q(builder_multiregimpl9_regs1[3]),
    .D(builder_multiregimpl9_regs0[3]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_3_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_2_s0 (
    .Q(builder_multiregimpl9_regs1[2]),
    .D(builder_multiregimpl9_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_1_s0 (
    .Q(builder_multiregimpl9_regs1[1]),
    .D(builder_multiregimpl9_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl9_regs1_0_s0 (
    .Q(builder_multiregimpl9_regs1[0]),
    .D(builder_multiregimpl9_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl9_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs0_2_s0 (
    .Q(builder_multiregimpl10_regs0[2]),
    .D(main_vfb_cdc_cdc_graycounter0_q[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs0_1_s0 (
    .Q(builder_multiregimpl10_regs0[1]),
    .D(main_vfb_cdc_cdc_graycounter0_q[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs0_0_s0 (
    .Q(builder_multiregimpl10_regs0[0]),
    .D(main_vfb_cdc_cdc_graycounter0_q[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs1_2_s0 (
    .Q(builder_multiregimpl10_regs1[2]),
    .D(builder_multiregimpl10_regs0[2]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs1_1_s0 (
    .Q(builder_multiregimpl10_regs1[1]),
    .D(builder_multiregimpl10_regs0[1]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl10_regs1_0_s0 (
    .Q(builder_multiregimpl10_regs1[0]),
    .D(builder_multiregimpl10_regs0[0]),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl10_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl12_regs0_s0 (
    .Q(builder_multiregimpl12_regs0),
    .D(main_vfb_litedramdmareader_reset_6),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl12_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl12_regs1_s0 (
    .Q(builder_multiregimpl12_regs1),
    .D(builder_multiregimpl12_regs0),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl12_regs1_s0.INIT=1'b0;
  DFFRE main_socbushandler_wishbone2axi0_cmd_done_s0 (
    .Q(main_socbushandler_wishbone2axi0_cmd_done),
    .D(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_wishbone2axi0_cmd_done_wishbone2axi0_next_value_ce0) 
);
defparam main_socbushandler_wishbone2axi0_cmd_done_s0.INIT=1'b0;
  DFFRE main_socbushandler_wishbone2axi0_data_done_s0 (
    .Q(main_socbushandler_wishbone2axi0_data_done),
    .D(main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_wishbone2axi0_data_done_wishbone2axi0_next_value_ce1) 
);
defparam main_socbushandler_wishbone2axi0_data_done_s0.INIT=1'b0;
  DFFRE main_socbushandler_wishbone2axi1_cmd_done_s0 (
    .Q(main_socbushandler_wishbone2axi1_cmd_done),
    .D(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_wishbone2axi1_cmd_done_wishbone2axi1_next_value_ce0) 
);
defparam main_socbushandler_wishbone2axi1_cmd_done_s0.INIT=1'b0;
  DFFRE main_socbushandler_wishbone2axi1_data_done_s0 (
    .Q(main_socbushandler_wishbone2axi1_data_done),
    .D(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value_ce1) 
);
defparam main_socbushandler_wishbone2axi1_data_done_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_valid_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_valid),
    .D(main_basesoc_socbushandler_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .D(main_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam main_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_7_s0 (
    .Q(main_basesoc_socbushandler_beat_count[7]),
    .D(n19252_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_7_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_6_s0 (
    .Q(main_basesoc_socbushandler_beat_count[6]),
    .D(n19253_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_6_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_5_s0 (
    .Q(main_basesoc_socbushandler_beat_count[5]),
    .D(n19254_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_5_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_4_s0 (
    .Q(main_basesoc_socbushandler_beat_count[4]),
    .D(n19255_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_4_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_3_s0 (
    .Q(main_basesoc_socbushandler_beat_count[3]),
    .D(n19256_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_3_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_2_s0 (
    .Q(main_basesoc_socbushandler_beat_count[2]),
    .D(n19257_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_2_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_1_s0 (
    .Q(main_basesoc_socbushandler_beat_count[1]),
    .D(n19258_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_1_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_count_0_s0 (
    .Q(main_basesoc_socbushandler_beat_count[0]),
    .D(n19259_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19210_3) 
);
defparam main_basesoc_socbushandler_beat_count_0_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_12_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[12]),
    .D(n19239_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_12_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_11_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[11]),
    .D(n19240_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_11_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_10_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[10]),
    .D(n19241_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_10_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_9_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[9]),
    .D(n19242_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_9_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_8_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[8]),
    .D(n19243_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_8_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_7_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[7]),
    .D(n19244_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_7_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_6_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[6]),
    .D(n19245_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_6_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_5_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[5]),
    .D(n19246_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_5_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_4_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[4]),
    .D(n19247_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_4_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_3_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[3]),
    .D(n19248_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_3_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_2_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[2]),
    .D(n19249_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_2_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_1_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[1]),
    .D(n19250_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_1_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_beat_offset_0_s0 (
    .Q(main_basesoc_socbushandler_beat_offset[0]),
    .D(n19251_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_beat_offset_12_8) 
);
defparam main_basesoc_socbushandler_beat_offset_0_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_cmd_done_s0 (
    .Q(main_basesoc_socbushandler_cmd_done),
    .D(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_cmd_done_axi2axilite0_next_value_ce0) 
);
defparam main_basesoc_socbushandler_cmd_done_s0.INIT=1'b0;
  DFFRE main_basesoc_socbushandler_last_ar_aw_n_s0 (
    .Q(main_basesoc_socbushandler_last_ar_aw_n),
    .D(main_basesoc_socbushandler_last_ar_aw_n_axi2axilite0_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_socbushandler_ax_burst_valid) 
);
defparam main_basesoc_socbushandler_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_valid_s0 (
    .Q(main_socbushandler_pipe_valid_source_valid),
    .D(main_socbushandler_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[12]),
    .D(main_socbushandler_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[11]),
    .D(main_socbushandler_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[10]),
    .D(main_socbushandler_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[9]),
    .D(main_socbushandler_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[8]),
    .D(main_socbushandler_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[7]),
    .D(main_socbushandler_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[6]),
    .D(main_socbushandler_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[5]),
    .D(main_socbushandler_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[4]),
    .D(main_socbushandler_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[3]),
    .D(main_socbushandler_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_socbushandler_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_socbushandler_pipe_valid_source_payload_addr[2]),
    .D(main_socbushandler_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_pipe_valid_sink_ready) 
);
defparam main_socbushandler_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_7_s0 (
    .Q(main_socbushandler_beat_count[7]),
    .D(n19486_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_7_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_6_s0 (
    .Q(main_socbushandler_beat_count[6]),
    .D(n19487_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_6_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_5_s0 (
    .Q(main_socbushandler_beat_count[5]),
    .D(n19488_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_5_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_4_s0 (
    .Q(main_socbushandler_beat_count[4]),
    .D(n19489_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_4_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_3_s0 (
    .Q(main_socbushandler_beat_count[3]),
    .D(n19490_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_3_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_2_s0 (
    .Q(main_socbushandler_beat_count[2]),
    .D(n19491_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_2_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_1_s0 (
    .Q(main_socbushandler_beat_count[1]),
    .D(n19492_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_1_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_count_0_s0 (
    .Q(main_socbushandler_beat_count[0]),
    .D(n19493_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19444_3) 
);
defparam main_socbushandler_beat_count_0_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_12_s0 (
    .Q(main_socbushandler_beat_offset[12]),
    .D(n19473_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_12_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_11_s0 (
    .Q(main_socbushandler_beat_offset[11]),
    .D(n19474_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_11_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_10_s0 (
    .Q(main_socbushandler_beat_offset[10]),
    .D(n19475_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_10_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_9_s0 (
    .Q(main_socbushandler_beat_offset[9]),
    .D(n19476_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_9_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_8_s0 (
    .Q(main_socbushandler_beat_offset[8]),
    .D(n19477_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_8_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_7_s0 (
    .Q(main_socbushandler_beat_offset[7]),
    .D(n19478_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_7_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_6_s0 (
    .Q(main_socbushandler_beat_offset[6]),
    .D(n19479_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_6_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_5_s0 (
    .Q(main_socbushandler_beat_offset[5]),
    .D(n19480_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_5_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_4_s0 (
    .Q(main_socbushandler_beat_offset[4]),
    .D(n19481_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_4_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_3_s0 (
    .Q(main_socbushandler_beat_offset[3]),
    .D(n19482_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_3_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_2_s0 (
    .Q(main_socbushandler_beat_offset[2]),
    .D(n19483_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_2_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_1_s0 (
    .Q(main_socbushandler_beat_offset[1]),
    .D(n19484_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_1_s0.INIT=1'b0;
  DFFRE main_socbushandler_beat_offset_0_s0 (
    .Q(main_socbushandler_beat_offset[0]),
    .D(n19485_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_beat_offset_12_8) 
);
defparam main_socbushandler_beat_offset_0_s0.INIT=1'b0;
  DFFRE main_socbushandler_cmd_done_s0 (
    .Q(main_socbushandler_cmd_done),
    .D(main_socbushandler_cmd_done_axi2axilite1_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_cmd_done_axi2axilite1_next_value_ce0) 
);
defparam main_socbushandler_cmd_done_s0.INIT=1'b0;
  DFFRE main_socbushandler_last_ar_aw_n_s0 (
    .Q(main_socbushandler_last_ar_aw_n),
    .D(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_socbushandler_ax_burst_valid) 
);
defparam main_socbushandler_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_valid_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .D(main_bridge_axi2axi_lite_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_31_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[31]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_31_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_30_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[30]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_30_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_29_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[29]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_29_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_28_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[28]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_28_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_27_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[27]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_27_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_26_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[26]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_26_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_25_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[25]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_25_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_24_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[24]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_24_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_23_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[23]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_23_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_22_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[22]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_22_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_21_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[21]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_21_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[20]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[19]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[18]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[17]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[16]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[15]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[14]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[13]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[12]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[11]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[10]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[9]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[8]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[7]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[6]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[5]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[4]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[3]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[2]),
    .D(main_bridge_axi2axi_lite_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_pipe_valid_sink_ready) 
);
defparam main_bridge_axi2axi_lite_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_7_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[7]),
    .D(n19720_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_6_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[6]),
    .D(n19721_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_5_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[5]),
    .D(n19722_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_4_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[4]),
    .D(n19723_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_3_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[3]),
    .D(n19724_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_2_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[2]),
    .D(n19725_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_1_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[1]),
    .D(n19726_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_1_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_count_0_s0 (
    .Q(main_bridge_axi2axi_lite_beat_count[0]),
    .D(n19727_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19678_5) 
);
defparam main_bridge_axi2axi_lite_beat_count_0_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_12_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[12]),
    .D(n19707_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_12_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_11_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[11]),
    .D(n19708_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_11_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_10_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[10]),
    .D(n19709_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_10_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_9_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[9]),
    .D(n19710_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_9_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_8_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[8]),
    .D(n19711_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_8_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_7_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[7]),
    .D(n19712_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_7_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_6_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[6]),
    .D(n19713_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_6_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_5_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[5]),
    .D(n19714_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_5_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_4_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[4]),
    .D(n19715_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_4_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_3_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[3]),
    .D(n19716_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_3_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_2_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[2]),
    .D(n19717_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_2_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_1_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[1]),
    .D(n19718_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_1_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_beat_offset_0_s0 (
    .Q(main_bridge_axi2axi_lite_beat_offset[0]),
    .D(n19719_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_beat_offset_12_8) 
);
defparam main_bridge_axi2axi_lite_beat_offset_0_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_cmd_done_s0 (
    .Q(main_bridge_axi2axi_lite_cmd_done),
    .D(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_cmd_done_axi2axilite_next_value_ce0) 
);
defparam main_bridge_axi2axi_lite_cmd_done_s0.INIT=1'b0;
  DFFRE main_bridge_axi2axi_lite_last_ar_aw_n_s0 (
    .Q(main_bridge_axi2axi_lite_last_ar_aw_n),
    .D(main_bridge_axi2axi_lite_last_ar_aw_n_axi2axilite_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_bridge_axi2axi_lite_ax_burst_valid) 
);
defparam main_bridge_axi2axi_lite_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE builder_axilite2wishbone_state_2_s0 (
    .Q(builder_axilite2wishbone_state[2]),
    .D(builder_axilite2wishbone_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_axilite2wishbone_state_2_s0.INIT=1'b0;
  DFFRE builder_axilite2wishbone_state_1_s0 (
    .Q(builder_axilite2wishbone_state[1]),
    .D(builder_axilite2wishbone_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_axilite2wishbone_state_1_s0.INIT=1'b0;
  DFFRE builder_axilite2wishbone_state_0_s0 (
    .Q(builder_axilite2wishbone_state[0]),
    .D(builder_axilite2wishbone_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_axilite2wishbone_state_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_valid_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .D(builder_basesoc_socbushandler_ax_burst_valid),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0 (
    .Q(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .D(builder_basesoc_socbushandler_ax_burst_payload_addr[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_pipe_valid_sink_ready) 
);
defparam builder_basesoc_socbushandler_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_7_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[7]),
    .D(n19987_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_6_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[6]),
    .D(n19988_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_5_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[5]),
    .D(n19989_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_4_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[4]),
    .D(n19990_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_3_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[3]),
    .D(n19991_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_2_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[2]),
    .D(n19992_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_1_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[1]),
    .D(n19993_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_count_0_s0 (
    .Q(builder_basesoc_socbushandler_beat_count[0]),
    .D(n19994_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n19945_3) 
);
defparam builder_basesoc_socbushandler_beat_count_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_12_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[12]),
    .D(n19974_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_11_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[11]),
    .D(n19975_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_10_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[10]),
    .D(n19976_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_9_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[9]),
    .D(n19977_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_8_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[8]),
    .D(n19978_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_7_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[7]),
    .D(n19979_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_6_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[6]),
    .D(n19980_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_5_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[5]),
    .D(n19981_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_4_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[4]),
    .D(n19982_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_3_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[3]),
    .D(n19983_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_2_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[2]),
    .D(n19984_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_1_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[1]),
    .D(n19985_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_beat_offset_0_s0 (
    .Q(builder_basesoc_socbushandler_beat_offset[0]),
    .D(n19986_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_beat_offset_12_8) 
);
defparam builder_basesoc_socbushandler_beat_offset_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_cmd_done_s0 (
    .Q(builder_basesoc_socbushandler_cmd_done),
    .D(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_cmd_done_axi2axilite2_next_value_ce0) 
);
defparam builder_basesoc_socbushandler_cmd_done_s0.INIT=1'b0;
  DFFRE builder_basesoc_socbushandler_last_ar_aw_n_s0 (
    .Q(builder_basesoc_socbushandler_last_ar_aw_n),
    .D(builder_basesoc_socbushandler_last_ar_aw_n_axi2axilite2_next_value1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_socbushandler_ax_burst_valid) 
);
defparam builder_basesoc_socbushandler_last_ar_aw_n_s0.INIT=1'b0;
  DFFRE builder_rr_write_grant_s0 (
    .Q(builder_rr_write_grant),
    .D(n20112_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rr_write_grant_6) 
);
defparam builder_rr_write_grant_s0.INIT=1'b0;
  DFFRE builder_rr_read_grant_s0 (
    .Q(builder_rr_read_grant),
    .D(n20116_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rr_read_grant_6) 
);
defparam builder_rr_read_grant_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_7_s0 (
    .Q(builder_wr_lock_counter[7]),
    .D(n20145_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_7_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_6_s0 (
    .Q(builder_wr_lock_counter[6]),
    .D(n20146_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_6_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_5_s0 (
    .Q(builder_wr_lock_counter[5]),
    .D(n20147_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_5_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_4_s0 (
    .Q(builder_wr_lock_counter[4]),
    .D(n20148_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_4_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_3_s0 (
    .Q(builder_wr_lock_counter[3]),
    .D(n20149_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_3_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_2_s0 (
    .Q(builder_wr_lock_counter[2]),
    .D(n20150_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_2_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_1_s0 (
    .Q(builder_wr_lock_counter[1]),
    .D(n20151_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_1_s0.INIT=1'b0;
  DFFRE builder_wr_lock_counter_0_s0 (
    .Q(builder_wr_lock_counter[0]),
    .D(n20152_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wr_lock_counter_7_8) 
);
defparam builder_wr_lock_counter_0_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_7_s0 (
    .Q(builder_rd_lock_counter[7]),
    .D(n20198_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_7_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_6_s0 (
    .Q(builder_rd_lock_counter[6]),
    .D(n20199_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_6_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_5_s0 (
    .Q(builder_rd_lock_counter[5]),
    .D(n20200_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_5_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_4_s0 (
    .Q(builder_rd_lock_counter[4]),
    .D(n20201_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_4_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_3_s0 (
    .Q(builder_rd_lock_counter[3]),
    .D(n20202_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_3_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_2_s0 (
    .Q(builder_rd_lock_counter[2]),
    .D(n20203_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_2_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_1_s0 (
    .Q(builder_rd_lock_counter[1]),
    .D(n20204_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_1_s0.INIT=1'b0;
  DFFRE builder_rd_lock_counter_0_s0 (
    .Q(builder_rd_lock_counter[0]),
    .D(n20205_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_rd_lock_counter_7_8) 
);
defparam builder_rd_lock_counter_0_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_3_s0 (
    .Q(builder_slave_sel_reg0[3]),
    .D(builder_slave_sel_dec0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_3_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_2_s0 (
    .Q(builder_slave_sel_reg0[2]),
    .D(builder_slave_sel_dec0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_2_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_1_s0 (
    .Q(builder_slave_sel_reg0[1]),
    .D(builder_slave_sel_dec0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_1_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg0_0_s0 (
    .Q(builder_slave_sel_reg0[0]),
    .D(builder_slave_sel_dec0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_empty) 
);
defparam builder_slave_sel_reg0_0_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_3_s0 (
    .Q(builder_slave_sel_reg1[3]),
    .D(builder_slave_sel_dec1[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_3_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_2_s0 (
    .Q(builder_slave_sel_reg1[2]),
    .D(builder_slave_sel_dec1[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_2_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_1_s0 (
    .Q(builder_slave_sel_reg1[1]),
    .D(builder_slave_sel_dec1[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_1_s0.INIT=1'b0;
  DFFRE builder_slave_sel_reg1_0_s0 (
    .Q(builder_slave_sel_reg1[0]),
    .D(builder_slave_sel_dec1[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_empty) 
);
defparam builder_slave_sel_reg1_0_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_7_s0 (
    .Q(builder_axirequestcounter0_counter[7]),
    .D(n20257_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_7_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_6_s0 (
    .Q(builder_axirequestcounter0_counter[6]),
    .D(n20258_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_6_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_5_s0 (
    .Q(builder_axirequestcounter0_counter[5]),
    .D(n20259_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_5_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_4_s0 (
    .Q(builder_axirequestcounter0_counter[4]),
    .D(n20260_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_4_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_3_s0 (
    .Q(builder_axirequestcounter0_counter[3]),
    .D(n20261_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_3_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_2_s0 (
    .Q(builder_axirequestcounter0_counter[2]),
    .D(n20262_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_2_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_1_s0 (
    .Q(builder_axirequestcounter0_counter[1]),
    .D(n20263_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_1_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter0_counter_0_s0 (
    .Q(builder_axirequestcounter0_counter[0]),
    .D(n20264_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter0_counter_7_8) 
);
defparam builder_axirequestcounter0_counter_0_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_7_s0 (
    .Q(builder_axirequestcounter1_counter[7]),
    .D(n20310_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_7_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_6_s0 (
    .Q(builder_axirequestcounter1_counter[6]),
    .D(n20311_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_6_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_5_s0 (
    .Q(builder_axirequestcounter1_counter[5]),
    .D(n20312_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_5_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_4_s0 (
    .Q(builder_axirequestcounter1_counter[4]),
    .D(n20313_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_4_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_3_s0 (
    .Q(builder_axirequestcounter1_counter[3]),
    .D(n20314_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_3_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_2_s0 (
    .Q(builder_axirequestcounter1_counter[2]),
    .D(n20315_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_2_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_1_s0 (
    .Q(builder_axirequestcounter1_counter[1]),
    .D(n20316_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_1_s0.INIT=1'b0;
  DFFRE builder_axirequestcounter1_counter_0_s0 (
    .Q(builder_axirequestcounter1_counter[0]),
    .D(n20317_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axirequestcounter1_counter_7_8) 
);
defparam builder_axirequestcounter1_counter_0_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_19_s0 (
    .Q(builder_wr_timer_count[19]),
    .D(n20336_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_19_s0.INIT=1'b1;
  DFFSE builder_wr_timer_count_18_s0 (
    .Q(builder_wr_timer_count[18]),
    .D(n20337_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_18_s0.INIT=1'b1;
  DFFSE builder_wr_timer_count_17_s0 (
    .Q(builder_wr_timer_count[17]),
    .D(n20338_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_17_s0.INIT=1'b1;
  DFFSE builder_wr_timer_count_16_s0 (
    .Q(builder_wr_timer_count[16]),
    .D(n20339_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_16_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_15_s0 (
    .Q(builder_wr_timer_count[15]),
    .D(n20340_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_15_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_14_s0 (
    .Q(builder_wr_timer_count[14]),
    .D(n20341_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_14_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_13_s0 (
    .Q(builder_wr_timer_count[13]),
    .D(n20342_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_13_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_12_s0 (
    .Q(builder_wr_timer_count[12]),
    .D(n20343_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_12_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_11_s0 (
    .Q(builder_wr_timer_count[11]),
    .D(n20344_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_11_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_10_s0 (
    .Q(builder_wr_timer_count[10]),
    .D(n20345_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_10_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_9_s0 (
    .Q(builder_wr_timer_count[9]),
    .D(n20346_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_9_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_8_s0 (
    .Q(builder_wr_timer_count[8]),
    .D(n20347_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_8_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_7_s0 (
    .Q(builder_wr_timer_count[7]),
    .D(n20348_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_7_s0.INIT=1'b0;
  DFFSE builder_wr_timer_count_6_s0 (
    .Q(builder_wr_timer_count[6]),
    .D(n20349_2),
    .CLK(main_clkout0),
    .SET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_6_s0.INIT=1'b1;
  DFFRE builder_wr_timer_count_5_s0 (
    .Q(builder_wr_timer_count[5]),
    .D(n20350_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_5_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_4_s0 (
    .Q(builder_wr_timer_count[4]),
    .D(n20351_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_4_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_3_s0 (
    .Q(builder_wr_timer_count[3]),
    .D(n20352_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_3_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_2_s0 (
    .Q(builder_wr_timer_count[2]),
    .D(n20353_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_2_s0.INIT=1'b0;
  DFFRE builder_wr_timer_count_1_s0 (
    .Q(builder_wr_timer_count[1]),
    .D(n20354_2),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(builder_wr_timer_count_19_14) 
);
defparam builder_wr_timer_count_1_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_19_s0 (
    .Q(builder_rd_timer_count[19]),
    .D(n20398_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_19_s0.INIT=1'b1;
  DFFSE builder_rd_timer_count_18_s0 (
    .Q(builder_rd_timer_count[18]),
    .D(n20399_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_18_s0.INIT=1'b1;
  DFFSE builder_rd_timer_count_17_s0 (
    .Q(builder_rd_timer_count[17]),
    .D(n20400_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_17_s0.INIT=1'b1;
  DFFSE builder_rd_timer_count_16_s0 (
    .Q(builder_rd_timer_count[16]),
    .D(n20401_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_16_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_15_s0 (
    .Q(builder_rd_timer_count[15]),
    .D(n20402_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_15_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_14_s0 (
    .Q(builder_rd_timer_count[14]),
    .D(n20403_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_14_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_13_s0 (
    .Q(builder_rd_timer_count[13]),
    .D(n20404_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_13_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_12_s0 (
    .Q(builder_rd_timer_count[12]),
    .D(n20405_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_12_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_11_s0 (
    .Q(builder_rd_timer_count[11]),
    .D(n20406_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_11_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_10_s0 (
    .Q(builder_rd_timer_count[10]),
    .D(n20407_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_10_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_9_s0 (
    .Q(builder_rd_timer_count[9]),
    .D(n20408_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_9_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_8_s0 (
    .Q(builder_rd_timer_count[8]),
    .D(n20409_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_8_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_7_s0 (
    .Q(builder_rd_timer_count[7]),
    .D(n20410_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_7_s0.INIT=1'b0;
  DFFSE builder_rd_timer_count_6_s0 (
    .Q(builder_rd_timer_count[6]),
    .D(n20411_2),
    .CLK(main_clkout0),
    .SET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_6_s0.INIT=1'b1;
  DFFRE builder_rd_timer_count_5_s0 (
    .Q(builder_rd_timer_count[5]),
    .D(n20412_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_5_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_4_s0 (
    .Q(builder_rd_timer_count[4]),
    .D(n20413_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_4_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_3_s0 (
    .Q(builder_rd_timer_count[3]),
    .D(n20414_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_3_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_2_s0 (
    .Q(builder_rd_timer_count[2]),
    .D(n20415_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_2_s0.INIT=1'b0;
  DFFRE builder_rd_timer_count_1_s0 (
    .Q(builder_rd_timer_count[1]),
    .D(n20416_2),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(builder_rd_timer_count_19_14) 
);
defparam builder_rd_timer_count_1_s0.INIT=1'b0;
  DFFRE main_bus_errors_31_s0 (
    .Q(main_bus_errors[31]),
    .D(n20492_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_31_s0.INIT=1'b0;
  DFFRE main_bus_errors_30_s0 (
    .Q(main_bus_errors[30]),
    .D(n20493_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_30_s0.INIT=1'b0;
  DFFRE main_bus_errors_29_s0 (
    .Q(main_bus_errors[29]),
    .D(n20494_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_29_s0.INIT=1'b0;
  DFFRE main_bus_errors_28_s0 (
    .Q(main_bus_errors[28]),
    .D(n20495_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_28_s0.INIT=1'b0;
  DFFRE main_bus_errors_27_s0 (
    .Q(main_bus_errors[27]),
    .D(n20496_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_27_s0.INIT=1'b0;
  DFFRE main_bus_errors_26_s0 (
    .Q(main_bus_errors[26]),
    .D(n20497_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_26_s0.INIT=1'b0;
  DFFRE main_bus_errors_25_s0 (
    .Q(main_bus_errors[25]),
    .D(n20498_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_25_s0.INIT=1'b0;
  DFFRE main_bus_errors_24_s0 (
    .Q(main_bus_errors[24]),
    .D(n20499_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_24_s0.INIT=1'b0;
  DFFRE main_bus_errors_23_s0 (
    .Q(main_bus_errors[23]),
    .D(n20500_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_23_s0.INIT=1'b0;
  DFFRE main_bus_errors_22_s0 (
    .Q(main_bus_errors[22]),
    .D(n20501_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_22_s0.INIT=1'b0;
  DFFRE main_bus_errors_21_s0 (
    .Q(main_bus_errors[21]),
    .D(n20502_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_21_s0.INIT=1'b0;
  DFFRE main_bus_errors_20_s0 (
    .Q(main_bus_errors[20]),
    .D(n20503_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_20_s0.INIT=1'b0;
  DFFRE main_bus_errors_19_s0 (
    .Q(main_bus_errors[19]),
    .D(n20504_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_19_s0.INIT=1'b0;
  DFFRE main_bus_errors_18_s0 (
    .Q(main_bus_errors[18]),
    .D(n20505_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_18_s0.INIT=1'b0;
  DFFRE main_bus_errors_17_s0 (
    .Q(main_bus_errors[17]),
    .D(n20506_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_17_s0.INIT=1'b0;
  DFFRE main_bus_errors_16_s0 (
    .Q(main_bus_errors[16]),
    .D(n20507_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_16_s0.INIT=1'b0;
  DFFRE main_bus_errors_15_s0 (
    .Q(main_bus_errors[15]),
    .D(n20508_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_15_s0.INIT=1'b0;
  DFFRE main_bus_errors_14_s0 (
    .Q(main_bus_errors[14]),
    .D(n20509_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_14_s0.INIT=1'b0;
  DFFRE main_bus_errors_13_s0 (
    .Q(main_bus_errors[13]),
    .D(n20510_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_13_s0.INIT=1'b0;
  DFFRE main_bus_errors_12_s0 (
    .Q(main_bus_errors[12]),
    .D(n20511_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_12_s0.INIT=1'b0;
  DFFRE main_bus_errors_11_s0 (
    .Q(main_bus_errors[11]),
    .D(n20512_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_11_s0.INIT=1'b0;
  DFFRE main_bus_errors_10_s0 (
    .Q(main_bus_errors[10]),
    .D(n20513_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_10_s0.INIT=1'b0;
  DFFRE main_bus_errors_9_s0 (
    .Q(main_bus_errors[9]),
    .D(n20514_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_9_s0.INIT=1'b0;
  DFFRE main_bus_errors_8_s0 (
    .Q(main_bus_errors[8]),
    .D(n20515_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_8_s0.INIT=1'b0;
  DFFRE main_bus_errors_7_s0 (
    .Q(main_bus_errors[7]),
    .D(n20516_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_7_s0.INIT=1'b0;
  DFFRE main_bus_errors_6_s0 (
    .Q(main_bus_errors[6]),
    .D(n20517_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_6_s0.INIT=1'b0;
  DFFRE main_bus_errors_5_s0 (
    .Q(main_bus_errors[5]),
    .D(n20518_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_5_s0.INIT=1'b0;
  DFFRE main_bus_errors_4_s0 (
    .Q(main_bus_errors[4]),
    .D(n20519_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_4_s0.INIT=1'b0;
  DFFRE main_bus_errors_3_s0 (
    .Q(main_bus_errors[3]),
    .D(n20520_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_3_s0.INIT=1'b0;
  DFFRE main_bus_errors_2_s0 (
    .Q(main_bus_errors[2]),
    .D(n20521_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_2_s0.INIT=1'b0;
  DFFRE main_bus_errors_1_s0 (
    .Q(main_bus_errors[1]),
    .D(n20522_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_1_s0.INIT=1'b0;
  DFFRE main_bus_errors_0_s0 (
    .Q(main_bus_errors[0]),
    .D(n20523_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34799_3) 
);
defparam main_bus_errors_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram0_state_2_s0 (
    .Q(builder_basesoc_axilitesram0_state[2]),
    .D(builder_basesoc_axilitesram0_next_state_2_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram0_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram0_state_1_s0 (
    .Q(builder_basesoc_axilitesram0_state[1]),
    .D(builder_basesoc_axilitesram0_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram0_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram0_state_0_s0 (
    .Q(builder_basesoc_axilitesram0_state[0]),
    .D(builder_basesoc_axilitesram0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram0_state_0_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_13_s0 (
    .Q(main_basesoc_port_adr_reg[13]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_13_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_12_s0 (
    .Q(main_basesoc_port_adr_reg[12]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_12_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_11_s0 (
    .Q(main_basesoc_port_adr_reg[11]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_11_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_10_s0 (
    .Q(main_basesoc_port_adr_reg[10]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_10_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_9_s0 (
    .Q(main_basesoc_port_adr_reg[9]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_9_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_8_s0 (
    .Q(main_basesoc_port_adr_reg[8]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_8_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_7_s0 (
    .Q(main_basesoc_port_adr_reg[7]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_7_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_6_s0 (
    .Q(main_basesoc_port_adr_reg[6]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_6_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_5_s0 (
    .Q(main_basesoc_port_adr_reg[5]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_5_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_4_s0 (
    .Q(main_basesoc_port_adr_reg[4]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_4_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_3_s0 (
    .Q(main_basesoc_port_adr_reg[3]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_3_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_2_s0 (
    .Q(main_basesoc_port_adr_reg[2]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_2_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_1_s0 (
    .Q(main_basesoc_port_adr_reg[1]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_1_s0.INIT=1'b0;
  DFFRE main_basesoc_port_adr_reg_0_s0 (
    .Q(main_basesoc_port_adr_reg[0]),
    .D(main_basesoc_port_adr_reg_axilitesram0_next_value0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_adr_reg_axilitesram0_next_value_ce0) 
);
defparam main_basesoc_port_adr_reg_0_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_31_s0 (
    .Q(main_basesoc_port_dat_r_latched[31]),
    .D(rom_dat0[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_31_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_30_s0 (
    .Q(main_basesoc_port_dat_r_latched[30]),
    .D(rom_dat0[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_30_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_29_s0 (
    .Q(main_basesoc_port_dat_r_latched[29]),
    .D(rom_dat0[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_29_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_28_s0 (
    .Q(main_basesoc_port_dat_r_latched[28]),
    .D(rom_dat0[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_28_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_27_s0 (
    .Q(main_basesoc_port_dat_r_latched[27]),
    .D(rom_dat0[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_27_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_26_s0 (
    .Q(main_basesoc_port_dat_r_latched[26]),
    .D(rom_dat0[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_26_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_25_s0 (
    .Q(main_basesoc_port_dat_r_latched[25]),
    .D(rom_dat0[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_25_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_24_s0 (
    .Q(main_basesoc_port_dat_r_latched[24]),
    .D(rom_dat0[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_24_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_23_s0 (
    .Q(main_basesoc_port_dat_r_latched[23]),
    .D(rom_dat0[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_23_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_22_s0 (
    .Q(main_basesoc_port_dat_r_latched[22]),
    .D(rom_dat0[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_22_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_21_s0 (
    .Q(main_basesoc_port_dat_r_latched[21]),
    .D(rom_dat0[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_21_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_20_s0 (
    .Q(main_basesoc_port_dat_r_latched[20]),
    .D(rom_dat0[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_20_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_19_s0 (
    .Q(main_basesoc_port_dat_r_latched[19]),
    .D(rom_dat0[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_19_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_18_s0 (
    .Q(main_basesoc_port_dat_r_latched[18]),
    .D(rom_dat0[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_18_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_17_s0 (
    .Q(main_basesoc_port_dat_r_latched[17]),
    .D(rom_dat0[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_17_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_16_s0 (
    .Q(main_basesoc_port_dat_r_latched[16]),
    .D(rom_dat0[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_16_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_15_s0 (
    .Q(main_basesoc_port_dat_r_latched[15]),
    .D(rom_dat0[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_15_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_14_s0 (
    .Q(main_basesoc_port_dat_r_latched[14]),
    .D(rom_dat0[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_14_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_13_s0 (
    .Q(main_basesoc_port_dat_r_latched[13]),
    .D(rom_dat0[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_13_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_12_s0 (
    .Q(main_basesoc_port_dat_r_latched[12]),
    .D(rom_dat0[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_12_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_11_s0 (
    .Q(main_basesoc_port_dat_r_latched[11]),
    .D(rom_dat0[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_11_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_10_s0 (
    .Q(main_basesoc_port_dat_r_latched[10]),
    .D(rom_dat0[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_10_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_9_s0 (
    .Q(main_basesoc_port_dat_r_latched[9]),
    .D(rom_dat0[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_9_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_8_s0 (
    .Q(main_basesoc_port_dat_r_latched[8]),
    .D(rom_dat0[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_8_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_7_s0 (
    .Q(main_basesoc_port_dat_r_latched[7]),
    .D(rom_dat0[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_7_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_6_s0 (
    .Q(main_basesoc_port_dat_r_latched[6]),
    .D(rom_dat0[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_6_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_5_s0 (
    .Q(main_basesoc_port_dat_r_latched[5]),
    .D(rom_dat0[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_5_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_4_s0 (
    .Q(main_basesoc_port_dat_r_latched[4]),
    .D(rom_dat0[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_4_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_3_s0 (
    .Q(main_basesoc_port_dat_r_latched[3]),
    .D(rom_dat0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_3_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_2_s0 (
    .Q(main_basesoc_port_dat_r_latched[2]),
    .D(rom_dat0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_2_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_1_s0 (
    .Q(main_basesoc_port_dat_r_latched[1]),
    .D(rom_dat0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_1_s0.INIT=1'b0;
  DFFRE main_basesoc_port_dat_r_latched_0_s0 (
    .Q(main_basesoc_port_dat_r_latched[0]),
    .D(rom_dat0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_basesoc_port_dat_r_latched_axilitesram0_next_value_ce1) 
);
defparam main_basesoc_port_dat_r_latched_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram1_state_2_s0 (
    .Q(builder_basesoc_axilitesram1_state[2]),
    .D(builder_basesoc_axilitesram1_next_state_2_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram1_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram1_state_1_s0 (
    .Q(builder_basesoc_axilitesram1_state[1]),
    .D(builder_basesoc_axilitesram1_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram1_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilitesram1_state_0_s0 (
    .Q(builder_basesoc_axilitesram1_state[0]),
    .D(builder_basesoc_axilitesram1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilitesram1_state_0_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_10_s0 (
    .Q(main_ram_port_adr_reg[10]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_10_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_9_s0 (
    .Q(main_ram_port_adr_reg[9]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_9_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_8_s0 (
    .Q(main_ram_port_adr_reg[8]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_8_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_7_s0 (
    .Q(main_ram_port_adr_reg[7]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_7_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_6_s0 (
    .Q(main_ram_port_adr_reg[6]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_6_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_5_s0 (
    .Q(main_ram_port_adr_reg[5]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_5_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_4_s0 (
    .Q(main_ram_port_adr_reg[4]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_4_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_3_s0 (
    .Q(main_ram_port_adr_reg[3]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_3_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_2_s0 (
    .Q(main_ram_port_adr_reg[2]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_2_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_1_s0 (
    .Q(main_ram_port_adr_reg[1]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_1_s0.INIT=1'b0;
  DFFRE main_ram_port_adr_reg_0_s0 (
    .Q(main_ram_port_adr_reg[0]),
    .D(main_ram_port_adr_reg_axilitesram1_next_value0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_adr_reg_axilitesram1_next_value_ce0) 
);
defparam main_ram_port_adr_reg_0_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_31_s0 (
    .Q(main_ram_port_dat_r_latched[31]),
    .D(main_ram_dat_r[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_31_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_30_s0 (
    .Q(main_ram_port_dat_r_latched[30]),
    .D(main_ram_dat_r[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_30_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_29_s0 (
    .Q(main_ram_port_dat_r_latched[29]),
    .D(main_ram_dat_r[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_29_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_28_s0 (
    .Q(main_ram_port_dat_r_latched[28]),
    .D(main_ram_dat_r[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_28_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_27_s0 (
    .Q(main_ram_port_dat_r_latched[27]),
    .D(main_ram_dat_r[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_27_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_26_s0 (
    .Q(main_ram_port_dat_r_latched[26]),
    .D(main_ram_dat_r[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_26_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_25_s0 (
    .Q(main_ram_port_dat_r_latched[25]),
    .D(main_ram_dat_r[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_25_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_24_s0 (
    .Q(main_ram_port_dat_r_latched[24]),
    .D(main_ram_dat_r[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_24_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_23_s0 (
    .Q(main_ram_port_dat_r_latched[23]),
    .D(main_ram_dat_r[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_23_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_22_s0 (
    .Q(main_ram_port_dat_r_latched[22]),
    .D(main_ram_dat_r[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_22_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_21_s0 (
    .Q(main_ram_port_dat_r_latched[21]),
    .D(main_ram_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_21_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_20_s0 (
    .Q(main_ram_port_dat_r_latched[20]),
    .D(main_ram_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_20_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_19_s0 (
    .Q(main_ram_port_dat_r_latched[19]),
    .D(main_ram_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_19_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_18_s0 (
    .Q(main_ram_port_dat_r_latched[18]),
    .D(main_ram_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_18_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_17_s0 (
    .Q(main_ram_port_dat_r_latched[17]),
    .D(main_ram_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_17_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_16_s0 (
    .Q(main_ram_port_dat_r_latched[16]),
    .D(main_ram_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_16_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_15_s0 (
    .Q(main_ram_port_dat_r_latched[15]),
    .D(main_ram_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_15_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_14_s0 (
    .Q(main_ram_port_dat_r_latched[14]),
    .D(main_ram_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_14_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_13_s0 (
    .Q(main_ram_port_dat_r_latched[13]),
    .D(main_ram_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_13_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_12_s0 (
    .Q(main_ram_port_dat_r_latched[12]),
    .D(main_ram_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_12_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_11_s0 (
    .Q(main_ram_port_dat_r_latched[11]),
    .D(main_ram_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_11_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_10_s0 (
    .Q(main_ram_port_dat_r_latched[10]),
    .D(main_ram_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_10_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_9_s0 (
    .Q(main_ram_port_dat_r_latched[9]),
    .D(main_ram_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_9_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_8_s0 (
    .Q(main_ram_port_dat_r_latched[8]),
    .D(main_ram_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_8_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_7_s0 (
    .Q(main_ram_port_dat_r_latched[7]),
    .D(main_ram_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_7_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_6_s0 (
    .Q(main_ram_port_dat_r_latched[6]),
    .D(main_ram_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_6_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_5_s0 (
    .Q(main_ram_port_dat_r_latched[5]),
    .D(main_ram_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_5_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_4_s0 (
    .Q(main_ram_port_dat_r_latched[4]),
    .D(main_ram_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_4_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_3_s0 (
    .Q(main_ram_port_dat_r_latched[3]),
    .D(main_ram_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_3_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_2_s0 (
    .Q(main_ram_port_dat_r_latched[2]),
    .D(main_ram_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_2_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_1_s0 (
    .Q(main_ram_port_dat_r_latched[1]),
    .D(main_ram_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_1_s0.INIT=1'b0;
  DFFRE main_ram_port_dat_r_latched_0_s0 (
    .Q(main_ram_port_dat_r_latched[0]),
    .D(main_ram_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_ram_port_dat_r_latched_axilitesram1_next_value_ce1) 
);
defparam main_ram_port_dat_r_latched_0_s0.INIT=1'b0;
  DFFRE main_tx_phase_31_s0 (
    .Q(main_tx_phase[31]),
    .D(n20681_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_31_s0.INIT=1'b0;
  DFFRE main_tx_phase_30_s0 (
    .Q(main_tx_phase[30]),
    .D(n20682_11),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_30_s0.INIT=1'b0;
  DFFRE main_tx_phase_29_s0 (
    .Q(main_tx_phase[29]),
    .D(n20683_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_29_s0.INIT=1'b0;
  DFFRE main_tx_phase_28_s0 (
    .Q(main_tx_phase[28]),
    .D(n20684_13),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_28_s0.INIT=1'b0;
  DFFRE main_tx_phase_27_s0 (
    .Q(main_tx_phase[27]),
    .D(n20685_11),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_27_s0.INIT=1'b0;
  DFFRE main_tx_phase_26_s0 (
    .Q(main_tx_phase[26]),
    .D(n20686_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_26_s0.INIT=1'b0;
  DFFRE main_tx_phase_25_s0 (
    .Q(main_tx_phase[25]),
    .D(n20687_10),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_25_s0.INIT=1'b0;
  DFFRE main_tx_phase_24_s0 (
    .Q(main_tx_phase[24]),
    .D(n20688_11),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_24_s0.INIT=1'b0;
  DFFRE main_tx_phase_22_s0 (
    .Q(main_tx_phase[22]),
    .D(n20690_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_22_s0.INIT=1'b0;
  DFFRE main_tx_phase_21_s0 (
    .Q(main_tx_phase[21]),
    .D(n20691_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_21_s0.INIT=1'b0;
  DFFRE main_tx_phase_19_s0 (
    .Q(main_tx_phase[19]),
    .D(n20693_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_19_s0.INIT=1'b0;
  DFFRE main_tx_phase_16_s0 (
    .Q(main_tx_phase[16]),
    .D(n20696_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_16_s0.INIT=1'b0;
  DFFRE main_tx_phase_8_s0 (
    .Q(main_tx_phase[8]),
    .D(n20704_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_8_s0.INIT=1'b0;
  DFFRE main_tx_phase_6_s0 (
    .Q(main_tx_phase[6]),
    .D(n20706_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_6_s0.INIT=1'b0;
  DFFRE main_tx_phase_3_s0 (
    .Q(main_tx_phase[3]),
    .D(n20709_8),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_phase_3_s0.INIT=1'b0;
  DFFRE main_tx_tick_s0 (
    .Q(main_tx_tick),
    .D(n20681_10),
    .CLK(main_clkout0),
    .RESET(n24565_4),
    .CE(VCC) 
);
defparam main_tx_tick_s0.INIT=1'b0;
  DFFRE main_tx_count_3_s0 (
    .Q(main_tx_count[3]),
    .D(n7354_5),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(main_serial_tx_rs232phytx_next_value_ce1) 
);
defparam main_tx_count_3_s0.INIT=1'b0;
  DFFRE main_tx_count_2_s0 (
    .Q(main_tx_count[2]),
    .D(n7355_7),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(main_serial_tx_rs232phytx_next_value_ce1) 
);
defparam main_tx_count_2_s0.INIT=1'b0;
  DFFSE serial_tx_s2 (
    .Q(serial_tx_d),
    .D(main_serial_tx_rs232phytx_next_value1),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(main_serial_tx_rs232phytx_next_value_ce1) 
);
  DFFRE main_tx_data_7_s0 (
    .Q(main_tx_data[7]),
    .D(main_tx_data_rs232phytx_next_value2[7]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_7_s0.INIT=1'b0;
  DFFRE main_tx_data_6_s0 (
    .Q(main_tx_data[6]),
    .D(main_tx_data_rs232phytx_next_value2[6]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_6_s0.INIT=1'b0;
  DFFRE main_tx_data_5_s0 (
    .Q(main_tx_data[5]),
    .D(main_tx_data_rs232phytx_next_value2[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_5_s0.INIT=1'b0;
  DFFRE main_tx_data_4_s0 (
    .Q(main_tx_data[4]),
    .D(main_tx_data_rs232phytx_next_value2[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_4_s0.INIT=1'b0;
  DFFRE main_tx_data_3_s0 (
    .Q(main_tx_data[3]),
    .D(main_tx_data_rs232phytx_next_value2[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_3_s0.INIT=1'b0;
  DFFRE main_tx_data_2_s0 (
    .Q(main_tx_data[2]),
    .D(main_tx_data_rs232phytx_next_value2[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_2_s0.INIT=1'b0;
  DFFRE main_tx_data_1_s0 (
    .Q(main_tx_data[1]),
    .D(main_tx_data_rs232phytx_next_value2[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_1_s0.INIT=1'b0;
  DFFRE main_tx_data_0_s0 (
    .Q(main_tx_data[0]),
    .D(main_tx_data_rs232phytx_next_value2[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(n7360_3) 
);
defparam main_tx_data_0_s0.INIT=1'b0;
  DFFRE main_rx_rx_d_s0 (
    .Q(main_rx_rx_d),
    .D(builder_multiregimpl0_regs1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_rx_rx_d_s0.INIT=1'b0;
  DFFRE main_rx_phase_30_s0 (
    .Q(main_rx_phase[30]),
    .D(n20759_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_30_s0.INIT=1'b0;
  DFFRE main_rx_phase_29_s0 (
    .Q(main_rx_phase[29]),
    .D(n20760_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_29_s0.INIT=1'b0;
  DFFRE main_rx_phase_28_s0 (
    .Q(main_rx_phase[28]),
    .D(n20761_11),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_28_s0.INIT=1'b0;
  DFFRE main_rx_phase_27_s0 (
    .Q(main_rx_phase[27]),
    .D(n20762_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_27_s0.INIT=1'b0;
  DFFRE main_rx_phase_26_s0 (
    .Q(main_rx_phase[26]),
    .D(n20763_11),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_26_s0.INIT=1'b0;
  DFFRE main_rx_phase_25_s0 (
    .Q(main_rx_phase[25]),
    .D(n20764_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_25_s0.INIT=1'b0;
  DFFRE main_rx_phase_24_s0 (
    .Q(main_rx_phase[24]),
    .D(n20765_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_24_s0.INIT=1'b0;
  DFFRE main_rx_phase_23_s0 (
    .Q(main_rx_phase[23]),
    .D(n20766_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_23_s0.INIT=1'b0;
  DFFRE main_rx_phase_22_s0 (
    .Q(main_rx_phase[22]),
    .D(n20767_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_22_s0.INIT=1'b0;
  DFFRE main_rx_phase_21_s0 (
    .Q(main_rx_phase[21]),
    .D(n20768_11),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_21_s0.INIT=1'b0;
  DFFRE main_rx_phase_20_s0 (
    .Q(main_rx_phase[20]),
    .D(n20769_12),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_20_s0.INIT=1'b0;
  DFFRE main_rx_phase_19_s0 (
    .Q(main_rx_phase[19]),
    .D(n20770_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_19_s0.INIT=1'b0;
  DFFRE main_rx_phase_18_s0 (
    .Q(main_rx_phase[18]),
    .D(n20771_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_18_s0.INIT=1'b0;
  DFFRE main_rx_phase_17_s0 (
    .Q(main_rx_phase[17]),
    .D(n20772_13),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_17_s0.INIT=1'b0;
  DFFRE main_rx_phase_16_s0 (
    .Q(main_rx_phase[16]),
    .D(n20773_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_16_s0.INIT=1'b0;
  DFFRE main_rx_phase_15_s0 (
    .Q(main_rx_phase[15]),
    .D(n20774_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_15_s0.INIT=1'b0;
  DFFRE main_rx_phase_14_s0 (
    .Q(main_rx_phase[14]),
    .D(n20775_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_14_s0.INIT=1'b0;
  DFFRE main_rx_phase_13_s0 (
    .Q(main_rx_phase[13]),
    .D(n20776_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_13_s0.INIT=1'b0;
  DFFRE main_rx_phase_12_s0 (
    .Q(main_rx_phase[12]),
    .D(n20777_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_12_s0.INIT=1'b0;
  DFFRE main_rx_phase_11_s0 (
    .Q(main_rx_phase[11]),
    .D(n20778_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_11_s0.INIT=1'b0;
  DFFRE main_rx_phase_10_s0 (
    .Q(main_rx_phase[10]),
    .D(n20779_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_10_s0.INIT=1'b0;
  DFFRE main_rx_phase_9_s0 (
    .Q(main_rx_phase[9]),
    .D(n20780_12),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_9_s0.INIT=1'b0;
  DFFRE main_rx_phase_8_s0 (
    .Q(main_rx_phase[8]),
    .D(n20781_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_8_s0.INIT=1'b0;
  DFFRE main_rx_phase_7_s0 (
    .Q(main_rx_phase[7]),
    .D(n20782_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_7_s0.INIT=1'b0;
  DFFRE main_rx_phase_6_s0 (
    .Q(main_rx_phase[6]),
    .D(n20783_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_6_s0.INIT=1'b0;
  DFFRE main_rx_phase_5_s0 (
    .Q(main_rx_phase[5]),
    .D(n20784_12),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_5_s0.INIT=1'b0;
  DFFRE main_rx_phase_4_s0 (
    .Q(main_rx_phase[4]),
    .D(n20785_12),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_4_s0.INIT=1'b0;
  DFFRE main_rx_phase_3_s0 (
    .Q(main_rx_phase[3]),
    .D(n20786_8),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_3_s0.INIT=1'b0;
  DFFRE main_rx_phase_2_s0 (
    .Q(main_rx_phase[2]),
    .D(n20787_10),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_phase_2_s0.INIT=1'b0;
  DFFRE main_rx_tick_s0 (
    .Q(main_rx_tick),
    .D(n20758_8),
    .CLK(main_clkout0),
    .RESET(n24566_4),
    .CE(VCC) 
);
defparam main_rx_tick_s0.INIT=1'b0;
  DFFRE main_rx_count_3_s0 (
    .Q(main_rx_count[3]),
    .D(n7421_5),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(main_rx_count_rs232phyrx_next_value_ce0) 
);
defparam main_rx_count_3_s0.INIT=1'b0;
  DFFRE main_rx_count_2_s0 (
    .Q(main_rx_count[2]),
    .D(n7422_7),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(main_rx_count_rs232phyrx_next_value_ce0) 
);
defparam main_rx_count_2_s0.INIT=1'b0;
  DFFRE main_uart_tx_trigger_d_s0 (
    .Q(main_uart_tx_trigger_d),
    .D(main_uart_tx_fifo_syncfifo_writable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_uart_tx_trigger_d_s0.INIT=1'b0;
  DFFRE main_uart_rx_trigger_d_s0 (
    .Q(main_uart_rx_trigger_d),
    .D(main_uart_rx_fifo_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_uart_rx_trigger_d_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_produce_3_s0 (
    .Q(main_uart_tx_fifo_produce[3]),
    .D(n20845_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_wrport_we) 
);
defparam main_uart_tx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_produce_2_s0 (
    .Q(main_uart_tx_fifo_produce[2]),
    .D(n20846_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_wrport_we) 
);
defparam main_uart_tx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_produce_1_s0 (
    .Q(main_uart_tx_fifo_produce[1]),
    .D(n20847_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_wrport_we) 
);
defparam main_uart_tx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_produce_0_s0 (
    .Q(main_uart_tx_fifo_produce[0]),
    .D(n20848_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_wrport_we) 
);
defparam main_uart_tx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_consume_3_s0 (
    .Q(main_uart_tx_fifo_consume[3]),
    .D(n20854_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
defparam main_uart_tx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_consume_2_s0 (
    .Q(main_uart_tx_fifo_consume[2]),
    .D(n20855_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
defparam main_uart_tx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_consume_1_s0 (
    .Q(main_uart_tx_fifo_consume[1]),
    .D(n20856_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
defparam main_uart_tx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_uart_tx_fifo_consume_0_s0 (
    .Q(main_uart_tx_fifo_consume[0]),
    .D(n20857_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
defparam main_uart_tx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_produce_3_s0 (
    .Q(main_uart_rx_fifo_produce[3]),
    .D(n20895_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_wrport_we) 
);
defparam main_uart_rx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_produce_2_s0 (
    .Q(main_uart_rx_fifo_produce[2]),
    .D(n20896_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_wrport_we) 
);
defparam main_uart_rx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_produce_1_s0 (
    .Q(main_uart_rx_fifo_produce[1]),
    .D(n20897_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_wrport_we) 
);
defparam main_uart_rx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_produce_0_s0 (
    .Q(main_uart_rx_fifo_produce[0]),
    .D(n20898_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_wrport_we) 
);
defparam main_uart_rx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_consume_3_s0 (
    .Q(main_uart_rx_fifo_consume[3]),
    .D(n20904_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
defparam main_uart_rx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_consume_2_s0 (
    .Q(main_uart_rx_fifo_consume[2]),
    .D(n20905_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
defparam main_uart_rx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_consume_1_s0 (
    .Q(main_uart_rx_fifo_consume[1]),
    .D(n20906_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
defparam main_uart_rx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_uart_rx_fifo_consume_0_s0 (
    .Q(main_uart_rx_fifo_consume[0]),
    .D(n20907_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
defparam main_uart_rx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_timer_value_31_s0 (
    .Q(main_timer_value[31]),
    .D(n21007_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_31_s0.INIT=1'b0;
  DFFRE main_timer_value_30_s0 (
    .Q(main_timer_value[30]),
    .D(n21008_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_30_s0.INIT=1'b0;
  DFFRE main_timer_value_29_s0 (
    .Q(main_timer_value[29]),
    .D(n21009_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_29_s0.INIT=1'b0;
  DFFRE main_timer_value_28_s0 (
    .Q(main_timer_value[28]),
    .D(n21010_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_28_s0.INIT=1'b0;
  DFFRE main_timer_value_27_s0 (
    .Q(main_timer_value[27]),
    .D(n21011_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_27_s0.INIT=1'b0;
  DFFRE main_timer_value_26_s0 (
    .Q(main_timer_value[26]),
    .D(n21012_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_26_s0.INIT=1'b0;
  DFFRE main_timer_value_25_s0 (
    .Q(main_timer_value[25]),
    .D(n21013_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_25_s0.INIT=1'b0;
  DFFRE main_timer_value_24_s0 (
    .Q(main_timer_value[24]),
    .D(n21014_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_24_s0.INIT=1'b0;
  DFFRE main_timer_value_23_s0 (
    .Q(main_timer_value[23]),
    .D(n21015_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_23_s0.INIT=1'b0;
  DFFRE main_timer_value_22_s0 (
    .Q(main_timer_value[22]),
    .D(n21016_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_22_s0.INIT=1'b0;
  DFFRE main_timer_value_21_s0 (
    .Q(main_timer_value[21]),
    .D(n21017_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_21_s0.INIT=1'b0;
  DFFRE main_timer_value_20_s0 (
    .Q(main_timer_value[20]),
    .D(n21018_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_20_s0.INIT=1'b0;
  DFFRE main_timer_value_19_s0 (
    .Q(main_timer_value[19]),
    .D(n21019_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_19_s0.INIT=1'b0;
  DFFRE main_timer_value_18_s0 (
    .Q(main_timer_value[18]),
    .D(n21020_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_18_s0.INIT=1'b0;
  DFFRE main_timer_value_17_s0 (
    .Q(main_timer_value[17]),
    .D(n21021_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_17_s0.INIT=1'b0;
  DFFRE main_timer_value_16_s0 (
    .Q(main_timer_value[16]),
    .D(n21022_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_16_s0.INIT=1'b0;
  DFFRE main_timer_value_15_s0 (
    .Q(main_timer_value[15]),
    .D(n21023_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_15_s0.INIT=1'b0;
  DFFRE main_timer_value_14_s0 (
    .Q(main_timer_value[14]),
    .D(n21024_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_14_s0.INIT=1'b0;
  DFFRE main_timer_value_13_s0 (
    .Q(main_timer_value[13]),
    .D(n21025_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_13_s0.INIT=1'b0;
  DFFRE main_timer_value_12_s0 (
    .Q(main_timer_value[12]),
    .D(n21026_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_12_s0.INIT=1'b0;
  DFFRE main_timer_value_11_s0 (
    .Q(main_timer_value[11]),
    .D(n21027_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_11_s0.INIT=1'b0;
  DFFRE main_timer_value_10_s0 (
    .Q(main_timer_value[10]),
    .D(n21028_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_10_s0.INIT=1'b0;
  DFFRE main_timer_value_9_s0 (
    .Q(main_timer_value[9]),
    .D(n21029_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_9_s0.INIT=1'b0;
  DFFRE main_timer_value_8_s0 (
    .Q(main_timer_value[8]),
    .D(n21030_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_8_s0.INIT=1'b0;
  DFFRE main_timer_value_7_s0 (
    .Q(main_timer_value[7]),
    .D(n21031_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_7_s0.INIT=1'b0;
  DFFRE main_timer_value_6_s0 (
    .Q(main_timer_value[6]),
    .D(n21032_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_6_s0.INIT=1'b0;
  DFFRE main_timer_value_5_s0 (
    .Q(main_timer_value[5]),
    .D(n21033_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_5_s0.INIT=1'b0;
  DFFRE main_timer_value_4_s0 (
    .Q(main_timer_value[4]),
    .D(n21034_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_4_s0.INIT=1'b0;
  DFFRE main_timer_value_3_s0 (
    .Q(main_timer_value[3]),
    .D(n21035_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_3_s0.INIT=1'b0;
  DFFRE main_timer_value_2_s0 (
    .Q(main_timer_value[2]),
    .D(n21036_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_2_s0.INIT=1'b0;
  DFFRE main_timer_value_1_s0 (
    .Q(main_timer_value[1]),
    .D(n21037_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_1_s0.INIT=1'b0;
  DFFRE main_timer_value_0_s0 (
    .Q(main_timer_value[0]),
    .D(n21038_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_value_0_s0.INIT=1'b0;
  DFFRE main_timer_value_status_31_s0 (
    .Q(main_timer_value_status[31]),
    .D(main_timer_value[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_31_s0.INIT=1'b0;
  DFFRE main_timer_value_status_30_s0 (
    .Q(main_timer_value_status[30]),
    .D(main_timer_value[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_30_s0.INIT=1'b0;
  DFFRE main_timer_value_status_29_s0 (
    .Q(main_timer_value_status[29]),
    .D(main_timer_value[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_29_s0.INIT=1'b0;
  DFFRE main_timer_value_status_28_s0 (
    .Q(main_timer_value_status[28]),
    .D(main_timer_value[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_28_s0.INIT=1'b0;
  DFFRE main_timer_value_status_27_s0 (
    .Q(main_timer_value_status[27]),
    .D(main_timer_value[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_27_s0.INIT=1'b0;
  DFFRE main_timer_value_status_26_s0 (
    .Q(main_timer_value_status[26]),
    .D(main_timer_value[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_26_s0.INIT=1'b0;
  DFFRE main_timer_value_status_25_s0 (
    .Q(main_timer_value_status[25]),
    .D(main_timer_value[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_25_s0.INIT=1'b0;
  DFFRE main_timer_value_status_24_s0 (
    .Q(main_timer_value_status[24]),
    .D(main_timer_value[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_24_s0.INIT=1'b0;
  DFFRE main_timer_value_status_23_s0 (
    .Q(main_timer_value_status[23]),
    .D(main_timer_value[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_23_s0.INIT=1'b0;
  DFFRE main_timer_value_status_22_s0 (
    .Q(main_timer_value_status[22]),
    .D(main_timer_value[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_22_s0.INIT=1'b0;
  DFFRE main_timer_value_status_21_s0 (
    .Q(main_timer_value_status[21]),
    .D(main_timer_value[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_21_s0.INIT=1'b0;
  DFFRE main_timer_value_status_20_s0 (
    .Q(main_timer_value_status[20]),
    .D(main_timer_value[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_20_s0.INIT=1'b0;
  DFFRE main_timer_value_status_19_s0 (
    .Q(main_timer_value_status[19]),
    .D(main_timer_value[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_19_s0.INIT=1'b0;
  DFFRE main_timer_value_status_18_s0 (
    .Q(main_timer_value_status[18]),
    .D(main_timer_value[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_18_s0.INIT=1'b0;
  DFFRE main_timer_value_status_17_s0 (
    .Q(main_timer_value_status[17]),
    .D(main_timer_value[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_17_s0.INIT=1'b0;
  DFFRE main_timer_value_status_16_s0 (
    .Q(main_timer_value_status[16]),
    .D(main_timer_value[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_16_s0.INIT=1'b0;
  DFFRE main_timer_value_status_15_s0 (
    .Q(main_timer_value_status[15]),
    .D(main_timer_value[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_15_s0.INIT=1'b0;
  DFFRE main_timer_value_status_14_s0 (
    .Q(main_timer_value_status[14]),
    .D(main_timer_value[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_14_s0.INIT=1'b0;
  DFFRE main_timer_value_status_13_s0 (
    .Q(main_timer_value_status[13]),
    .D(main_timer_value[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_13_s0.INIT=1'b0;
  DFFRE main_timer_value_status_12_s0 (
    .Q(main_timer_value_status[12]),
    .D(main_timer_value[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_12_s0.INIT=1'b0;
  DFFRE main_timer_value_status_11_s0 (
    .Q(main_timer_value_status[11]),
    .D(main_timer_value[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_11_s0.INIT=1'b0;
  DFFRE main_timer_value_status_10_s0 (
    .Q(main_timer_value_status[10]),
    .D(main_timer_value[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_10_s0.INIT=1'b0;
  DFFRE main_timer_value_status_9_s0 (
    .Q(main_timer_value_status[9]),
    .D(main_timer_value[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_9_s0.INIT=1'b0;
  DFFRE main_timer_value_status_8_s0 (
    .Q(main_timer_value_status[8]),
    .D(main_timer_value[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_8_s0.INIT=1'b0;
  DFFRE main_timer_value_status_7_s0 (
    .Q(main_timer_value_status[7]),
    .D(main_timer_value[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_7_s0.INIT=1'b0;
  DFFRE main_timer_value_status_6_s0 (
    .Q(main_timer_value_status[6]),
    .D(main_timer_value[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_6_s0.INIT=1'b0;
  DFFRE main_timer_value_status_5_s0 (
    .Q(main_timer_value_status[5]),
    .D(main_timer_value[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_5_s0.INIT=1'b0;
  DFFRE main_timer_value_status_4_s0 (
    .Q(main_timer_value_status[4]),
    .D(main_timer_value[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_4_s0.INIT=1'b0;
  DFFRE main_timer_value_status_3_s0 (
    .Q(main_timer_value_status[3]),
    .D(main_timer_value[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_3_s0.INIT=1'b0;
  DFFRE main_timer_value_status_2_s0 (
    .Q(main_timer_value_status[2]),
    .D(main_timer_value[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_2_s0.INIT=1'b0;
  DFFRE main_timer_value_status_1_s0 (
    .Q(main_timer_value_status[1]),
    .D(main_timer_value[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_1_s0.INIT=1'b0;
  DFFRE main_timer_value_status_0_s0 (
    .Q(main_timer_value_status[0]),
    .D(main_timer_value[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_update_value_re) 
);
defparam main_timer_value_status_0_s0.INIT=1'b0;
  DFFRE main_timer_zero_trigger_d_s0 (
    .Q(main_timer_zero_trigger_d),
    .D(main_timer_zero_trigger),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_zero_trigger_d_s0.INIT=1'b0;
  DFFRE main_watchdog_execute_s0 (
    .Q(main_watchdog_execute),
    .D(n21141_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34864_7) 
);
defparam main_watchdog_execute_s0.INIT=1'b0;
  DFFRE main_watchdog_wdt_trigger_d_s0 (
    .Q(main_watchdog_wdt_trigger_d),
    .D(main_watchdog_wdt_trigger),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_watchdog_wdt_trigger_d_s0.INIT=1'b0;
  DFFRE main_leds_chaser_5_s0 (
    .Q(main_leds_chaser[5]),
    .D(main_leds_chaser[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_5_s0.INIT=1'b0;
  DFFRE main_leds_chaser_4_s0 (
    .Q(main_leds_chaser[4]),
    .D(main_leds_chaser[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_4_s0.INIT=1'b0;
  DFFRE main_leds_chaser_3_s0 (
    .Q(main_leds_chaser[3]),
    .D(main_leds_chaser[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_3_s0.INIT=1'b0;
  DFFRE main_leds_chaser_2_s0 (
    .Q(main_leds_chaser[2]),
    .D(main_leds_chaser[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_2_s0.INIT=1'b0;
  DFFRE main_leds_chaser_1_s0 (
    .Q(main_leds_chaser[1]),
    .D(main_leds_chaser[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_1_s0.INIT=1'b0;
  DFFRE main_leds_chaser_0_s0 (
    .Q(main_leds_chaser[0]),
    .D(n21298_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_done) 
);
defparam main_leds_chaser_0_s0.INIT=1'b0;
  DFFRE main_leds_mode_s0 (
    .Q(main_leds_mode),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_leds_re) 
);
defparam main_leds_mode_s0.INIT=1'b0;
  DFFSE main_leds_count_21_s0 (
    .Q(main_leds_count[21]),
    .D(n21302_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_21_s0.INIT=1'b1;
  DFFSE main_leds_count_20_s0 (
    .Q(main_leds_count[20]),
    .D(n21303_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_20_s0.INIT=1'b1;
  DFFSE main_leds_count_19_s0 (
    .Q(main_leds_count[19]),
    .D(n21304_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_19_s0.INIT=1'b1;
  DFFSE main_leds_count_18_s0 (
    .Q(main_leds_count[18]),
    .D(n21305_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_18_s0.INIT=1'b1;
  DFFSE main_leds_count_17_s0 (
    .Q(main_leds_count[17]),
    .D(n21306_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_17_s0.INIT=1'b1;
  DFFSE main_leds_count_16_s0 (
    .Q(main_leds_count[16]),
    .D(n21307_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_16_s0.INIT=1'b1;
  DFFSE main_leds_count_15_s0 (
    .Q(main_leds_count[15]),
    .D(n21308_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_15_s0.INIT=1'b1;
  DFFRE main_leds_count_14_s0 (
    .Q(main_leds_count[14]),
    .D(n21309_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_14_s0.INIT=1'b0;
  DFFRE main_leds_count_13_s0 (
    .Q(main_leds_count[13]),
    .D(n21310_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_13_s0.INIT=1'b0;
  DFFSE main_leds_count_12_s0 (
    .Q(main_leds_count[12]),
    .D(n21311_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_12_s0.INIT=1'b1;
  DFFRE main_leds_count_11_s0 (
    .Q(main_leds_count[11]),
    .D(n21312_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_11_s0.INIT=1'b0;
  DFFSE main_leds_count_10_s0 (
    .Q(main_leds_count[10]),
    .D(n21313_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_10_s0.INIT=1'b1;
  DFFRE main_leds_count_9_s0 (
    .Q(main_leds_count[9]),
    .D(n21314_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_9_s0.INIT=1'b0;
  DFFRE main_leds_count_8_s0 (
    .Q(main_leds_count[8]),
    .D(n21315_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_8_s0.INIT=1'b0;
  DFFRE main_leds_count_7_s0 (
    .Q(main_leds_count[7]),
    .D(n21316_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_7_s0.INIT=1'b0;
  DFFRE main_leds_count_6_s0 (
    .Q(main_leds_count[6]),
    .D(n21317_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_6_s0.INIT=1'b0;
  DFFRE main_leds_count_5_s0 (
    .Q(main_leds_count[5]),
    .D(n21318_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_5_s0.INIT=1'b0;
  DFFRE main_leds_count_4_s0 (
    .Q(main_leds_count[4]),
    .D(n21319_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_4_s0.INIT=1'b0;
  DFFSE main_leds_count_3_s0 (
    .Q(main_leds_count[3]),
    .D(n21320_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_3_s0.INIT=1'b1;
  DFFRE main_leds_count_2_s0 (
    .Q(main_leds_count[2]),
    .D(n21321_2),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_2_s0.INIT=1'b0;
  DFFSE main_leds_count_1_s0 (
    .Q(main_leds_count[1]),
    .D(n21322_2),
    .CLK(main_clkout0),
    .SET(n24893_4),
    .CE(main_leds_count_21_10) 
);
defparam main_leds_count_1_s0.INIT=1'b1;
  DFFRE main_gpio_chaser_2_s0 (
    .Q(main_gpio_chaser[2]),
    .D(main_gpio_chaser[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_gpio_done) 
);
defparam main_gpio_chaser_2_s0.INIT=1'b0;
  DFFRE main_gpio_chaser_1_s0 (
    .Q(main_gpio_chaser[1]),
    .D(main_gpio_chaser[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_gpio_done) 
);
defparam main_gpio_chaser_1_s0.INIT=1'b0;
  DFFSE main_gpio_count_22_s0 (
    .Q(main_gpio_count[22]),
    .D(n21374_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_22_s0.INIT=1'b1;
  DFFSE main_gpio_count_21_s0 (
    .Q(main_gpio_count[21]),
    .D(n21375_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_21_s0.INIT=1'b1;
  DFFSE main_gpio_count_20_s0 (
    .Q(main_gpio_count[20]),
    .D(n21376_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_20_s0.INIT=1'b1;
  DFFSE main_gpio_count_19_s0 (
    .Q(main_gpio_count[19]),
    .D(n21377_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_19_s0.INIT=1'b1;
  DFFSE main_gpio_count_18_s0 (
    .Q(main_gpio_count[18]),
    .D(n21378_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_18_s0.INIT=1'b1;
  DFFSE main_gpio_count_17_s0 (
    .Q(main_gpio_count[17]),
    .D(n21379_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_17_s0.INIT=1'b1;
  DFFSE main_gpio_count_16_s0 (
    .Q(main_gpio_count[16]),
    .D(n21380_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_16_s0.INIT=1'b1;
  DFFRE main_gpio_count_15_s0 (
    .Q(main_gpio_count[15]),
    .D(n21381_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_15_s0.INIT=1'b0;
  DFFRE main_gpio_count_14_s0 (
    .Q(main_gpio_count[14]),
    .D(n21382_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_14_s0.INIT=1'b0;
  DFFSE main_gpio_count_13_s0 (
    .Q(main_gpio_count[13]),
    .D(n21383_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_13_s0.INIT=1'b1;
  DFFRE main_gpio_count_12_s0 (
    .Q(main_gpio_count[12]),
    .D(n21384_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_12_s0.INIT=1'b0;
  DFFSE main_gpio_count_11_s0 (
    .Q(main_gpio_count[11]),
    .D(n21385_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_11_s0.INIT=1'b1;
  DFFRE main_gpio_count_10_s0 (
    .Q(main_gpio_count[10]),
    .D(n21386_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_10_s0.INIT=1'b0;
  DFFRE main_gpio_count_9_s0 (
    .Q(main_gpio_count[9]),
    .D(n21387_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_9_s0.INIT=1'b0;
  DFFRE main_gpio_count_8_s0 (
    .Q(main_gpio_count[8]),
    .D(n21388_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_8_s0.INIT=1'b0;
  DFFRE main_gpio_count_7_s0 (
    .Q(main_gpio_count[7]),
    .D(n21389_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_7_s0.INIT=1'b0;
  DFFRE main_gpio_count_6_s0 (
    .Q(main_gpio_count[6]),
    .D(n21390_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_6_s0.INIT=1'b0;
  DFFRE main_gpio_count_5_s0 (
    .Q(main_gpio_count[5]),
    .D(n21391_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_5_s0.INIT=1'b0;
  DFFSE main_gpio_count_4_s0 (
    .Q(main_gpio_count[4]),
    .D(n21392_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_4_s0.INIT=1'b1;
  DFFRE main_gpio_count_3_s0 (
    .Q(main_gpio_count[3]),
    .D(n21393_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_3_s0.INIT=1'b0;
  DFFSE main_gpio_count_2_s0 (
    .Q(main_gpio_count[2]),
    .D(n21394_2),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_2_s0.INIT=1'b1;
  DFFRE main_gpio_count_1_s0 (
    .Q(main_gpio_count[1]),
    .D(n21395_2),
    .CLK(main_clkout0),
    .RESET(n24919_6),
    .CE(main_gpio_count_22_12) 
);
defparam main_gpio_count_1_s0.INIT=1'b0;
  DFFRE main_phase_sys_s0 (
    .Q(main_phase_sys),
    .D(main_phase_sys2x),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_phase_sys_s0.INIT=1'b0;
  DFFSE main_sdram_timer_count1_8_s0 (
    .Q(main_sdram_timer_count1[8]),
    .D(n21478_2),
    .CLK(main_clkout0),
    .SET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_8_s0.INIT=1'b1;
  DFFSE main_sdram_timer_count1_7_s0 (
    .Q(main_sdram_timer_count1[7]),
    .D(n21479_2),
    .CLK(main_clkout0),
    .SET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_7_s0.INIT=1'b1;
  DFFRE main_sdram_timer_count1_6_s0 (
    .Q(main_sdram_timer_count1[6]),
    .D(n21480_2),
    .CLK(main_clkout0),
    .RESET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_6_s0.INIT=1'b0;
  DFFRE main_sdram_timer_count1_5_s0 (
    .Q(main_sdram_timer_count1[5]),
    .D(n21481_2),
    .CLK(main_clkout0),
    .RESET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_5_s0.INIT=1'b0;
  DFFRE main_sdram_timer_count1_4_s0 (
    .Q(main_sdram_timer_count1[4]),
    .D(n21482_2),
    .CLK(main_clkout0),
    .RESET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_4_s0.INIT=1'b0;
  DFFRE main_sdram_timer_count1_3_s0 (
    .Q(main_sdram_timer_count1[3]),
    .D(n21483_2),
    .CLK(main_clkout0),
    .RESET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_3_s0.INIT=1'b0;
  DFFSE main_sdram_timer_count1_2_s0 (
    .Q(main_sdram_timer_count1[2]),
    .D(n21484_2),
    .CLK(main_clkout0),
    .SET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_2_s0.INIT=1'b1;
  DFFSE main_sdram_timer_count1_1_s0 (
    .Q(main_sdram_timer_count1[1]),
    .D(n21485_2),
    .CLK(main_clkout0),
    .SET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_1_s0.INIT=1'b1;
  DFFRE main_sdram_timer_count1_0_s0 (
    .Q(main_sdram_timer_count1[0]),
    .D(n21486_7),
    .CLK(main_clkout0),
    .RESET(n25052_9),
    .CE(VCC) 
);
defparam main_sdram_timer_count1_0_s0.INIT=1'b0;
  DFFRE main_sdram_postponer_req_o_s0 (
    .Q(main_sdram_postponer_req_o),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n25061_7),
    .CE(VCC) 
);
defparam main_sdram_postponer_req_o_s0.INIT=1'b0;
  DFFRE main_sdram_cmd_payload_a_10_s0 (
    .Q(main_sdram_cmd_payload_a[10]),
    .D(n21515_7),
    .CLK(main_clkout0),
    .RESET(n35216_5),
    .CE(VCC) 
);
defparam main_sdram_cmd_payload_a_10_s0.INIT=1'b0;
  DFFRE main_sdram_cmd_payload_cas_s0 (
    .Q(main_sdram_cmd_payload_cas),
    .D(n21514_7),
    .CLK(main_clkout0),
    .RESET(n35216_5),
    .CE(VCC) 
);
defparam main_sdram_cmd_payload_cas_s0.INIT=1'b0;
  DFFRE main_sdram_cmd_payload_we_s0 (
    .Q(main_sdram_cmd_payload_we),
    .D(n21509_6),
    .CLK(main_clkout0),
    .RESET(n35219_5),
    .CE(VCC) 
);
defparam main_sdram_cmd_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_sequencer_done1_s0 (
    .Q(main_sdram_sequencer_done1),
    .D(n21521_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_sequencer_done1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_opened_s0 (
    .Q(main_sdram_bankmachine0_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35244_6),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_12_s0 (
    .Q(main_sdram_bankmachine0_row[12]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_11_s0 (
    .Q(main_sdram_bankmachine0_row[11]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_10_s0 (
    .Q(main_sdram_bankmachine0_row[10]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_9_s0 (
    .Q(main_sdram_bankmachine0_row[9]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_8_s0 (
    .Q(main_sdram_bankmachine0_row[8]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_7_s0 (
    .Q(main_sdram_bankmachine0_row[7]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_6_s0 (
    .Q(main_sdram_bankmachine0_row[6]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_5_s0 (
    .Q(main_sdram_bankmachine0_row[5]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_4_s0 (
    .Q(main_sdram_bankmachine0_row[4]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_3_s0 (
    .Q(main_sdram_bankmachine0_row[3]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_2_s0 (
    .Q(main_sdram_bankmachine0_row[2]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_1_s0 (
    .Q(main_sdram_bankmachine0_row[1]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_row_0_s0 (
    .Q(main_sdram_bankmachine0_row[0]),
    .D(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine0_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_produce_2_s0 (
    .Q(main_sdram_bankmachine0_produce[2]),
    .D(n21574_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_wrport_we) 
);
defparam main_sdram_bankmachine0_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_produce_1_s0 (
    .Q(main_sdram_bankmachine0_produce[1]),
    .D(n21575_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_wrport_we) 
);
defparam main_sdram_bankmachine0_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_produce_0_s0 (
    .Q(main_sdram_bankmachine0_produce[0]),
    .D(n21576_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_wrport_we) 
);
defparam main_sdram_bankmachine0_produce_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_consume_2_s0 (
    .Q(main_sdram_bankmachine0_consume[2]),
    .D(n21581_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_do_read) 
);
defparam main_sdram_bankmachine0_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_valid),
    .D(main_sdram_bankmachine0_syncfifo0_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine0_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine0_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine0_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine0_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine0_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine0_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine0_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine0_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine0_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine0_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine0_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine0_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine0_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine0_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine0_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine0_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine0_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine0_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine0_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine0_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine0_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine0_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine0_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine0_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine0_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35245_6),
    .CE(n34893_3) 
);
defparam main_sdram_bankmachine0_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trccon_ready_s0 (
    .Q(main_sdram_bankmachine0_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35246_6),
    .CE(n34894_3) 
);
defparam main_sdram_bankmachine0_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trascon_ready_s0 (
    .Q(main_sdram_bankmachine0_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35246_6),
    .CE(n34895_3) 
);
defparam main_sdram_bankmachine0_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine0_state_2_s0 (
    .Q(builder_basesoc_bankmachine0_state[2]),
    .D(builder_basesoc_bankmachine0_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine0_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_opened_s0 (
    .Q(main_sdram_bankmachine1_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35249_6),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_12_s0 (
    .Q(main_sdram_bankmachine1_row[12]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_11_s0 (
    .Q(main_sdram_bankmachine1_row[11]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_10_s0 (
    .Q(main_sdram_bankmachine1_row[10]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_9_s0 (
    .Q(main_sdram_bankmachine1_row[9]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_8_s0 (
    .Q(main_sdram_bankmachine1_row[8]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_7_s0 (
    .Q(main_sdram_bankmachine1_row[7]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_6_s0 (
    .Q(main_sdram_bankmachine1_row[6]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_5_s0 (
    .Q(main_sdram_bankmachine1_row[5]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_4_s0 (
    .Q(main_sdram_bankmachine1_row[4]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_3_s0 (
    .Q(main_sdram_bankmachine1_row[3]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_2_s0 (
    .Q(main_sdram_bankmachine1_row[2]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_1_s0 (
    .Q(main_sdram_bankmachine1_row[1]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_row_0_s0 (
    .Q(main_sdram_bankmachine1_row[0]),
    .D(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine1_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_produce_2_s0 (
    .Q(main_sdram_bankmachine1_produce[2]),
    .D(n21707_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_wrport_we) 
);
defparam main_sdram_bankmachine1_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_produce_1_s0 (
    .Q(main_sdram_bankmachine1_produce[1]),
    .D(n21708_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_wrport_we) 
);
defparam main_sdram_bankmachine1_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_produce_0_s0 (
    .Q(main_sdram_bankmachine1_produce[0]),
    .D(n21709_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_wrport_we) 
);
defparam main_sdram_bankmachine1_produce_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_consume_2_s0 (
    .Q(main_sdram_bankmachine1_consume[2]),
    .D(n21714_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_do_read) 
);
defparam main_sdram_bankmachine1_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_consume_1_s0 (
    .Q(main_sdram_bankmachine1_consume[1]),
    .D(n21715_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_do_read) 
);
defparam main_sdram_bankmachine1_consume_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_valid),
    .D(main_sdram_bankmachine1_syncfifo1_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine1_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine1_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine1_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine1_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine1_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine1_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine1_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine1_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine1_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine1_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine1_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine1_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine1_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine1_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine1_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine1_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine1_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine1_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine1_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine1_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine1_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine1_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine1_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine1_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine1_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35250_5),
    .CE(n34922_3) 
);
defparam main_sdram_bankmachine1_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trccon_ready_s0 (
    .Q(main_sdram_bankmachine1_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35251_6),
    .CE(n34923_3) 
);
defparam main_sdram_bankmachine1_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trascon_ready_s0 (
    .Q(main_sdram_bankmachine1_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35251_6),
    .CE(n34924_3) 
);
defparam main_sdram_bankmachine1_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine1_state_2_s0 (
    .Q(builder_basesoc_bankmachine1_state[2]),
    .D(builder_basesoc_bankmachine1_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine1_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_opened_s0 (
    .Q(main_sdram_bankmachine2_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35254_6),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_12_s0 (
    .Q(main_sdram_bankmachine2_row[12]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_11_s0 (
    .Q(main_sdram_bankmachine2_row[11]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_10_s0 (
    .Q(main_sdram_bankmachine2_row[10]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_9_s0 (
    .Q(main_sdram_bankmachine2_row[9]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_8_s0 (
    .Q(main_sdram_bankmachine2_row[8]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_7_s0 (
    .Q(main_sdram_bankmachine2_row[7]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_6_s0 (
    .Q(main_sdram_bankmachine2_row[6]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_5_s0 (
    .Q(main_sdram_bankmachine2_row[5]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_4_s0 (
    .Q(main_sdram_bankmachine2_row[4]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_3_s0 (
    .Q(main_sdram_bankmachine2_row[3]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_2_s0 (
    .Q(main_sdram_bankmachine2_row[2]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_1_s0 (
    .Q(main_sdram_bankmachine2_row[1]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_row_0_s0 (
    .Q(main_sdram_bankmachine2_row[0]),
    .D(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine2_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_produce_2_s0 (
    .Q(main_sdram_bankmachine2_produce[2]),
    .D(n21840_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_produce_1_s0 (
    .Q(main_sdram_bankmachine2_produce[1]),
    .D(n21841_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_produce_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_produce_0_s0 (
    .Q(main_sdram_bankmachine2_produce[0]),
    .D(n21842_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_wrport_we) 
);
defparam main_sdram_bankmachine2_produce_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_consume_2_s0 (
    .Q(main_sdram_bankmachine2_consume[2]),
    .D(n21847_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_do_read) 
);
defparam main_sdram_bankmachine2_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_consume_1_s0 (
    .Q(main_sdram_bankmachine2_consume[1]),
    .D(n21848_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_do_read) 
);
defparam main_sdram_bankmachine2_consume_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_valid),
    .D(main_sdram_bankmachine2_syncfifo2_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine2_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine2_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine2_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine2_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine2_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine2_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine2_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine2_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine2_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine2_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine2_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine2_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine2_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine2_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine2_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine2_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine2_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine2_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine2_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine2_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine2_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine2_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine2_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine2_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine2_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35255_6),
    .CE(n34951_3) 
);
defparam main_sdram_bankmachine2_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trccon_ready_s0 (
    .Q(main_sdram_bankmachine2_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35256_3),
    .CE(n34952_3) 
);
defparam main_sdram_bankmachine2_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trascon_ready_s0 (
    .Q(main_sdram_bankmachine2_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35256_3),
    .CE(n34953_3) 
);
defparam main_sdram_bankmachine2_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine2_state_2_s0 (
    .Q(builder_basesoc_bankmachine2_state[2]),
    .D(builder_basesoc_bankmachine2_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine2_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_opened_s0 (
    .Q(main_sdram_bankmachine3_row_opened),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35259_6),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_opened_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_12_s0 (
    .Q(main_sdram_bankmachine3_row[12]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_11_s0 (
    .Q(main_sdram_bankmachine3_row[11]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_10_s0 (
    .Q(main_sdram_bankmachine3_row[10]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_9_s0 (
    .Q(main_sdram_bankmachine3_row[9]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_8_s0 (
    .Q(main_sdram_bankmachine3_row[8]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_7_s0 (
    .Q(main_sdram_bankmachine3_row[7]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_6_s0 (
    .Q(main_sdram_bankmachine3_row[6]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_5_s0 (
    .Q(main_sdram_bankmachine3_row[5]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_4_s0 (
    .Q(main_sdram_bankmachine3_row[4]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_3_s0 (
    .Q(main_sdram_bankmachine3_row[3]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_2_s0 (
    .Q(main_sdram_bankmachine3_row[2]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_1_s0 (
    .Q(main_sdram_bankmachine3_row[1]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_row_0_s0 (
    .Q(main_sdram_bankmachine3_row[0]),
    .D(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_row_col_n_addr_sel) 
);
defparam main_sdram_bankmachine3_row_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_produce_2_s0 (
    .Q(main_sdram_bankmachine3_produce[2]),
    .D(n21973_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_wrport_we) 
);
defparam main_sdram_bankmachine3_produce_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_consume_2_s0 (
    .Q(main_sdram_bankmachine3_consume[2]),
    .D(n21980_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_do_read) 
);
defparam main_sdram_bankmachine3_consume_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_consume_1_s0 (
    .Q(main_sdram_bankmachine3_consume[1]),
    .D(n21981_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_do_read) 
);
defparam main_sdram_bankmachine3_consume_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_consume_0_s0 (
    .Q(main_sdram_bankmachine3_consume[0]),
    .D(n21982_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_do_read) 
);
defparam main_sdram_bankmachine3_consume_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_valid_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_valid),
    .D(main_sdram_bankmachine3_syncfifo3_readable),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_valid_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_we_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_we),
    .D(main_sdram_bankmachine3_rdport_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_we_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_20_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .D(main_sdram_bankmachine3_rdport_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_20_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .D(main_sdram_bankmachine3_rdport_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_19_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .D(main_sdram_bankmachine3_rdport_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_18_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .D(main_sdram_bankmachine3_rdport_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_17_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .D(main_sdram_bankmachine3_rdport_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_16_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .D(main_sdram_bankmachine3_rdport_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_15_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .D(main_sdram_bankmachine3_rdport_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_14_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .D(main_sdram_bankmachine3_rdport_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_13_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .D(main_sdram_bankmachine3_rdport_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_12_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .D(main_sdram_bankmachine3_rdport_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_11_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .D(main_sdram_bankmachine3_rdport_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_10_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .D(main_sdram_bankmachine3_rdport_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_9_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .D(main_sdram_bankmachine3_rdport_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_8_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[7]),
    .D(main_sdram_bankmachine3_rdport_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_7_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[6]),
    .D(main_sdram_bankmachine3_rdport_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_6_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[5]),
    .D(main_sdram_bankmachine3_rdport_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_5_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[4]),
    .D(main_sdram_bankmachine3_rdport_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_4_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[3]),
    .D(main_sdram_bankmachine3_rdport_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_3_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[2]),
    .D(main_sdram_bankmachine3_rdport_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_2_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[1]),
    .D(main_sdram_bankmachine3_rdport_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_1_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0 (
    .Q(main_sdram_bankmachine3_pipe_valid_source_payload_addr[0]),
    .D(main_sdram_bankmachine3_rdport_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_pipe_valid_sink_ready) 
);
defparam main_sdram_bankmachine3_pipe_valid_source_payload_addr_0_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_twtpcon_ready_s0 (
    .Q(main_sdram_bankmachine3_twtpcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35260_3),
    .CE(n34980_3) 
);
defparam main_sdram_bankmachine3_twtpcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trccon_ready_s0 (
    .Q(main_sdram_bankmachine3_trccon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35261_3),
    .CE(n34981_3) 
);
defparam main_sdram_bankmachine3_trccon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trascon_ready_s0 (
    .Q(main_sdram_bankmachine3_trascon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35261_3),
    .CE(n34982_3) 
);
defparam main_sdram_bankmachine3_trascon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine3_state_2_s0 (
    .Q(builder_basesoc_bankmachine3_state[2]),
    .D(builder_basesoc_bankmachine3_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_bankmachine3_state_2_s0.INIT=1'b0;
  DFFRE main_sdram_choose_cmd_grant_1_s0 (
    .Q(main_sdram_choose_cmd_grant[1]),
    .D(n22133_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_cmd_ce) 
);
defparam main_sdram_choose_cmd_grant_1_s0.INIT=1'b0;
  DFFRE main_sdram_choose_cmd_grant_0_s0 (
    .Q(main_sdram_choose_cmd_grant[0]),
    .D(n22134_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_cmd_ce) 
);
defparam main_sdram_choose_cmd_grant_0_s0.INIT=1'b0;
  DFFRE main_sdram_choose_req_grant_1_s0 (
    .Q(main_sdram_choose_req_grant[1]),
    .D(n22161_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_req_ce) 
);
defparam main_sdram_choose_req_grant_1_s0.INIT=1'b0;
  DFFRE main_sdram_choose_req_grant_0_s0 (
    .Q(main_sdram_choose_req_grant[0]),
    .D(n22162_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_choose_req_ce) 
);
defparam main_sdram_choose_req_grant_0_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_bank_1_s0 (
    .Q(main_sdram_dfi_p0_bank[1]),
    .D(builder_sync_rhs_self0_1_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_bank_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_bank_0_s0 (
    .Q(main_sdram_dfi_p0_bank[0]),
    .D(builder_sync_rhs_self0_0_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_bank_0_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_12_s0 (
    .Q(main_sdram_dfi_p0_address[12]),
    .D(builder_sync_rhs_self1_12_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_12_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_11_s0 (
    .Q(main_sdram_dfi_p0_address[11]),
    .D(builder_sync_rhs_self1_11_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_11_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_10_s0 (
    .Q(main_sdram_dfi_p0_address[10]),
    .D(builder_sync_rhs_self1[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_10_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_9_s0 (
    .Q(main_sdram_dfi_p0_address[9]),
    .D(builder_sync_rhs_self1_9_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_9_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_8_s0 (
    .Q(main_sdram_dfi_p0_address[8]),
    .D(builder_sync_rhs_self1_8_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_8_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_7_s0 (
    .Q(main_sdram_dfi_p0_address[7]),
    .D(builder_sync_rhs_self1_7_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_7_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_6_s0 (
    .Q(main_sdram_dfi_p0_address[6]),
    .D(builder_sync_rhs_self1_6_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_6_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_5_s0 (
    .Q(main_sdram_dfi_p0_address[5]),
    .D(builder_sync_rhs_self1_5_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_5_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_4_s0 (
    .Q(main_sdram_dfi_p0_address[4]),
    .D(builder_sync_rhs_self1_4_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_4_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_3_s0 (
    .Q(main_sdram_dfi_p0_address[3]),
    .D(builder_sync_rhs_self1_3_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_3_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_2_s0 (
    .Q(main_sdram_dfi_p0_address[2]),
    .D(builder_sync_rhs_self1_2_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_2_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_1_s0 (
    .Q(main_sdram_dfi_p0_address[1]),
    .D(builder_sync_rhs_self1_1_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_address_0_s0 (
    .Q(main_sdram_dfi_p0_address[0]),
    .D(builder_sync_rhs_self1_0_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_address_0_s0.INIT=1'b0;
  DFFSE main_sdram_dfi_p0_cas_n_s0 (
    .Q(main_sdram_dfi_p0_cas_n),
    .D(n25021_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_cas_n_s0.INIT=1'b1;
  DFFSE main_sdram_dfi_p0_ras_n_s0 (
    .Q(main_sdram_dfi_p0_ras_n),
    .D(n25023_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_ras_n_s0.INIT=1'b1;
  DFFSE main_sdram_dfi_p0_we_n_s0 (
    .Q(main_sdram_dfi_p0_we_n),
    .D(n25024_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_we_n_s0.INIT=1'b1;
  DFFRE main_sdram_dfi_p0_rddata_en_s0 (
    .Q(main_sdram_dfi_p0_rddata_en),
    .D(builder_sync_rhs_self5_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_rddata_en_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p0_wrdata_en_s0 (
    .Q(main_sdram_dfi_p0_wrdata_en),
    .D(builder_sync_rhs_self6_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p0_wrdata_en_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_bank_1_s0 (
    .Q(main_sdram_dfi_p1_bank[1]),
    .D(builder_sync_rhs_self7[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_bank_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_bank_0_s0 (
    .Q(main_sdram_dfi_p1_bank[0]),
    .D(builder_sync_rhs_self7[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_bank_0_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_12_s0 (
    .Q(main_sdram_dfi_p1_address[12]),
    .D(builder_sync_rhs_self8[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_12_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_11_s0 (
    .Q(main_sdram_dfi_p1_address[11]),
    .D(builder_sync_rhs_self8[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_11_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_10_s0 (
    .Q(main_sdram_dfi_p1_address[10]),
    .D(builder_sync_rhs_self8[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_10_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_9_s0 (
    .Q(main_sdram_dfi_p1_address[9]),
    .D(builder_sync_rhs_self8[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_9_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_8_s0 (
    .Q(main_sdram_dfi_p1_address[8]),
    .D(builder_sync_rhs_self8[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_8_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_7_s0 (
    .Q(main_sdram_dfi_p1_address[7]),
    .D(builder_sync_rhs_self8[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_7_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_6_s0 (
    .Q(main_sdram_dfi_p1_address[6]),
    .D(builder_sync_rhs_self8[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_6_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_5_s0 (
    .Q(main_sdram_dfi_p1_address[5]),
    .D(builder_sync_rhs_self8[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_5_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_4_s0 (
    .Q(main_sdram_dfi_p1_address[4]),
    .D(builder_sync_rhs_self8[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_4_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_3_s0 (
    .Q(main_sdram_dfi_p1_address[3]),
    .D(builder_sync_rhs_self8[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_3_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_2_s0 (
    .Q(main_sdram_dfi_p1_address[2]),
    .D(builder_sync_rhs_self8[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_2_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_1_s0 (
    .Q(main_sdram_dfi_p1_address[1]),
    .D(builder_sync_rhs_self8[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_1_s0.INIT=1'b0;
  DFFRE main_sdram_dfi_p1_address_0_s0 (
    .Q(main_sdram_dfi_p1_address[0]),
    .D(builder_sync_rhs_self8[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_address_0_s0.INIT=1'b0;
  DFFSE main_sdram_dfi_p1_ras_n_s0 (
    .Q(main_sdram_dfi_p1_ras_n),
    .D(n25044_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_ras_n_s0.INIT=1'b1;
  DFFSE main_sdram_dfi_p1_we_n_s0 (
    .Q(main_sdram_dfi_p1_we_n),
    .D(n25045_4),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_we_n_s0.INIT=1'b1;
  DFFRE main_sdram_trrdcon_count_s0 (
    .Q(main_sdram_trrdcon_count),
    .D(n22176_3),
    .CLK(main_clkout0),
    .RESET(n35264_3),
    .CE(VCC) 
);
defparam main_sdram_trrdcon_count_s0.INIT=1'b0;
  DFFRE main_sdram_trrdcon_ready_s0 (
    .Q(main_sdram_trrdcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34992_3) 
);
defparam main_sdram_trrdcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_tccdcon_count_s0 (
    .Q(main_sdram_tccdcon_count),
    .D(n22185_3),
    .CLK(main_clkout0),
    .RESET(n35265_5),
    .CE(VCC) 
);
defparam main_sdram_tccdcon_count_s0.INIT=1'b0;
  DFFRE main_sdram_tccdcon_ready_s0 (
    .Q(main_sdram_tccdcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n34994_3) 
);
defparam main_sdram_tccdcon_ready_s0.INIT=1'b0;
  DFFRE main_sdram_twtrcon_ready_s0 (
    .Q(main_sdram_twtrcon_ready),
    .D(VCC),
    .CLK(main_clkout0),
    .RESET(n35266_3),
    .CE(n34995_4) 
);
defparam main_sdram_twtrcon_ready_s0.INIT=1'b0;
  DFFRE builder_basesoc_multiplexer_state_2_s0 (
    .Q(builder_basesoc_multiplexer_state[2]),
    .D(builder_basesoc_multiplexer_next_state[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_multiplexer_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_multiplexer_state_1_s0 (
    .Q(builder_basesoc_multiplexer_state[1]),
    .D(builder_basesoc_multiplexer_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_multiplexer_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_multiplexer_state_0_s0 (
    .Q(builder_basesoc_multiplexer_state[0]),
    .D(builder_basesoc_multiplexer_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_multiplexer_state_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_wdata_ready0_s0 (
    .Q(builder_basesoc_new_master_wdata_ready0),
    .D(n22212_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_wdata_ready0_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_wdata_ready1_s0 (
    .Q(builder_basesoc_new_master_wdata_ready1),
    .D(n22223_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_wdata_ready1_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid0_s0 (
    .Q(builder_basesoc_new_master_rdata_valid0),
    .D(n22234_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid0_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid1_s0 (
    .Q(builder_basesoc_new_master_rdata_valid1),
    .D(builder_basesoc_new_master_rdata_valid0),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid1_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid2_s0 (
    .Q(builder_basesoc_new_master_rdata_valid2),
    .D(builder_basesoc_new_master_rdata_valid1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid2_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid3_s0 (
    .Q(builder_basesoc_new_master_rdata_valid3),
    .D(n22245_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid3_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid4_s0 (
    .Q(builder_basesoc_new_master_rdata_valid4),
    .D(builder_basesoc_new_master_rdata_valid3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid4_s0.INIT=1'b0;
  DFFRE builder_basesoc_new_master_rdata_valid5_s0 (
    .Q(builder_basesoc_new_master_rdata_valid5),
    .D(builder_basesoc_new_master_rdata_valid4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_new_master_rdata_valid5_s0.INIT=1'b0;
  DFFRE main_adr_offset_r_1_s0 (
    .Q(main_adr_offset_r[1]),
    .D(main_adapted_interface_adapted_interface_adr[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_adr_offset_r_1_s0.INIT=1'b0;
  DFFRE main_adr_offset_r_0_s0 (
    .Q(main_adr_offset_r[0]),
    .D(main_adapted_interface_adapted_interface_adr[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_adr_offset_r_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_fullmemorywe_state_0_s0 (
    .Q(builder_basesoc_fullmemorywe_state[0]),
    .D(builder_basesoc_fullmemorywe_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_fullmemorywe_state_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_count_1_s0 (
    .Q(main_wishbone_bridge_cmd_count[1]),
    .D(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0) 
);
defparam main_wishbone_bridge_cmd_count_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_count_0_s0 (
    .Q(main_wishbone_bridge_cmd_count[0]),
    .D(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value0[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_wishbone_bridge_cmd_count_litedramnativeportconverter_next_value_ce0) 
);
defparam main_wishbone_bridge_cmd_count_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_20_s0 (
    .Q(main_wishbone_bridge_cmd_addr[20]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_20_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_19_s0 (
    .Q(main_wishbone_bridge_cmd_addr[19]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_19_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_18_s0 (
    .Q(main_wishbone_bridge_cmd_addr[18]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_18_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_17_s0 (
    .Q(main_wishbone_bridge_cmd_addr[17]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_17_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_16_s0 (
    .Q(main_wishbone_bridge_cmd_addr[16]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_16_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_15_s0 (
    .Q(main_wishbone_bridge_cmd_addr[15]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_15_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_14_s0 (
    .Q(main_wishbone_bridge_cmd_addr[14]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_14_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_13_s0 (
    .Q(main_wishbone_bridge_cmd_addr[13]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_13_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_12_s0 (
    .Q(main_wishbone_bridge_cmd_addr[12]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_12_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_11_s0 (
    .Q(main_wishbone_bridge_cmd_addr[11]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_11_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_10_s0 (
    .Q(main_wishbone_bridge_cmd_addr[10]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_10_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_9_s0 (
    .Q(main_wishbone_bridge_cmd_addr[9]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_9_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_8_s0 (
    .Q(main_wishbone_bridge_cmd_addr[8]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_8_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_7_s0 (
    .Q(main_wishbone_bridge_cmd_addr[7]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_7_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_6_s0 (
    .Q(main_wishbone_bridge_cmd_addr[6]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_6_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_5_s0 (
    .Q(main_wishbone_bridge_cmd_addr[5]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_5_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_4_s0 (
    .Q(main_wishbone_bridge_cmd_addr[4]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_4_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_3_s0 (
    .Q(main_wishbone_bridge_cmd_addr[3]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_3_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_2_s0 (
    .Q(main_wishbone_bridge_cmd_addr[2]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_2_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_1_s0 (
    .Q(main_wishbone_bridge_cmd_addr[1]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_addr_0_s0 (
    .Q(main_wishbone_bridge_cmd_addr[0]),
    .D(main_wishbone_bridge_cmd_addr_litedramnativeportconverter_next_value1[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_addr_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_cmd_we_s0 (
    .Q(main_wishbone_bridge_cmd_we),
    .D(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n12862_6) 
);
defparam main_wishbone_bridge_cmd_we_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_wdata_converter_converter_mux_1_s0 (
    .Q(main_wishbone_bridge_wdata_converter_converter_mux[1]),
    .D(n22290_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22286_5) 
);
defparam main_wishbone_bridge_wdata_converter_converter_mux_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_strobe_all_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_strobe_all),
    .D(n22447_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_rdata_converter_converter_strobe_all_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_demux_1_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_demux[1]),
    .D(n22302_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_new_master_rdata_valid2) 
);
defparam main_wishbone_bridge_rdata_converter_converter_demux_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_demux_0_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_demux[0]),
    .D(n22303_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_new_master_rdata_valid2) 
);
defparam main_wishbone_bridge_rdata_converter_converter_demux_0_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_127_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[127]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_127_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_126_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[126]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_126_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_125_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[125]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_125_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_124_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[124]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_124_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_123_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[123]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_123_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_122_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[122]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_122_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_121_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[121]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_121_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_120_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[120]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_120_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_119_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[119]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_119_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_118_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[118]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_118_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_117_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[117]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_117_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_116_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[116]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_116_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_115_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[115]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_115_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_114_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[114]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_114_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_113_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[113]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_113_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_112_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[112]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_112_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_111_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[111]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_111_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_110_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[110]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_110_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_109_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[109]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_109_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_108_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[108]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_108_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_107_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[107]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_107_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_106_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[106]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_106_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_105_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[105]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_105_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_104_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[104]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_104_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_103_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[103]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_103_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_102_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[102]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_102_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_101_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[101]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_101_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_100_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[100]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_100_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_99_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[99]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_99_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_98_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[98]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_98_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_97_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[97]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_97_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_96_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[96]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22447_3) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_96_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_95_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[95]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_95_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_94_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[94]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_94_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_93_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[93]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_93_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_92_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[92]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_92_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_91_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[91]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_91_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_90_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[90]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_90_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_89_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[89]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_89_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_88_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[88]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_88_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_87_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[87]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_87_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_86_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[86]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_86_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_85_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[85]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_85_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_84_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[84]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_84_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_83_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[83]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_83_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_82_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[82]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_82_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_81_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[81]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_81_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_80_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[80]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_80_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_79_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[79]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_79_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_78_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[78]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_78_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_77_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[77]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_77_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_76_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[76]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_76_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_75_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[75]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_75_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_74_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[74]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_74_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_73_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[73]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_73_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_72_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[72]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_72_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_71_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[71]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_71_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_70_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[70]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_70_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_69_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[69]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_69_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_68_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[68]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_68_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_67_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[67]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_67_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_66_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[66]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_66_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_65_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[65]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_65_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_64_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[64]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22479_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_64_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_63_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[63]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_63_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_62_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[62]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_62_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_61_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[61]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_61_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_60_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[60]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_60_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_59_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[59]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_59_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_58_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[58]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_58_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_57_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[57]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_57_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_56_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[56]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_56_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_55_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[55]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_55_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_54_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[54]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_54_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_53_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[53]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_53_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_52_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[52]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_52_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_51_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[51]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_51_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_50_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[50]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_50_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_49_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[49]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_49_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_48_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[48]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_48_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_47_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[47]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_47_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_46_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[46]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_46_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_45_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[45]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_45_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_44_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[44]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_44_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_43_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[43]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_43_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_42_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[42]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_42_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_41_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[41]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_41_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_40_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[40]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_40_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_39_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[39]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_39_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_38_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[38]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_38_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_37_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[37]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_37_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_36_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[36]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_36_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_35_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[35]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_35_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_34_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[34]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_34_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_33_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[33]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_33_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_32_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[32]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22511_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_32_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_31_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[31]),
    .D(main_sdram_slave_p1_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_31_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_30_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[30]),
    .D(main_sdram_slave_p1_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_30_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_29_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[29]),
    .D(main_sdram_slave_p1_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_29_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_28_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[28]),
    .D(main_sdram_slave_p1_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_28_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_27_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[27]),
    .D(main_sdram_slave_p1_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_27_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_26_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[26]),
    .D(main_sdram_slave_p1_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_26_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_25_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[25]),
    .D(main_sdram_slave_p1_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_25_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_24_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[24]),
    .D(main_sdram_slave_p1_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_24_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_23_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[23]),
    .D(main_sdram_slave_p1_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_23_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_22_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[22]),
    .D(main_sdram_slave_p1_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_22_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_21_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[21]),
    .D(main_sdram_slave_p1_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_21_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_20_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[20]),
    .D(main_sdram_slave_p1_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_20_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_19_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[19]),
    .D(main_sdram_slave_p1_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_19_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_18_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[18]),
    .D(main_sdram_slave_p1_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_18_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_17_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[17]),
    .D(main_sdram_slave_p1_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_17_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_16_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[16]),
    .D(main_sdram_slave_p1_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_16_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_15_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[15]),
    .D(main_sdram_slave_p0_rddata[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_15_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_14_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[14]),
    .D(main_sdram_slave_p0_rddata[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_14_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_13_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[13]),
    .D(main_sdram_slave_p0_rddata[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_13_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_12_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[12]),
    .D(main_sdram_slave_p0_rddata[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_12_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_11_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[11]),
    .D(main_sdram_slave_p0_rddata[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_11_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_10_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[10]),
    .D(main_sdram_slave_p0_rddata[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_10_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_9_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[9]),
    .D(main_sdram_slave_p0_rddata[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_9_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_8_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[8]),
    .D(main_sdram_slave_p0_rddata[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_8_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_7_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[7]),
    .D(main_sdram_slave_p0_rddata[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_7_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_6_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[6]),
    .D(main_sdram_slave_p0_rddata[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_6_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_5_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[5]),
    .D(main_sdram_slave_p0_rddata[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_5_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_4_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[4]),
    .D(main_sdram_slave_p0_rddata[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_4_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_3_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[3]),
    .D(main_sdram_slave_p0_rddata[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_3_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_2_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[2]),
    .D(main_sdram_slave_p0_rddata[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_2_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_1_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[1]),
    .D(main_sdram_slave_p0_rddata[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_1_s0.INIT=1'b0;
  DFFRE main_wishbone_bridge_rdata_converter_converter_source_payload_data_0_s0 (
    .Q(main_wishbone_bridge_rdata_converter_converter_source_payload_data[0]),
    .D(main_sdram_slave_p0_rddata[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n22543_4) 
);
defparam main_wishbone_bridge_rdata_converter_converter_source_payload_data_0_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_13_s0 (
    .Q(main_vfb_dma_res_fifo_produce[13]),
    .D(n22584_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_12_s0 (
    .Q(main_vfb_dma_res_fifo_produce[12]),
    .D(n22585_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_11_s0 (
    .Q(main_vfb_dma_res_fifo_produce[11]),
    .D(n22586_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_10_s0 (
    .Q(main_vfb_dma_res_fifo_produce[10]),
    .D(n22587_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_9_s0 (
    .Q(main_vfb_dma_res_fifo_produce[9]),
    .D(n22588_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_8_s0 (
    .Q(main_vfb_dma_res_fifo_produce[8]),
    .D(n22589_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_7_s0 (
    .Q(main_vfb_dma_res_fifo_produce[7]),
    .D(n22590_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_6_s0 (
    .Q(main_vfb_dma_res_fifo_produce[6]),
    .D(n22591_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_5_s0 (
    .Q(main_vfb_dma_res_fifo_produce[5]),
    .D(n22592_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_4_s0 (
    .Q(main_vfb_dma_res_fifo_produce[4]),
    .D(n22593_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_3_s0 (
    .Q(main_vfb_dma_res_fifo_produce[3]),
    .D(n22594_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_2_s0 (
    .Q(main_vfb_dma_res_fifo_produce[2]),
    .D(n22595_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_1_s0 (
    .Q(main_vfb_dma_res_fifo_produce[1]),
    .D(n22596_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_produce_0_s0 (
    .Q(main_vfb_dma_res_fifo_produce[0]),
    .D(n22597_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_wrport_we) 
);
defparam main_vfb_dma_res_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_13_s0 (
    .Q(main_vfb_dma_res_fifo_consume[13]),
    .D(n22613_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_12_s0 (
    .Q(main_vfb_dma_res_fifo_consume[12]),
    .D(n22614_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_10_s0 (
    .Q(main_vfb_dma_res_fifo_consume[10]),
    .D(n22616_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_9_s0 (
    .Q(main_vfb_dma_res_fifo_consume[9]),
    .D(n22617_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_8_s0 (
    .Q(main_vfb_dma_res_fifo_consume[8]),
    .D(n22618_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_6_s0 (
    .Q(main_vfb_dma_res_fifo_consume[6]),
    .D(n22620_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_5_s0 (
    .Q(main_vfb_dma_res_fifo_consume[5]),
    .D(n22621_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_3_s0 (
    .Q(main_vfb_dma_res_fifo_consume[3]),
    .D(n22623_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_2_s0 (
    .Q(main_vfb_dma_res_fifo_consume[2]),
    .D(n22624_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_do_read) 
);
defparam main_vfb_dma_res_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_13_s0 (
    .Q(main_vfb_dma_fifo_produce[13]),
    .D(n22724_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_12_s0 (
    .Q(main_vfb_dma_fifo_produce[12]),
    .D(n22725_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_11_s0 (
    .Q(main_vfb_dma_fifo_produce[11]),
    .D(n22726_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_10_s0 (
    .Q(main_vfb_dma_fifo_produce[10]),
    .D(n22727_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_9_s0 (
    .Q(main_vfb_dma_fifo_produce[9]),
    .D(n22728_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_8_s0 (
    .Q(main_vfb_dma_fifo_produce[8]),
    .D(n22729_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_7_s0 (
    .Q(main_vfb_dma_fifo_produce[7]),
    .D(n22730_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_6_s0 (
    .Q(main_vfb_dma_fifo_produce[6]),
    .D(n22731_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_5_s0 (
    .Q(main_vfb_dma_fifo_produce[5]),
    .D(n22732_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_4_s0 (
    .Q(main_vfb_dma_fifo_produce[4]),
    .D(n22733_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_3_s0 (
    .Q(main_vfb_dma_fifo_produce[3]),
    .D(n22734_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_2_s0 (
    .Q(main_vfb_dma_fifo_produce[2]),
    .D(n22735_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_1_s0 (
    .Q(main_vfb_dma_fifo_produce[1]),
    .D(n22736_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_wrport_we) 
);
defparam main_vfb_dma_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_13_s0 (
    .Q(main_vfb_dma_fifo_consume[13]),
    .D(n22753_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_13_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_12_s0 (
    .Q(main_vfb_dma_fifo_consume[12]),
    .D(n22754_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_12_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_11_s0 (
    .Q(main_vfb_dma_fifo_consume[11]),
    .D(n22755_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_11_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_10_s0 (
    .Q(main_vfb_dma_fifo_consume[10]),
    .D(n22756_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_10_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_9_s0 (
    .Q(main_vfb_dma_fifo_consume[9]),
    .D(n22757_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_9_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_8_s0 (
    .Q(main_vfb_dma_fifo_consume[8]),
    .D(n22758_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_8_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_7_s0 (
    .Q(main_vfb_dma_fifo_consume[7]),
    .D(n22759_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_7_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_6_s0 (
    .Q(main_vfb_dma_fifo_consume[6]),
    .D(n22760_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_6_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_5_s0 (
    .Q(main_vfb_dma_fifo_consume[5]),
    .D(n22761_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_5_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_4_s0 (
    .Q(main_vfb_dma_fifo_consume[4]),
    .D(n22762_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_4_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_3_s0 (
    .Q(main_vfb_dma_fifo_consume[3]),
    .D(n22763_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_2_s0 (
    .Q(main_vfb_dma_fifo_consume[2]),
    .D(n22764_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_1_s0 (
    .Q(main_vfb_dma_fifo_consume[1]),
    .D(n22765_1),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_consume_0_s0 (
    .Q(main_vfb_dma_fifo_consume[0]),
    .D(n22766_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_syncfifo_re) 
);
defparam main_vfb_dma_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_22_s0 (
    .Q(main_vfb_litedramdmareader_offset[22]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[22]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_22_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_21_s0 (
    .Q(main_vfb_litedramdmareader_offset[21]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[21]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_21_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_20_s0 (
    .Q(main_vfb_litedramdmareader_offset[20]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[20]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_20_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_19_s0 (
    .Q(main_vfb_litedramdmareader_offset[19]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[19]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_19_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_18_s0 (
    .Q(main_vfb_litedramdmareader_offset[18]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[18]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_18_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_17_s0 (
    .Q(main_vfb_litedramdmareader_offset[17]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[17]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_17_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_16_s0 (
    .Q(main_vfb_litedramdmareader_offset[16]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[16]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_16_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_15_s0 (
    .Q(main_vfb_litedramdmareader_offset[15]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[15]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_15_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_14_s0 (
    .Q(main_vfb_litedramdmareader_offset[14]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[14]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_14_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_13_s0 (
    .Q(main_vfb_litedramdmareader_offset[13]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[13]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_13_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_12_s0 (
    .Q(main_vfb_litedramdmareader_offset[12]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[12]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_12_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_11_s0 (
    .Q(main_vfb_litedramdmareader_offset[11]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[11]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_11_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_10_s0 (
    .Q(main_vfb_litedramdmareader_offset[10]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[10]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_10_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_9_s0 (
    .Q(main_vfb_litedramdmareader_offset[9]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[9]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_9_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_8_s0 (
    .Q(main_vfb_litedramdmareader_offset[8]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[8]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_8_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_7_s0 (
    .Q(main_vfb_litedramdmareader_offset[7]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[7]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_7_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_6_s0 (
    .Q(main_vfb_litedramdmareader_offset[6]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[6]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_6_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_5_s0 (
    .Q(main_vfb_litedramdmareader_offset[5]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[5]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_5_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_4_s0 (
    .Q(main_vfb_litedramdmareader_offset[4]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[4]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_4_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_3_s0 (
    .Q(main_vfb_litedramdmareader_offset[3]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[3]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_3_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_2_s0 (
    .Q(main_vfb_litedramdmareader_offset[2]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[2]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_2_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_1_s0 (
    .Q(main_vfb_litedramdmareader_offset[1]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[1]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_1_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_offset_0_s0 (
    .Q(main_vfb_litedramdmareader_offset[0]),
    .D(main_vfb_litedramdmareader_offset_litedramdmareader_next_value[0]),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce) 
);
defparam main_vfb_litedramdmareader_offset_0_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_binary_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q_binary[2]),
    .D(n14513_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_cdc_cdc_graycounter0_ce) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_binary_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_binary_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q_binary[1]),
    .D(n14514_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_cdc_cdc_graycounter0_ce) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_binary_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_binary_0_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q_binary[0]),
    .D(n14515_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_cdc_cdc_graycounter0_ce) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_binary_0_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_2_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q[2]),
    .D(main_vfb_cdc_cdc_graycounter0_q_next_binary[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_2_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_1_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q[1]),
    .D(main_vfb_cdc_cdc_graycounter0_q_next[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_1_s0.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter0_q_0_s0 (
    .Q(main_vfb_cdc_cdc_graycounter0_q[0]),
    .D(main_vfb_cdc_cdc_graycounter0_q_next[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter0_q_0_s0.INIT=1'b0;
  DFFRE clk_divider1_15_s0 (
    .Q(clk_divider1[15]),
    .D(n22909_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_15_s0.INIT=1'b0;
  DFFRE clk_divider1_14_s0 (
    .Q(clk_divider1[14]),
    .D(n22910_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_14_s0.INIT=1'b0;
  DFFRE clk_divider1_13_s0 (
    .Q(clk_divider1[13]),
    .D(n22911_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_13_s0.INIT=1'b0;
  DFFRE clk_divider1_12_s0 (
    .Q(clk_divider1[12]),
    .D(n22912_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_12_s0.INIT=1'b0;
  DFFRE clk_divider1_11_s0 (
    .Q(clk_divider1[11]),
    .D(n22913_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_11_s0.INIT=1'b0;
  DFFRE clk_divider1_10_s0 (
    .Q(clk_divider1[10]),
    .D(n22914_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_10_s0.INIT=1'b0;
  DFFRE clk_divider1_9_s0 (
    .Q(clk_divider1[9]),
    .D(n22915_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_9_s0.INIT=1'b0;
  DFFRE clk_divider1_8_s0 (
    .Q(clk_divider1[8]),
    .D(n22916_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_8_s0.INIT=1'b0;
  DFFRE clk_divider1_7_s0 (
    .Q(clk_divider1[7]),
    .D(n22917_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_7_s0.INIT=1'b0;
  DFFRE clk_divider1_6_s0 (
    .Q(clk_divider1[6]),
    .D(n22918_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_6_s0.INIT=1'b0;
  DFFRE clk_divider1_5_s0 (
    .Q(clk_divider1[5]),
    .D(n22919_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_5_s0.INIT=1'b0;
  DFFRE clk_divider1_4_s0 (
    .Q(clk_divider1[4]),
    .D(n22920_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_4_s0.INIT=1'b0;
  DFFRE clk_divider1_3_s0 (
    .Q(clk_divider1[3]),
    .D(n22921_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_3_s0.INIT=1'b0;
  DFFRE clk_divider1_2_s0 (
    .Q(clk_divider1[2]),
    .D(n22922_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_2_s0.INIT=1'b0;
  DFFRE clk_divider1_1_s0 (
    .Q(clk_divider1[1]),
    .D(n22923_1),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_1_s0.INIT=1'b0;
  DFFRE clk_divider1_0_s0 (
    .Q(clk_divider1[0]),
    .D(n22924_6),
    .CLK(main_clkout0),
    .RESET(n35301_3),
    .CE(VCC) 
);
defparam clk_divider1_0_s0.INIT=1'b0;
  DFFRE spisdcard_cs_n_s2 (
    .Q(spisdcard_cs_n_d),
    .D(n25891_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
  DFFRE self_7_s0 (
    .Q(self[7]),
    .D(mosi_storage[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_7_s0.INIT=1'b0;
  DFFRE self_6_s0 (
    .Q(self[6]),
    .D(mosi_storage[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_6_s0.INIT=1'b0;
  DFFRE self_5_s0 (
    .Q(self[5]),
    .D(mosi_storage[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_5_s0.INIT=1'b0;
  DFFRE self_4_s0 (
    .Q(self[4]),
    .D(mosi_storage[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_4_s0.INIT=1'b0;
  DFFRE self_3_s0 (
    .Q(self[3]),
    .D(mosi_storage[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_3_s0.INIT=1'b0;
  DFFRE self_2_s0 (
    .Q(self[2]),
    .D(mosi_storage[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_2_s0.INIT=1'b0;
  DFFRE self_1_s0 (
    .Q(self[1]),
    .D(mosi_storage[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_1_s0.INIT=1'b0;
  DFFRE self_0_s0 (
    .Q(self[0]),
    .D(mosi_storage[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_latch) 
);
defparam self_0_s0.INIT=1'b0;
  DFFRE spisdcard_mosi_s2 (
    .Q(spisdcard_mosi_d),
    .D(builder_sync_f_self),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n35031_4) 
);
  DFFRE miso_data_7_s0 (
    .Q(miso_data[7]),
    .D(miso_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_7_s0.INIT=1'b0;
  DFFRE miso_data_6_s0 (
    .Q(miso_data[6]),
    .D(miso_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_6_s0.INIT=1'b0;
  DFFRE miso_data_5_s0 (
    .Q(miso_data[5]),
    .D(miso_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_5_s0.INIT=1'b0;
  DFFRE miso_data_4_s0 (
    .Q(miso_data[4]),
    .D(miso_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_4_s0.INIT=1'b0;
  DFFRE miso_data_3_s0 (
    .Q(miso_data[3]),
    .D(miso_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_3_s0.INIT=1'b0;
  DFFRE miso_data_2_s0 (
    .Q(miso_data[2]),
    .D(miso_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_2_s0.INIT=1'b0;
  DFFRE miso_data_1_s0 (
    .Q(miso_data[1]),
    .D(miso_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_1_s0.INIT=1'b0;
  DFFRE miso_data_0_s0 (
    .Q(miso_data[0]),
    .D(n22984_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(clk_rise) 
);
defparam miso_data_0_s0.INIT=1'b0;
  DFFRE miso_7_s0 (
    .Q(miso[7]),
    .D(miso_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_7_s0.INIT=1'b0;
  DFFRE miso_6_s0 (
    .Q(miso[6]),
    .D(miso_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_6_s0.INIT=1'b0;
  DFFRE miso_5_s0 (
    .Q(miso[5]),
    .D(miso_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_5_s0.INIT=1'b0;
  DFFRE miso_4_s0 (
    .Q(miso[4]),
    .D(miso_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_4_s0.INIT=1'b0;
  DFFRE miso_3_s0 (
    .Q(miso[3]),
    .D(miso_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_3_s0.INIT=1'b0;
  DFFRE miso_2_s0 (
    .Q(miso[2]),
    .D(miso_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_2_s0.INIT=1'b0;
  DFFRE miso_1_s0 (
    .Q(miso[1]),
    .D(miso_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_1_s0.INIT=1'b0;
  DFFRE miso_0_s0 (
    .Q(miso[0]),
    .D(miso_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(miso_latch) 
);
defparam miso_0_s0.INIT=1'b0;
  DFFRE count_2_s0 (
    .Q(count[2]),
    .D(count_spimaster_next_value[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(count_spimaster_next_value_ce_15) 
);
defparam count_2_s0.INIT=1'b0;
  DFFRE count_1_s0 (
    .Q(count[1]),
    .D(count_spimaster_next_value[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(count_spimaster_next_value_ce_15) 
);
defparam count_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilite2csr_state_2_s0 (
    .Q(builder_basesoc_axilite2csr_state[2]),
    .D(builder_basesoc_axilite2csr_next_state_2_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilite2csr_state_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilite2csr_state_1_s0 (
    .Q(builder_basesoc_axilite2csr_state[1]),
    .D(builder_basesoc_axilite2csr_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilite2csr_state_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_axilite2csr_state_0_s0 (
    .Q(builder_basesoc_axilite2csr_state[0]),
    .D(builder_basesoc_axilite2csr_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_axilite2csr_state_0_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_13_s0 (
    .Q(builder_basesoc_port_adr_reg[13]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_adr_reg_axilite2csr_next_value_ce0) 
);
defparam builder_basesoc_port_adr_reg_13_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_31_s0 (
    .Q(builder_basesoc_port_dat_r_latched[31]),
    .D(builder_csr_interconnect_dat_r[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_31_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_30_s0 (
    .Q(builder_basesoc_port_dat_r_latched[30]),
    .D(builder_csr_interconnect_dat_r[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_30_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_29_s0 (
    .Q(builder_basesoc_port_dat_r_latched[29]),
    .D(builder_csr_interconnect_dat_r[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_29_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_28_s0 (
    .Q(builder_basesoc_port_dat_r_latched[28]),
    .D(builder_csr_interconnect_dat_r[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_28_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_27_s0 (
    .Q(builder_basesoc_port_dat_r_latched[27]),
    .D(builder_csr_interconnect_dat_r[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_27_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_26_s0 (
    .Q(builder_basesoc_port_dat_r_latched[26]),
    .D(builder_csr_interconnect_dat_r[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_26_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_25_s0 (
    .Q(builder_basesoc_port_dat_r_latched[25]),
    .D(builder_csr_interconnect_dat_r[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_25_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_24_s0 (
    .Q(builder_basesoc_port_dat_r_latched[24]),
    .D(builder_csr_interconnect_dat_r[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_24_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_23_s0 (
    .Q(builder_basesoc_port_dat_r_latched[23]),
    .D(builder_csr_interconnect_dat_r[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_23_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_22_s0 (
    .Q(builder_basesoc_port_dat_r_latched[22]),
    .D(builder_csr_interconnect_dat_r[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_22_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_21_s0 (
    .Q(builder_basesoc_port_dat_r_latched[21]),
    .D(builder_csr_interconnect_dat_r[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_21_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_20_s0 (
    .Q(builder_basesoc_port_dat_r_latched[20]),
    .D(builder_csr_interconnect_dat_r[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_20_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_19_s0 (
    .Q(builder_basesoc_port_dat_r_latched[19]),
    .D(builder_csr_interconnect_dat_r[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_19_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_18_s0 (
    .Q(builder_basesoc_port_dat_r_latched[18]),
    .D(builder_csr_interconnect_dat_r[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_18_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_17_s0 (
    .Q(builder_basesoc_port_dat_r_latched[17]),
    .D(builder_csr_interconnect_dat_r[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_17_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_16_s0 (
    .Q(builder_basesoc_port_dat_r_latched[16]),
    .D(builder_csr_interconnect_dat_r[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_16_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_15_s0 (
    .Q(builder_basesoc_port_dat_r_latched[15]),
    .D(builder_csr_interconnect_dat_r[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_15_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_14_s0 (
    .Q(builder_basesoc_port_dat_r_latched[14]),
    .D(builder_csr_interconnect_dat_r[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_14_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_13_s0 (
    .Q(builder_basesoc_port_dat_r_latched[13]),
    .D(builder_csr_interconnect_dat_r[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_13_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_12_s0 (
    .Q(builder_basesoc_port_dat_r_latched[12]),
    .D(builder_csr_interconnect_dat_r[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_12_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_11_s0 (
    .Q(builder_basesoc_port_dat_r_latched[11]),
    .D(builder_csr_interconnect_dat_r[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_11_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_10_s0 (
    .Q(builder_basesoc_port_dat_r_latched[10]),
    .D(builder_csr_interconnect_dat_r[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_10_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_9_s0 (
    .Q(builder_basesoc_port_dat_r_latched[9]),
    .D(builder_csr_interconnect_dat_r[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_9_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_8_s0 (
    .Q(builder_basesoc_port_dat_r_latched[8]),
    .D(builder_csr_interconnect_dat_r[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_8_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_7_s0 (
    .Q(builder_basesoc_port_dat_r_latched[7]),
    .D(builder_csr_interconnect_dat_r[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_7_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_6_s0 (
    .Q(builder_basesoc_port_dat_r_latched[6]),
    .D(builder_csr_interconnect_dat_r[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_6_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_5_s0 (
    .Q(builder_basesoc_port_dat_r_latched[5]),
    .D(builder_csr_interconnect_dat_r[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_5_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_4_s0 (
    .Q(builder_basesoc_port_dat_r_latched[4]),
    .D(builder_csr_interconnect_dat_r[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_4_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_3_s0 (
    .Q(builder_basesoc_port_dat_r_latched[3]),
    .D(builder_csr_interconnect_dat_r[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_3_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_2_s0 (
    .Q(builder_basesoc_port_dat_r_latched[2]),
    .D(builder_csr_interconnect_dat_r[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_2_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_1_s0 (
    .Q(builder_basesoc_port_dat_r_latched[1]),
    .D(builder_csr_interconnect_dat_r[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_1_s0.INIT=1'b0;
  DFFRE builder_basesoc_port_dat_r_latched_0_s0 (
    .Q(builder_basesoc_port_dat_r_latched[0]),
    .D(builder_csr_interconnect_dat_r[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_port_dat_r_latched_axilite2csr_next_value_ce1) 
);
defparam builder_basesoc_port_dat_r_latched_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .D(n23058_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .D(n23060_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .D(n23062_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .D(n23064_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .D(n23066_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .D(n23068_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .D(n23070_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .D(n23072_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .D(n23074_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .D(n23076_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .D(n23078_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .D(n23080_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .D(n23082_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .D(n23084_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .D(n23086_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .D(n23088_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .D(n23090_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .D(n23092_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .D(n23094_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .D(n23096_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .D(n23098_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .D(n23100_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .D(n23102_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .D(n23104_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .D(n23106_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .D(n23108_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .D(n23110_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .D(n23112_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .D(n23114_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .D(n23116_10),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .D(n23117_9),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .D(n23118_9),
    .CLK(main_clkout0),
    .RESET(n23119_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_reset_storage_1_s0 (
    .Q(main_reset_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_reset0_re) 
);
defparam main_reset_storage_1_s0.INIT=1'b0;
  DFFRE main_reset_storage_0_s0 (
    .Q(main_reset_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_reset0_re) 
);
defparam main_reset_storage_0_s0.INIT=1'b0;
  DFFRE main_reset_re_s0 (
    .Q(main_reset_re),
    .D(builder_csr_bankarray_csrbank0_reset0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_reset_re_s0.INIT=1'b0;
  DFFRE main_scratch_storage_31_s0 (
    .Q(main_scratch_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_31_s0.INIT=1'b0;
  DFFRE main_scratch_storage_30_s0 (
    .Q(main_scratch_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_30_s0.INIT=1'b0;
  DFFRE main_scratch_storage_29_s0 (
    .Q(main_scratch_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_29_s0.INIT=1'b0;
  DFFSE main_scratch_storage_28_s0 (
    .Q(main_scratch_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_28_s0.INIT=1'b1;
  DFFRE main_scratch_storage_27_s0 (
    .Q(main_scratch_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_27_s0.INIT=1'b0;
  DFFRE main_scratch_storage_26_s0 (
    .Q(main_scratch_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_26_s0.INIT=1'b0;
  DFFSE main_scratch_storage_25_s0 (
    .Q(main_scratch_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_25_s0.INIT=1'b1;
  DFFRE main_scratch_storage_24_s0 (
    .Q(main_scratch_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_24_s0.INIT=1'b0;
  DFFRE main_scratch_storage_23_s0 (
    .Q(main_scratch_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_23_s0.INIT=1'b0;
  DFFRE main_scratch_storage_22_s0 (
    .Q(main_scratch_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_22_s0.INIT=1'b0;
  DFFSE main_scratch_storage_21_s0 (
    .Q(main_scratch_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_21_s0.INIT=1'b1;
  DFFSE main_scratch_storage_20_s0 (
    .Q(main_scratch_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_20_s0.INIT=1'b1;
  DFFRE main_scratch_storage_19_s0 (
    .Q(main_scratch_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_19_s0.INIT=1'b0;
  DFFSE main_scratch_storage_18_s0 (
    .Q(main_scratch_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_18_s0.INIT=1'b1;
  DFFRE main_scratch_storage_17_s0 (
    .Q(main_scratch_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_17_s0.INIT=1'b0;
  DFFRE main_scratch_storage_16_s0 (
    .Q(main_scratch_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_16_s0.INIT=1'b0;
  DFFRE main_scratch_storage_15_s0 (
    .Q(main_scratch_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_15_s0.INIT=1'b0;
  DFFSE main_scratch_storage_14_s0 (
    .Q(main_scratch_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_14_s0.INIT=1'b1;
  DFFRE main_scratch_storage_13_s0 (
    .Q(main_scratch_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_13_s0.INIT=1'b0;
  DFFSE main_scratch_storage_12_s0 (
    .Q(main_scratch_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_12_s0.INIT=1'b1;
  DFFRE main_scratch_storage_11_s0 (
    .Q(main_scratch_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_11_s0.INIT=1'b0;
  DFFSE main_scratch_storage_10_s0 (
    .Q(main_scratch_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_10_s0.INIT=1'b1;
  DFFSE main_scratch_storage_9_s0 (
    .Q(main_scratch_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_9_s0.INIT=1'b1;
  DFFRE main_scratch_storage_8_s0 (
    .Q(main_scratch_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_8_s0.INIT=1'b0;
  DFFRE main_scratch_storage_7_s0 (
    .Q(main_scratch_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_7_s0.INIT=1'b0;
  DFFSE main_scratch_storage_6_s0 (
    .Q(main_scratch_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_6_s0.INIT=1'b1;
  DFFSE main_scratch_storage_5_s0 (
    .Q(main_scratch_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_5_s0.INIT=1'b1;
  DFFSE main_scratch_storage_4_s0 (
    .Q(main_scratch_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_4_s0.INIT=1'b1;
  DFFSE main_scratch_storage_3_s0 (
    .Q(main_scratch_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_3_s0.INIT=1'b1;
  DFFRE main_scratch_storage_2_s0 (
    .Q(main_scratch_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_2_s0.INIT=1'b0;
  DFFRE main_scratch_storage_1_s0 (
    .Q(main_scratch_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_1_s0.INIT=1'b0;
  DFFRE main_scratch_storage_0_s0 (
    .Q(main_scratch_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re) 
);
defparam main_scratch_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .D(joypad_out_load_d),
    .CLK(main_clkout0),
    .RESET(n23191_10),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .D(n23190_10),
    .CLK(main_clkout0),
    .RESET(n23192_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_gpio_gpio_out_storage_1_s0 (
    .Q(joypad_out_load_d),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_out0_re) 
);
defparam main_gpio_gpio_out_storage_1_s0.INIT=1'b0;
  DFFRE main_gpio_gpio_out_storage_0_s0 (
    .Q(joypad_out_clk_d),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank1_out0_re) 
);
defparam main_gpio_gpio_out_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_sel_r_s0 (
    .Q(builder_csr_bankarray_sel_r),
    .D(builder_csr_bankarray_sel),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_csr_bankarray_sel_r_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .D(main_leds_storage[5]),
    .CLK(main_clkout0),
    .RESET(n23203_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .D(main_leds_storage[4]),
    .CLK(main_clkout0),
    .RESET(n23203_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .D(main_leds_storage[3]),
    .CLK(main_clkout0),
    .RESET(n23203_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .D(main_leds_storage[2]),
    .CLK(main_clkout0),
    .RESET(n23203_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .D(main_leds_storage[1]),
    .CLK(main_clkout0),
    .RESET(n23203_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .D(main_leds_storage[0]),
    .CLK(main_clkout0),
    .RESET(n23203_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_leds_storage_5_s0 (
    .Q(main_leds_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_leds_storage_5_s0.INIT=1'b0;
  DFFRE main_leds_storage_4_s0 (
    .Q(main_leds_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_leds_storage_4_s0.INIT=1'b0;
  DFFRE main_leds_storage_3_s0 (
    .Q(main_leds_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_leds_storage_3_s0.INIT=1'b0;
  DFFRE main_leds_storage_2_s0 (
    .Q(main_leds_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_leds_storage_2_s0.INIT=1'b0;
  DFFRE main_leds_storage_1_s0 (
    .Q(main_leds_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_leds_storage_1_s0.INIT=1'b0;
  DFFRE main_leds_storage_0_s0 (
    .Q(main_leds_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank2_out0_re) 
);
defparam main_leds_storage_0_s0.INIT=1'b0;
  DFFRE main_leds_re_s0 (
    .Q(main_leds_re),
    .D(builder_csr_bankarray_csrbank2_out0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_leds_re_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[15]),
    .D(n23252_10),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[14]),
    .D(n23254_10),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[13]),
    .D(n23256_10),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[12]),
    .D(n23258_12),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[11]),
    .D(n23260_12),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[10]),
    .D(n23262_12),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[9]),
    .D(n23264_12),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[8]),
    .D(n23266_12),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .D(n23268_14),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .D(n23270_14),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .D(n23272_14),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .D(n23274_14),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .D(n23276_15),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .D(n23278_15),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .D(n23280_17),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .D(n23282_17),
    .CLK(main_clkout0),
    .RESET(n23283_9),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_sdram_storage_3_s0 (
    .Q(main_sdram_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_sdram_storage_3_s0.INIT=1'b0;
  DFFRE main_sdram_storage_2_s0 (
    .Q(main_sdram_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_sdram_storage_2_s0.INIT=1'b0;
  DFFRE main_sdram_storage_1_s0 (
    .Q(main_sdram_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_sdram_storage_1_s0.INIT=1'b0;
  DFFSE main_sdram_storage_0_s0 (
    .Q(main_sdram_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_control0_re) 
);
defparam main_sdram_storage_0_s0.INIT=1'b1;
  DFFRE main_sdram_phaseinjector0_command_storage_7_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_7_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_6_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_6_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_5_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_5_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_4_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_4_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_3_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_3_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_2_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_2_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_1_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_1_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_command_storage_0_s0 (
    .Q(main_sdram_phaseinjector0_command_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) 
);
defparam main_sdram_phaseinjector0_command_storage_0_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_7_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_7_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_6_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_6_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_5_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_5_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_4_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_4_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_3_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_3_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_2_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_2_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_1_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_1_s0.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_command_storage_0_s0 (
    .Q(main_sdram_phaseinjector1_command_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) 
);
defparam main_sdram_phaseinjector1_command_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[16]),
    .D(cs_storage[16]),
    .CLK(main_clkout0),
    .RESET(n23430_10),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[15]),
    .D(n23400_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[14]),
    .D(n23402_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[13]),
    .D(n23404_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[12]),
    .D(n23406_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[11]),
    .D(n23408_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[10]),
    .D(n23410_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[9]),
    .D(n23412_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[8]),
    .D(n23414_9),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .D(n23416_11),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .D(n23418_11),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .D(n23420_11),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .D(n23422_11),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .D(n23424_11),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .D(n23426_11),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .D(n23428_13),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .D(n23429_13),
    .CLK(main_clkout0),
    .RESET(n23431_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE control_storage_15_s0 (
    .Q(control_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_15_s0.INIT=1'b0;
  DFFRE control_storage_14_s0 (
    .Q(control_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_14_s0.INIT=1'b0;
  DFFRE control_storage_13_s0 (
    .Q(control_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_13_s0.INIT=1'b0;
  DFFRE control_storage_12_s0 (
    .Q(control_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_12_s0.INIT=1'b0;
  DFFRE control_storage_11_s0 (
    .Q(control_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_11_s0.INIT=1'b0;
  DFFRE control_storage_10_s0 (
    .Q(control_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_10_s0.INIT=1'b0;
  DFFRE control_storage_9_s0 (
    .Q(control_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_9_s0.INIT=1'b0;
  DFFRE control_storage_8_s0 (
    .Q(control_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_8_s0.INIT=1'b0;
  DFFRE control_storage_7_s0 (
    .Q(control_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_7_s0.INIT=1'b0;
  DFFRE control_storage_6_s0 (
    .Q(control_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_6_s0.INIT=1'b0;
  DFFRE control_storage_5_s0 (
    .Q(control_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_5_s0.INIT=1'b0;
  DFFRE control_storage_4_s0 (
    .Q(control_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_4_s0.INIT=1'b0;
  DFFRE control_storage_3_s0 (
    .Q(control_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_3_s0.INIT=1'b0;
  DFFRE control_storage_2_s0 (
    .Q(control_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_2_s0.INIT=1'b0;
  DFFRE control_storage_1_s0 (
    .Q(control_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_1_s0.INIT=1'b0;
  DFFRE control_storage_0_s0 (
    .Q(control_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_control0_re) 
);
defparam control_storage_0_s0.INIT=1'b0;
  DFFRE control_re_s0 (
    .Q(control_re),
    .D(builder_csr_bankarray_csrbank4_control0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam control_re_s0.INIT=1'b0;
  DFFRE cs_storage_16_s0 (
    .Q(cs_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_16_s0.INIT=1'b0;
  DFFRE cs_storage_15_s0 (
    .Q(cs_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_15_s0.INIT=1'b0;
  DFFRE cs_storage_14_s0 (
    .Q(cs_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_14_s0.INIT=1'b0;
  DFFRE cs_storage_13_s0 (
    .Q(cs_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_13_s0.INIT=1'b0;
  DFFRE cs_storage_12_s0 (
    .Q(cs_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_12_s0.INIT=1'b0;
  DFFRE cs_storage_11_s0 (
    .Q(cs_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_11_s0.INIT=1'b0;
  DFFRE cs_storage_10_s0 (
    .Q(cs_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_10_s0.INIT=1'b0;
  DFFRE cs_storage_9_s0 (
    .Q(cs_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_9_s0.INIT=1'b0;
  DFFRE cs_storage_8_s0 (
    .Q(cs_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_8_s0.INIT=1'b0;
  DFFRE cs_storage_7_s0 (
    .Q(cs_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_7_s0.INIT=1'b0;
  DFFRE cs_storage_6_s0 (
    .Q(cs_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_6_s0.INIT=1'b0;
  DFFRE cs_storage_5_s0 (
    .Q(cs_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_5_s0.INIT=1'b0;
  DFFRE cs_storage_4_s0 (
    .Q(cs_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_4_s0.INIT=1'b0;
  DFFRE cs_storage_3_s0 (
    .Q(cs_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_3_s0.INIT=1'b0;
  DFFRE cs_storage_2_s0 (
    .Q(cs_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_2_s0.INIT=1'b0;
  DFFRE cs_storage_1_s0 (
    .Q(cs_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_1_s0.INIT=1'b0;
  DFFSE cs_storage_0_s0 (
    .Q(cs_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_cs0_re) 
);
defparam cs_storage_0_s0.INIT=1'b1;
  DFFRE loopback_storage_s0 (
    .Q(loopback_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_loopback0_re) 
);
defparam loopback_storage_s0.INIT=1'b0;
  DFFRE storage_15_s0 (
    .Q(storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_15_s0.INIT=1'b0;
  DFFRE storage_14_s0 (
    .Q(storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_14_s0.INIT=1'b0;
  DFFRE storage_13_s0 (
    .Q(storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_13_s0.INIT=1'b0;
  DFFRE storage_12_s0 (
    .Q(storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_12_s0.INIT=1'b0;
  DFFRE storage_11_s0 (
    .Q(storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_11_s0.INIT=1'b0;
  DFFRE storage_10_s0 (
    .Q(storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_10_s0.INIT=1'b0;
  DFFRE storage_9_s0 (
    .Q(storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_9_s0.INIT=1'b0;
  DFFRE storage_8_s0 (
    .Q(storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_8_s0.INIT=1'b0;
  DFFRE storage_7_s0 (
    .Q(storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_7_s0.INIT=1'b0;
  DFFSE storage_6_s0 (
    .Q(storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_6_s0.INIT=1'b1;
  DFFSE storage_5_s0 (
    .Q(storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_5_s0.INIT=1'b1;
  DFFSE storage_4_s0 (
    .Q(storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_4_s0.INIT=1'b1;
  DFFSE storage_3_s0 (
    .Q(storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_3_s0.INIT=1'b1;
  DFFSE storage_2_s0 (
    .Q(storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_2_s0.INIT=1'b1;
  DFFRE storage_1_s0 (
    .Q(storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_1_s0.INIT=1'b0;
  DFFSE storage_0_s0 (
    .Q(storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank4_clk_divider0_re) 
);
defparam storage_0_s0.INIT=1'b1;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[31]),
    .D(n23527_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[30]),
    .D(n23529_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[29]),
    .D(n23531_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[28]),
    .D(n23533_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[27]),
    .D(n23535_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[26]),
    .D(n23537_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[25]),
    .D(n23539_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[24]),
    .D(n23541_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[23]),
    .D(n23543_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[22]),
    .D(n23545_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[21]),
    .D(n23547_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[20]),
    .D(n23549_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[19]),
    .D(n23551_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[18]),
    .D(n23553_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[17]),
    .D(n23555_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[16]),
    .D(n23557_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[15]),
    .D(n23559_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[14]),
    .D(n23561_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[13]),
    .D(n23563_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[12]),
    .D(n23565_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[11]),
    .D(n23567_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[10]),
    .D(n23569_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[9]),
    .D(n23571_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[8]),
    .D(n23573_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[7]),
    .D(n23575_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[6]),
    .D(n23577_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .D(n23579_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .D(n23581_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .D(n23583_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .D(n23585_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .D(n23587_9),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .D(n23588_14),
    .CLK(main_clkout0),
    .RESET(n23589_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_31_s0 (
    .Q(main_timer_load_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_31_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_30_s0 (
    .Q(main_timer_load_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_30_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_29_s0 (
    .Q(main_timer_load_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_29_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_28_s0 (
    .Q(main_timer_load_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_28_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_27_s0 (
    .Q(main_timer_load_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_27_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_26_s0 (
    .Q(main_timer_load_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_26_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_25_s0 (
    .Q(main_timer_load_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_25_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_24_s0 (
    .Q(main_timer_load_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_24_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_23_s0 (
    .Q(main_timer_load_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_23_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_22_s0 (
    .Q(main_timer_load_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_22_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_21_s0 (
    .Q(main_timer_load_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_21_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_20_s0 (
    .Q(main_timer_load_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_20_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_19_s0 (
    .Q(main_timer_load_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_19_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_18_s0 (
    .Q(main_timer_load_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_18_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_17_s0 (
    .Q(main_timer_load_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_17_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_16_s0 (
    .Q(main_timer_load_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_16_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_15_s0 (
    .Q(main_timer_load_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_15_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_14_s0 (
    .Q(main_timer_load_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_14_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_13_s0 (
    .Q(main_timer_load_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_13_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_12_s0 (
    .Q(main_timer_load_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_12_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_11_s0 (
    .Q(main_timer_load_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_11_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_10_s0 (
    .Q(main_timer_load_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_10_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_9_s0 (
    .Q(main_timer_load_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_9_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_8_s0 (
    .Q(main_timer_load_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_8_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_7_s0 (
    .Q(main_timer_load_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_7_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_6_s0 (
    .Q(main_timer_load_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_6_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_5_s0 (
    .Q(main_timer_load_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_5_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_4_s0 (
    .Q(main_timer_load_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_4_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_3_s0 (
    .Q(main_timer_load_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_3_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_2_s0 (
    .Q(main_timer_load_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_2_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_1_s0 (
    .Q(main_timer_load_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_1_s0.INIT=1'b0;
  DFFRE main_timer_load_storage_0_s0 (
    .Q(main_timer_load_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_load0_re) 
);
defparam main_timer_load_storage_0_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_31_s0 (
    .Q(main_timer_reload_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_31_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_30_s0 (
    .Q(main_timer_reload_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_30_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_29_s0 (
    .Q(main_timer_reload_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_29_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_28_s0 (
    .Q(main_timer_reload_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_28_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_27_s0 (
    .Q(main_timer_reload_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_27_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_26_s0 (
    .Q(main_timer_reload_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_26_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_25_s0 (
    .Q(main_timer_reload_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_25_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_24_s0 (
    .Q(main_timer_reload_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_24_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_23_s0 (
    .Q(main_timer_reload_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_23_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_22_s0 (
    .Q(main_timer_reload_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_22_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_21_s0 (
    .Q(main_timer_reload_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_21_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_20_s0 (
    .Q(main_timer_reload_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_20_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_19_s0 (
    .Q(main_timer_reload_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_19_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_18_s0 (
    .Q(main_timer_reload_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_18_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_17_s0 (
    .Q(main_timer_reload_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_17_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_16_s0 (
    .Q(main_timer_reload_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_16_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_15_s0 (
    .Q(main_timer_reload_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_15_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_14_s0 (
    .Q(main_timer_reload_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_14_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_13_s0 (
    .Q(main_timer_reload_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_13_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_12_s0 (
    .Q(main_timer_reload_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_12_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_11_s0 (
    .Q(main_timer_reload_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_11_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_10_s0 (
    .Q(main_timer_reload_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_10_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_9_s0 (
    .Q(main_timer_reload_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_9_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_8_s0 (
    .Q(main_timer_reload_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_8_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_7_s0 (
    .Q(main_timer_reload_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_7_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_6_s0 (
    .Q(main_timer_reload_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_6_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_5_s0 (
    .Q(main_timer_reload_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_5_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_4_s0 (
    .Q(main_timer_reload_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_4_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_3_s0 (
    .Q(main_timer_reload_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_3_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_2_s0 (
    .Q(main_timer_reload_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_2_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_1_s0 (
    .Q(main_timer_reload_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_1_s0.INIT=1'b0;
  DFFRE main_timer_reload_storage_0_s0 (
    .Q(main_timer_reload_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_reload0_re) 
);
defparam main_timer_reload_storage_0_s0.INIT=1'b0;
  DFFRE main_timer_en_storage_s0 (
    .Q(main_timer_en_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_en0_re) 
);
defparam main_timer_en_storage_s0.INIT=1'b0;
  DFFRE main_timer_update_value_storage_s0 (
    .Q(main_timer_update_value_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_update_value0_re) 
);
defparam main_timer_update_value_storage_s0.INIT=1'b0;
  DFFRE main_timer_update_value_re_s0 (
    .Q(main_timer_update_value_re),
    .D(builder_csr_bankarray_csrbank5_update_value0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_update_value_re_s0.INIT=1'b0;
  DFFRE main_timer_pending_r_s0 (
    .Q(main_timer_pending_r),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_ev_pending_re) 
);
defparam main_timer_pending_r_s0.INIT=1'b0;
  DFFRE main_timer_pending_re_s0 (
    .Q(main_timer_pending_re),
    .D(builder_csr_bankarray_csrbank5_ev_pending_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_timer_pending_re_s0.INIT=1'b0;
  DFFRE main_timer_enable_storage_s0 (
    .Q(main_timer_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank5_ev_enable0_re) 
);
defparam main_timer_enable_storage_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .D(storage_2_dat1[7]),
    .CLK(main_clkout0),
    .RESET(n23719_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .D(storage_2_dat1[6]),
    .CLK(main_clkout0),
    .RESET(n23719_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .D(storage_2_dat1[5]),
    .CLK(main_clkout0),
    .RESET(n23719_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .D(storage_2_dat1[4]),
    .CLK(main_clkout0),
    .RESET(n23719_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .D(storage_2_dat1[3]),
    .CLK(main_clkout0),
    .RESET(n23719_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .D(storage_2_dat1[2]),
    .CLK(main_clkout0),
    .RESET(n23719_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .D(n23717_10),
    .CLK(main_clkout0),
    .RESET(n23725_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .D(n23718_16),
    .CLK(main_clkout0),
    .RESET(n23725_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_uart_pending_r_1_s0 (
    .Q(main_uart_pending_r[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_ev_pending_re) 
);
defparam main_uart_pending_r_1_s0.INIT=1'b0;
  DFFRE main_uart_pending_r_0_s0 (
    .Q(main_uart_pending_r[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_ev_pending_re) 
);
defparam main_uart_pending_r_0_s0.INIT=1'b0;
  DFFRE main_uart_pending_re_s0 (
    .Q(main_uart_pending_re),
    .D(builder_csr_bankarray_csrbank6_ev_pending_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_uart_pending_re_s0.INIT=1'b0;
  DFFRE main_uart_enable_storage_1_s0 (
    .Q(main_uart_enable_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_ev_enable0_re) 
);
defparam main_uart_enable_storage_1_s0.INIT=1'b0;
  DFFRE main_uart_enable_storage_0_s0 (
    .Q(main_uart_enable_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank6_ev_enable0_re) 
);
defparam main_uart_enable_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[31]),
    .D(n23746_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[30]),
    .D(n23748_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[29]),
    .D(n23750_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[28]),
    .D(n23752_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[27]),
    .D(n23754_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[26]),
    .D(n23756_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[25]),
    .D(n23758_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[24]),
    .D(n23760_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[23]),
    .D(n23762_12),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[22]),
    .D(n23764_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[21]),
    .D(n23766_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[20]),
    .D(n23768_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[19]),
    .D(n23770_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[18]),
    .D(n23772_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[17]),
    .D(n23774_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[16]),
    .D(n23776_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[15]),
    .D(n23778_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[14]),
    .D(n23780_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[13]),
    .D(n23782_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[12]),
    .D(n23784_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[11]),
    .D(n23786_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[10]),
    .D(n23788_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[9]),
    .D(n23790_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[8]),
    .D(n23792_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[7]),
    .D(n23794_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[6]),
    .D(n23796_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[5]),
    .D(n23798_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[4]),
    .D(n23800_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[3]),
    .D(n23802_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[2]),
    .D(n23804_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[1]),
    .D(n23806_9),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface7_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface7_bank_bus_dat_r[0]),
    .D(n23807_13),
    .CLK(main_clkout0),
    .RESET(n23808_7),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface7_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_31_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_31_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_base_storage_30_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_30_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_base_storage_29_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_29_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_28_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_28_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_27_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_27_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_26_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_26_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_25_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_25_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_24_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_24_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_base_storage_23_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_23_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_base_storage_22_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_22_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_base_storage_21_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_21_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_20_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_20_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_19_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_19_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_18_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_18_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_17_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_17_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_16_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_16_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_15_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_15_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_14_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_14_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_13_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_13_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_12_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_12_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_11_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_11_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_10_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_10_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_9_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_9_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_8_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_8_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_7_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_7_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_6_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_6_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_5_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_5_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_4_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_4_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_3_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_3_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_2_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_2_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_1_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_1_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_base_storage_0_s0 (
    .Q(main_vfb_litedramdmareader_base_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_base0_re) 
);
defparam main_vfb_litedramdmareader_base_storage_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_31_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_31_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_30_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_30_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_29_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_29_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_28_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_28_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_27_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_27_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_26_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_26_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_25_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_25_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_24_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_24_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_23_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_23_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_22_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_22_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_21_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_21_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_length_storage_20_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_20_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_length_storage_19_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_19_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_length_storage_18_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_18_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_17_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_17_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_16_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_16_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_length_storage_15_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_15_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_length_storage_14_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_14_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_13_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_13_s0.INIT=1'b1;
  DFFSE main_vfb_litedramdmareader_length_storage_12_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_12_s0.INIT=1'b1;
  DFFRE main_vfb_litedramdmareader_length_storage_11_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_11_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_10_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_10_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_9_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_9_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_8_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_8_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_7_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_7_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_6_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_6_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_5_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_5_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_4_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_4_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_3_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_3_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_2_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_2_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_1_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_1_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_length_storage_0_s0 (
    .Q(main_vfb_litedramdmareader_length_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_length0_re) 
);
defparam main_vfb_litedramdmareader_length_storage_0_s0.INIT=1'b0;
  DFFRE main_vfb_litedramdmareader_enable_storage_s0 (
    .Q(main_vfb_litedramdmareader_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_enable0_re) 
);
defparam main_vfb_litedramdmareader_enable_storage_s0.INIT=1'b0;
  DFFSE main_vfb_litedramdmareader_loop_storage_s0 (
    .Q(main_vfb_litedramdmareader_loop_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank7_dma_loop0_re) 
);
defparam main_vfb_litedramdmareader_loop_storage_s0.INIT=1'b1;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[11]),
    .D(n23930_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[10]),
    .D(n23932_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[9]),
    .D(n23934_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[8]),
    .D(n23936_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[7]),
    .D(n23938_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[6]),
    .D(n23940_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[5]),
    .D(n23942_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[4]),
    .D(n23944_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[3]),
    .D(n23946_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[2]),
    .D(n23948_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[1]),
    .D(n23950_14),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface8_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface8_bank_bus_dat_r[0]),
    .D(n23951_15),
    .CLK(main_clkout0),
    .RESET(n23952_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface8_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFSE main_vtg_enable_storage_s0 (
    .Q(main_vtg_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_enable0_re) 
);
defparam main_vtg_enable_storage_s0.INIT=1'b1;
  DFFRE main_vtg_hres_storage_11_s0 (
    .Q(main_vtg_hres_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_10_s0 (
    .Q(main_vtg_hres_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_hres_storage_9_s0 (
    .Q(main_vtg_hres_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_9_s0.INIT=1'b1;
  DFFSE main_vtg_hres_storage_8_s0 (
    .Q(main_vtg_hres_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_8_s0.INIT=1'b1;
  DFFRE main_vtg_hres_storage_7_s0 (
    .Q(main_vtg_hres_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_7_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_6_s0 (
    .Q(main_vtg_hres_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_6_s0.INIT=1'b0;
  DFFSE main_vtg_hres_storage_5_s0 (
    .Q(main_vtg_hres_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_5_s0.INIT=1'b1;
  DFFRE main_vtg_hres_storage_4_s0 (
    .Q(main_vtg_hres_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_4_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_3_s0 (
    .Q(main_vtg_hres_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_2_s0 (
    .Q(main_vtg_hres_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_2_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_1_s0 (
    .Q(main_vtg_hres_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_1_s0.INIT=1'b0;
  DFFRE main_vtg_hres_storage_0_s0 (
    .Q(main_vtg_hres_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hres0_re) 
);
defparam main_vtg_hres_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_start_storage_11_s0 (
    .Q(main_vtg_hsync_start_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_start_storage_10_s0 (
    .Q(main_vtg_hsync_start_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_start_storage_9_s0 (
    .Q(main_vtg_hsync_start_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_9_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_8_s0 (
    .Q(main_vtg_hsync_start_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_7_s0 (
    .Q(main_vtg_hsync_start_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_6_s0 (
    .Q(main_vtg_hsync_start_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_5_s0 (
    .Q(main_vtg_hsync_start_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_start_storage_4_s0 (
    .Q(main_vtg_hsync_start_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_hsync_start_storage_3_s0 (
    .Q(main_vtg_hsync_start_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_start_storage_2_s0 (
    .Q(main_vtg_hsync_start_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_2_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_start_storage_1_s0 (
    .Q(main_vtg_hsync_start_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_1_s0.INIT=1'b1;
  DFFRE main_vtg_hsync_start_storage_0_s0 (
    .Q(main_vtg_hsync_start_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_start0_re) 
);
defparam main_vtg_hsync_start_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_end_storage_11_s0 (
    .Q(main_vtg_hsync_end_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_end_storage_10_s0 (
    .Q(main_vtg_hsync_end_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_end_storage_9_s0 (
    .Q(main_vtg_hsync_end_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_9_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_8_s0 (
    .Q(main_vtg_hsync_end_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_7_s0 (
    .Q(main_vtg_hsync_end_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_6_s0 (
    .Q(main_vtg_hsync_end_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_5_s0 (
    .Q(main_vtg_hsync_end_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_4_s0 (
    .Q(main_vtg_hsync_end_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_hsync_end_storage_3_s0 (
    .Q(main_vtg_hsync_end_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_hsync_end_storage_2_s0 (
    .Q(main_vtg_hsync_end_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_2_s0.INIT=1'b0;
  DFFSE main_vtg_hsync_end_storage_1_s0 (
    .Q(main_vtg_hsync_end_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_1_s0.INIT=1'b1;
  DFFSE main_vtg_hsync_end_storage_0_s0 (
    .Q(main_vtg_hsync_end_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hsync_end0_re) 
);
defparam main_vtg_hsync_end_storage_0_s0.INIT=1'b1;
  DFFRE main_vtg_hscan_storage_11_s0 (
    .Q(main_vtg_hscan_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_11_s0.INIT=1'b0;
  DFFSE main_vtg_hscan_storage_10_s0 (
    .Q(main_vtg_hscan_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_10_s0.INIT=1'b1;
  DFFRE main_vtg_hscan_storage_9_s0 (
    .Q(main_vtg_hscan_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_9_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_8_s0 (
    .Q(main_vtg_hscan_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_8_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_7_s0 (
    .Q(main_vtg_hscan_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_7_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_6_s0 (
    .Q(main_vtg_hscan_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_6_s0.INIT=1'b0;
  DFFRE main_vtg_hscan_storage_5_s0 (
    .Q(main_vtg_hscan_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_5_s0.INIT=1'b0;
  DFFSE main_vtg_hscan_storage_4_s0 (
    .Q(main_vtg_hscan_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_4_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_3_s0 (
    .Q(main_vtg_hscan_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_3_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_2_s0 (
    .Q(main_vtg_hscan_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_2_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_1_s0 (
    .Q(main_vtg_hscan_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_1_s0.INIT=1'b1;
  DFFSE main_vtg_hscan_storage_0_s0 (
    .Q(main_vtg_hscan_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_hscan0_re) 
);
defparam main_vtg_hscan_storage_0_s0.INIT=1'b1;
  DFFRE main_vtg_vres_storage_11_s0 (
    .Q(main_vtg_vres_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_10_s0 (
    .Q(main_vtg_vres_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_10_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_9_s0 (
    .Q(main_vtg_vres_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_9_s0.INIT=1'b0;
  DFFSE main_vtg_vres_storage_8_s0 (
    .Q(main_vtg_vres_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_vres_storage_7_s0 (
    .Q(main_vtg_vres_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_vres_storage_6_s0 (
    .Q(main_vtg_vres_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_vres_storage_5_s0 (
    .Q(main_vtg_vres_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_5_s0.INIT=1'b1;
  DFFRE main_vtg_vres_storage_4_s0 (
    .Q(main_vtg_vres_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_4_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_3_s0 (
    .Q(main_vtg_vres_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_3_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_2_s0 (
    .Q(main_vtg_vres_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_2_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_1_s0 (
    .Q(main_vtg_vres_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_1_s0.INIT=1'b0;
  DFFRE main_vtg_vres_storage_0_s0 (
    .Q(main_vtg_vres_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vres0_re) 
);
defparam main_vtg_vres_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_start_storage_11_s0 (
    .Q(main_vtg_vsync_start_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_start_storage_10_s0 (
    .Q(main_vtg_vsync_start_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_10_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_start_storage_9_s0 (
    .Q(main_vtg_vsync_start_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_9_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_start_storage_8_s0 (
    .Q(main_vtg_vsync_start_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_7_s0 (
    .Q(main_vtg_vsync_start_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_6_s0 (
    .Q(main_vtg_vsync_start_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_5_s0 (
    .Q(main_vtg_vsync_start_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_4_s0 (
    .Q(main_vtg_vsync_start_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_vsync_start_storage_3_s0 (
    .Q(main_vtg_vsync_start_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_3_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_start_storage_2_s0 (
    .Q(main_vtg_vsync_start_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_2_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_start_storage_1_s0 (
    .Q(main_vtg_vsync_start_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_1_s0.INIT=1'b1;
  DFFRE main_vtg_vsync_start_storage_0_s0 (
    .Q(main_vtg_vsync_start_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_start0_re) 
);
defparam main_vtg_vsync_start_storage_0_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_end_storage_11_s0 (
    .Q(main_vtg_vsync_end_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_end_storage_10_s0 (
    .Q(main_vtg_vsync_end_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_10_s0.INIT=1'b0;
  DFFRE main_vtg_vsync_end_storage_9_s0 (
    .Q(main_vtg_vsync_end_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_9_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_end_storage_8_s0 (
    .Q(main_vtg_vsync_end_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_8_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_7_s0 (
    .Q(main_vtg_vsync_end_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_7_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_6_s0 (
    .Q(main_vtg_vsync_end_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_6_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_5_s0 (
    .Q(main_vtg_vsync_end_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_5_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_4_s0 (
    .Q(main_vtg_vsync_end_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_4_s0.INIT=1'b1;
  DFFRE main_vtg_vsync_end_storage_3_s0 (
    .Q(main_vtg_vsync_end_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_3_s0.INIT=1'b0;
  DFFSE main_vtg_vsync_end_storage_2_s0 (
    .Q(main_vtg_vsync_end_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_2_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_1_s0 (
    .Q(main_vtg_vsync_end_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_1_s0.INIT=1'b1;
  DFFSE main_vtg_vsync_end_storage_0_s0 (
    .Q(main_vtg_vsync_end_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vsync_end0_re) 
);
defparam main_vtg_vsync_end_storage_0_s0.INIT=1'b1;
  DFFRE main_vtg_vscan_storage_11_s0 (
    .Q(main_vtg_vscan_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_11_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_10_s0 (
    .Q(main_vtg_vscan_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_10_s0.INIT=1'b0;
  DFFSE main_vtg_vscan_storage_9_s0 (
    .Q(main_vtg_vscan_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_9_s0.INIT=1'b1;
  DFFRE main_vtg_vscan_storage_8_s0 (
    .Q(main_vtg_vscan_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_8_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_7_s0 (
    .Q(main_vtg_vscan_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_7_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_6_s0 (
    .Q(main_vtg_vscan_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_6_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_5_s0 (
    .Q(main_vtg_vscan_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_5_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_4_s0 (
    .Q(main_vtg_vscan_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_4_s0.INIT=1'b0;
  DFFSE main_vtg_vscan_storage_3_s0 (
    .Q(main_vtg_vscan_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_3_s0.INIT=1'b1;
  DFFSE main_vtg_vscan_storage_2_s0 (
    .Q(main_vtg_vscan_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .SET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_2_s0.INIT=1'b1;
  DFFRE main_vtg_vscan_storage_1_s0 (
    .Q(main_vtg_vscan_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_1_s0.INIT=1'b0;
  DFFRE main_vtg_vscan_storage_0_s0 (
    .Q(main_vtg_vscan_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank8_vscan0_re) 
);
defparam main_vtg_vscan_storage_0_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[31]),
    .D(n24076_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[30]),
    .D(n24078_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[29]),
    .D(n24080_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[28]),
    .D(n24082_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[27]),
    .D(n24084_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[26]),
    .D(n24086_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[25]),
    .D(n24088_10),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[24]),
    .D(n24090_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[23]),
    .D(n24092_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[22]),
    .D(n24094_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[21]),
    .D(n24096_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[20]),
    .D(n24098_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[19]),
    .D(n24100_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[18]),
    .D(n24102_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[17]),
    .D(n24104_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[16]),
    .D(n24106_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[15]),
    .D(n24108_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[14]),
    .D(n24110_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[13]),
    .D(n24112_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[12]),
    .D(n24114_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[11]),
    .D(n24116_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[10]),
    .D(n24118_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[9]),
    .D(n24120_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[8]),
    .D(n24122_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[7]),
    .D(n24124_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[6]),
    .D(n24126_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[5]),
    .D(n24128_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[4]),
    .D(n24130_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[3]),
    .D(n24132_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[2]),
    .D(n24134_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[1]),
    .D(n24136_9),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFRE builder_csr_bankarray_interface9_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface9_bank_bus_dat_r[0]),
    .D(n24137_12),
    .CLK(main_clkout0),
    .RESET(n24138_6),
    .CE(VCC) 
);
defparam builder_csr_bankarray_interface9_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_24_s0 (
    .Q(main_watchdog_control_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_24_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_23_s0 (
    .Q(main_watchdog_control_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_23_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_22_s0 (
    .Q(main_watchdog_control_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_22_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_21_s0 (
    .Q(main_watchdog_control_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_21_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_20_s0 (
    .Q(main_watchdog_control_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_20_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_19_s0 (
    .Q(main_watchdog_control_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_19_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_18_s0 (
    .Q(main_watchdog_control_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_18_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_17_s0 (
    .Q(main_watchdog_control_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_17_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_16_s0 (
    .Q(main_watchdog_control_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_16_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_15_s0 (
    .Q(main_watchdog_control_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_15_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_14_s0 (
    .Q(main_watchdog_control_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_14_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_13_s0 (
    .Q(main_watchdog_control_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_13_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_12_s0 (
    .Q(main_watchdog_control_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_12_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_11_s0 (
    .Q(main_watchdog_control_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_11_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_10_s0 (
    .Q(main_watchdog_control_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_10_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_9_s0 (
    .Q(main_watchdog_control_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_9_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_8_s0 (
    .Q(main_watchdog_control_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_8_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_7_s0 (
    .Q(main_watchdog_control_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_7_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_6_s0 (
    .Q(main_watchdog_control_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_6_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_5_s0 (
    .Q(main_watchdog_control_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_5_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_4_s0 (
    .Q(main_watchdog_control_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_4_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_3_s0 (
    .Q(main_watchdog_control_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_3_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_2_s0 (
    .Q(main_watchdog_control_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_2_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_1_s0 (
    .Q(main_watchdog_control_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_1_s0.INIT=1'b0;
  DFFRE main_watchdog_control_storage_0_s0 (
    .Q(main_watchdog_control_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_control0_re) 
);
defparam main_watchdog_control_storage_0_s0.INIT=1'b0;
  DFFRE main_watchdog_control_re_s0 (
    .Q(main_watchdog_control_re),
    .D(builder_csr_bankarray_csrbank9_control0_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_watchdog_control_re_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_31_s0 (
    .Q(main_watchdog_cycles_storage[31]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[31]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_31_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_30_s0 (
    .Q(main_watchdog_cycles_storage[30]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[30]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_30_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_29_s0 (
    .Q(main_watchdog_cycles_storage[29]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[29]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_29_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_28_s0 (
    .Q(main_watchdog_cycles_storage[28]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[28]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_28_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_27_s0 (
    .Q(main_watchdog_cycles_storage[27]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[27]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_27_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_26_s0 (
    .Q(main_watchdog_cycles_storage[26]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[26]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_26_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_25_s0 (
    .Q(main_watchdog_cycles_storage[25]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[25]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_25_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_24_s0 (
    .Q(main_watchdog_cycles_storage[24]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[24]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_24_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_23_s0 (
    .Q(main_watchdog_cycles_storage[23]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[23]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_23_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_22_s0 (
    .Q(main_watchdog_cycles_storage[22]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[22]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_22_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_21_s0 (
    .Q(main_watchdog_cycles_storage[21]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[21]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_21_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_20_s0 (
    .Q(main_watchdog_cycles_storage[20]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[20]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_20_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_19_s0 (
    .Q(main_watchdog_cycles_storage[19]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[19]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_19_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_18_s0 (
    .Q(main_watchdog_cycles_storage[18]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[18]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_18_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_17_s0 (
    .Q(main_watchdog_cycles_storage[17]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[17]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_17_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_16_s0 (
    .Q(main_watchdog_cycles_storage[16]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[16]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_16_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_15_s0 (
    .Q(main_watchdog_cycles_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[15]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_15_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_14_s0 (
    .Q(main_watchdog_cycles_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[14]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_14_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_13_s0 (
    .Q(main_watchdog_cycles_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[13]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_13_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_12_s0 (
    .Q(main_watchdog_cycles_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[12]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_12_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_11_s0 (
    .Q(main_watchdog_cycles_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[11]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_11_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_10_s0 (
    .Q(main_watchdog_cycles_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[10]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_10_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_9_s0 (
    .Q(main_watchdog_cycles_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[9]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_9_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_8_s0 (
    .Q(main_watchdog_cycles_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[8]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_8_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_7_s0 (
    .Q(main_watchdog_cycles_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[7]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_7_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_6_s0 (
    .Q(main_watchdog_cycles_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[6]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_6_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_5_s0 (
    .Q(main_watchdog_cycles_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[5]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_5_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_4_s0 (
    .Q(main_watchdog_cycles_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[4]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_4_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_3_s0 (
    .Q(main_watchdog_cycles_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[3]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_3_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_2_s0 (
    .Q(main_watchdog_cycles_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[2]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_2_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_1_s0 (
    .Q(main_watchdog_cycles_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_1_s0.INIT=1'b0;
  DFFRE main_watchdog_cycles_storage_0_s0 (
    .Q(main_watchdog_cycles_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_cycles0_re) 
);
defparam main_watchdog_cycles_storage_0_s0.INIT=1'b0;
  DFFRE main_watchdog_pending_r_s0 (
    .Q(main_watchdog_pending_r),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_ev_pending_re) 
);
defparam main_watchdog_pending_r_s0.INIT=1'b0;
  DFFRE main_watchdog_pending_re_s0 (
    .Q(main_watchdog_pending_re),
    .D(builder_csr_bankarray_csrbank9_ev_pending_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_watchdog_pending_re_s0.INIT=1'b0;
  DFFRE main_watchdog_enable_storage_s0 (
    .Q(main_watchdog_enable_storage),
    .D(builder_basesoc_axiliteinterface_w_payload_data[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_csr_bankarray_csrbank9_ev_enable0_re) 
);
defparam main_watchdog_enable_storage_s0.INIT=1'b0;
  DFFRE builder_multiregimpl0_regs0_s0 (
    .Q(builder_multiregimpl0_regs0),
    .D(serial_rx_d),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl0_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl0_regs1_s0 (
    .Q(builder_multiregimpl0_regs1),
    .D(builder_multiregimpl0_regs0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl0_regs1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs0_2_s0 (
    .Q(builder_multiregimpl11_regs0[2]),
    .D(main_vfb_cdc_cdc_graycounter1_q[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs0_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs0_1_s0 (
    .Q(builder_multiregimpl11_regs0[1]),
    .D(main_vfb_cdc_cdc_graycounter1_q[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs0_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs0_0_s0 (
    .Q(builder_multiregimpl11_regs0[0]),
    .D(main_vfb_cdc_cdc_graycounter1_q[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs0_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs1_2_s0 (
    .Q(builder_multiregimpl11_regs1[2]),
    .D(builder_multiregimpl11_regs0[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs1_2_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs1_1_s0 (
    .Q(builder_multiregimpl11_regs1[1]),
    .D(builder_multiregimpl11_regs0[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs1_1_s0.INIT=1'b0;
  DFFRE builder_multiregimpl11_regs1_0_s0 (
    .Q(builder_multiregimpl11_regs1[0]),
    .D(builder_multiregimpl11_regs0[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl11_regs1_0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl13_regs0_s0 (
    .Q(builder_multiregimpl13_regs0),
    .D(joypad_in_data_d),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl13_regs0_s0.INIT=1'b0;
  DFFRE builder_multiregimpl13_regs1_s0 (
    .Q(builder_multiregimpl13_regs1),
    .D(builder_multiregimpl13_regs0),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam builder_multiregimpl13_regs1_s0.INIT=1'b0;
  DFFRE main_phase_sys2x_s0 (
    .Q(main_phase_sys2x),
    .D(n28869_5),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_phase_sys2x_s0.INIT=1'b0;
  DFFRE main_phase_sel_s0 (
    .Q(main_phase_sel),
    .D(n28861_4),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_phase_sel_s0.INIT=1'b0;
  DFFRE main_wr_data_en_d_s0 (
    .Q(main_wr_data_en_d),
    .D(n7824_8),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_wr_data_en_d_s0.INIT=1'b0;
  DFFRE main_rddata_d_15_s0 (
    .Q(main_rddata_d[15]),
    .D(main_full_rate_phy_dfi_p0_rddata[15]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_15_s0.INIT=1'b0;
  DFFRE main_rddata_d_14_s0 (
    .Q(main_rddata_d[14]),
    .D(main_full_rate_phy_dfi_p0_rddata[14]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_14_s0.INIT=1'b0;
  DFFRE main_rddata_d_13_s0 (
    .Q(main_rddata_d[13]),
    .D(main_full_rate_phy_dfi_p0_rddata[13]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_13_s0.INIT=1'b0;
  DFFRE main_rddata_d_12_s0 (
    .Q(main_rddata_d[12]),
    .D(main_full_rate_phy_dfi_p0_rddata[12]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_12_s0.INIT=1'b0;
  DFFRE main_rddata_d_11_s0 (
    .Q(main_rddata_d[11]),
    .D(main_full_rate_phy_dfi_p0_rddata[11]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_11_s0.INIT=1'b0;
  DFFRE main_rddata_d_10_s0 (
    .Q(main_rddata_d[10]),
    .D(main_full_rate_phy_dfi_p0_rddata[10]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_10_s0.INIT=1'b0;
  DFFRE main_rddata_d_9_s0 (
    .Q(main_rddata_d[9]),
    .D(main_full_rate_phy_dfi_p0_rddata[9]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_9_s0.INIT=1'b0;
  DFFRE main_rddata_d_8_s0 (
    .Q(main_rddata_d[8]),
    .D(main_full_rate_phy_dfi_p0_rddata[8]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_8_s0.INIT=1'b0;
  DFFRE main_rddata_d_7_s0 (
    .Q(main_rddata_d[7]),
    .D(main_full_rate_phy_dfi_p0_rddata[7]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_7_s0.INIT=1'b0;
  DFFRE main_rddata_d_6_s0 (
    .Q(main_rddata_d[6]),
    .D(main_full_rate_phy_dfi_p0_rddata[6]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_6_s0.INIT=1'b0;
  DFFRE main_rddata_d_5_s0 (
    .Q(main_rddata_d[5]),
    .D(main_full_rate_phy_dfi_p0_rddata[5]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_5_s0.INIT=1'b0;
  DFFRE main_rddata_d_4_s0 (
    .Q(main_rddata_d[4]),
    .D(main_full_rate_phy_dfi_p0_rddata[4]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_4_s0.INIT=1'b0;
  DFFRE main_rddata_d_3_s0 (
    .Q(main_rddata_d[3]),
    .D(main_full_rate_phy_dfi_p0_rddata[3]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_3_s0.INIT=1'b0;
  DFFRE main_rddata_d_2_s0 (
    .Q(main_rddata_d[2]),
    .D(main_full_rate_phy_dfi_p0_rddata[2]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_2_s0.INIT=1'b0;
  DFFRE main_rddata_d_1_s0 (
    .Q(main_rddata_d[1]),
    .D(main_full_rate_phy_dfi_p0_rddata[1]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_1_s0.INIT=1'b0;
  DFFRE main_rddata_d_0_s0 (
    .Q(main_rddata_d[0]),
    .D(main_full_rate_phy_dfi_p0_rddata[0]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_rddata_d_0_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_rddata_en_2_s0 (
    .Q(main_full_rate_phy_rddata_en[2]),
    .D(main_full_rate_phy_rddata_en[1]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_rddata_en_2_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_rddata_en_1_s0 (
    .Q(main_full_rate_phy_rddata_en[1]),
    .D(main_full_rate_phy_rddata_en[0]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_rddata_en_1_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_rddata_en_0_s0 (
    .Q(main_full_rate_phy_rddata_en[0]),
    .D(main_full_rate_phy_dfi_p0_rddata_en),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_rddata_en_0_s0.INIT=1'b0;
  DFFRE main_full_rate_phy_dfi_p0_rddata_valid_s0 (
    .Q(main_full_rate_phy_dfi_p0_rddata_valid),
    .D(main_full_rate_phy_rddata_en[2]),
    .CLK(main_clkout3),
    .RESET(sys2x_rst),
    .CE(VCC) 
);
defparam main_full_rate_phy_dfi_p0_rddata_valid_s0.INIT=1'b0;
  DFFRE mem_adr0_5_s0 (
    .Q(mem_adr0[5]),
    .D(builder_basesoc_adr[5]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_4_s0 (
    .Q(mem_adr0[4]),
    .D(builder_basesoc_adr[4]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_3_s0 (
    .Q(mem_adr0[3]),
    .D(builder_basesoc_adr[3]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_2_s0 (
    .Q(mem_adr0[2]),
    .D(builder_basesoc_adr[2]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_1_s0 (
    .Q(mem_adr0[1]),
    .D(builder_basesoc_adr[1]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE mem_adr0_0_s0 (
    .Q(mem_adr0[0]),
    .D(builder_basesoc_adr[0]),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_1_dat1_7_s0 (
    .Q(storage_1_dat1[7]),
    .D(n29100_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_6_s0 (
    .Q(storage_1_dat1[6]),
    .D(n29101_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_5_s0 (
    .Q(storage_1_dat1[5]),
    .D(n29102_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_4_s0 (
    .Q(storage_1_dat1[4]),
    .D(n29103_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_3_s0 (
    .Q(storage_1_dat1[3]),
    .D(n29104_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_2_s0 (
    .Q(storage_1_dat1[2]),
    .D(n29105_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_1_s0 (
    .Q(storage_1_dat1[1]),
    .D(n29106_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_1_dat1_0_s0 (
    .Q(storage_1_dat1[0]),
    .D(n29107_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_tx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_7_s0 (
    .Q(storage_2_dat1[7]),
    .D(n29174_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_6_s0 (
    .Q(storage_2_dat1[6]),
    .D(n29175_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_5_s0 (
    .Q(storage_2_dat1[5]),
    .D(n29176_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_4_s0 (
    .Q(storage_2_dat1[4]),
    .D(n29177_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_3_s0 (
    .Q(storage_2_dat1[3]),
    .D(n29178_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_2_s0 (
    .Q(storage_2_dat1[2]),
    .D(n29179_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_1_s0 (
    .Q(storage_2_dat1[1]),
    .D(n29180_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_2_dat1_0_s0 (
    .Q(storage_2_dat1[0]),
    .D(n29181_2),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(main_uart_rx_fifo_syncfifo_re) 
);
  DFFRE storage_9_dat1_33_s0 (
    .Q(storage_9_dat1[33]),
    .D(n29986_4),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_23_s0 (
    .Q(storage_9_dat1[23]),
    .D(n29996_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_22_s0 (
    .Q(storage_9_dat1[22]),
    .D(n29997_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_21_s0 (
    .Q(storage_9_dat1[21]),
    .D(n29998_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_20_s0 (
    .Q(storage_9_dat1[20]),
    .D(n29999_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_19_s0 (
    .Q(storage_9_dat1[19]),
    .D(n30000_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_18_s0 (
    .Q(storage_9_dat1[18]),
    .D(n30001_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_15_s0 (
    .Q(storage_9_dat1[15]),
    .D(n30004_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_14_s0 (
    .Q(storage_9_dat1[14]),
    .D(n30005_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_13_s0 (
    .Q(storage_9_dat1[13]),
    .D(n30006_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_12_s0 (
    .Q(storage_9_dat1[12]),
    .D(n30007_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_11_s0 (
    .Q(storage_9_dat1[11]),
    .D(n30008_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_10_s0 (
    .Q(storage_9_dat1[10]),
    .D(n30009_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_7_s0 (
    .Q(storage_9_dat1[7]),
    .D(n30012_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_6_s0 (
    .Q(storage_9_dat1[6]),
    .D(n30013_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_5_s0 (
    .Q(storage_9_dat1[5]),
    .D(n30014_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_4_s0 (
    .Q(storage_9_dat1[4]),
    .D(n30015_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_3_s0 (
    .Q(storage_9_dat1[3]),
    .D(n30016_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE storage_9_dat1_2_s0 (
    .Q(storage_9_dat1[2]),
    .D(n30017_2),
    .CLK(main_clkout1),
    .RESET(GND),
    .CE(VCC) 
);
  DFFSE main_sdram_dfi_p1_cs_n_s1 (
    .Q(main_sdram_dfi_p1_cs_n),
    .D(sys_rst),
    .CLK(main_clkout0),
    .SET(GND),
    .CE(VCC) 
);
defparam main_sdram_dfi_p1_cs_n_s1.INIT=1'b1;
  DFFRE main_rx_phase_31_s1 (
    .Q(main_rx_phase[31]),
    .D(main_rx_phase_31_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_phase_31_s1.INIT=1'b0;
  DFFRE main_tx_phase_2_s1 (
    .Q(main_tx_phase[2]),
    .D(main_tx_phase_2_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_2_s1.INIT=1'b0;
  DFFRE main_tx_phase_4_s1 (
    .Q(main_tx_phase[4]),
    .D(main_tx_phase_4_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_4_s1.INIT=1'b0;
  DFFRE main_tx_phase_5_s1 (
    .Q(main_tx_phase[5]),
    .D(main_tx_phase_5_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_5_s1.INIT=1'b0;
  DFFRE main_tx_phase_7_s1 (
    .Q(main_tx_phase[7]),
    .D(main_tx_phase_7_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_7_s1.INIT=1'b0;
  DFFRE main_tx_phase_9_s1 (
    .Q(main_tx_phase[9]),
    .D(main_tx_phase_9_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_9_s1.INIT=1'b0;
  DFFRE main_tx_phase_10_s1 (
    .Q(main_tx_phase[10]),
    .D(main_tx_phase_10_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_10_s1.INIT=1'b0;
  DFFRE main_tx_phase_11_s1 (
    .Q(main_tx_phase[11]),
    .D(main_tx_phase_11_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_11_s1.INIT=1'b0;
  DFFRE main_tx_phase_12_s1 (
    .Q(main_tx_phase[12]),
    .D(main_tx_phase_12_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_12_s1.INIT=1'b0;
  DFFRE main_tx_phase_13_s1 (
    .Q(main_tx_phase[13]),
    .D(main_tx_phase_13_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_13_s1.INIT=1'b0;
  DFFRE main_tx_phase_14_s1 (
    .Q(main_tx_phase[14]),
    .D(main_tx_phase_14_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_14_s1.INIT=1'b0;
  DFFRE main_tx_phase_15_s1 (
    .Q(main_tx_phase[15]),
    .D(main_tx_phase_15_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_15_s1.INIT=1'b0;
  DFFRE main_tx_phase_17_s1 (
    .Q(main_tx_phase[17]),
    .D(main_tx_phase_17_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_17_s1.INIT=1'b0;
  DFFRE main_tx_phase_18_s1 (
    .Q(main_tx_phase[18]),
    .D(main_tx_phase_18_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_18_s1.INIT=1'b0;
  DFFRE main_tx_phase_20_s1 (
    .Q(main_tx_phase[20]),
    .D(main_tx_phase_20_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_20_s1.INIT=1'b0;
  DFFRE main_tx_phase_23_s1 (
    .Q(main_tx_phase[23]),
    .D(main_tx_phase_23_9),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_tx_phase_23_s1.INIT=1'b0;
  DFFSE main_por_count_0_s2 (
    .Q(main_por_count[0]),
    .D(n19103_7),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_0_s2.INIT=1'b1;
  DFFSE main_por_count_1_s2 (
    .Q(main_por_count[1]),
    .D(n19102_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_1_s2.INIT=1'b1;
  DFFSE main_por_count_2_s2 (
    .Q(main_por_count[2]),
    .D(n19101_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_2_s2.INIT=1'b1;
  DFFSE main_por_count_3_s2 (
    .Q(main_por_count[3]),
    .D(n19100_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_3_s2.INIT=1'b1;
  DFFSE main_por_count_4_s2 (
    .Q(main_por_count[4]),
    .D(n19099_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_4_s2.INIT=1'b1;
  DFFSE main_por_count_5_s2 (
    .Q(main_por_count[5]),
    .D(n19098_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_5_s2.INIT=1'b1;
  DFFSE main_por_count_6_s2 (
    .Q(main_por_count[6]),
    .D(n19097_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_6_s2.INIT=1'b1;
  DFFSE main_por_count_7_s2 (
    .Q(main_por_count[7]),
    .D(n19096_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_7_s2.INIT=1'b1;
  DFFSE main_por_count_8_s2 (
    .Q(main_por_count[8]),
    .D(n19095_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_8_s2.INIT=1'b1;
  DFFSE main_por_count_9_s2 (
    .Q(main_por_count[9]),
    .D(n19094_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_9_s2.INIT=1'b1;
  DFFSE main_por_count_10_s2 (
    .Q(main_por_count[10]),
    .D(n19093_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_10_s2.INIT=1'b1;
  DFFSE main_por_count_11_s2 (
    .Q(main_por_count[11]),
    .D(n19092_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_11_s2.INIT=1'b1;
  DFFSE main_por_count_12_s2 (
    .Q(main_por_count[12]),
    .D(n19091_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_12_s2.INIT=1'b1;
  DFFSE main_por_count_13_s2 (
    .Q(main_por_count[13]),
    .D(n19090_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_13_s2.INIT=1'b1;
  DFFSE main_por_count_14_s2 (
    .Q(main_por_count[14]),
    .D(n19089_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_14_s2.INIT=1'b1;
  DFFSE main_por_count_15_s2 (
    .Q(main_por_count[15]),
    .D(n19088_2),
    .CLK(clk50_d),
    .SET(GND),
    .CE(main_por_count_15_8) 
);
defparam main_por_count_15_s2.INIT=1'b1;
  DFFRE main_uart_tx_pending_s1 (
    .Q(main_uart_tx_pending),
    .D(n20835_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_pending_8) 
);
defparam main_uart_tx_pending_s1.INIT=1'b0;
  DFFRE main_uart_rx_pending_s1 (
    .Q(main_uart_rx_pending),
    .D(n20839_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_pending_12) 
);
defparam main_uart_rx_pending_s1.INIT=1'b0;
  DFFRE main_uart_tx_fifo_readable_s1 (
    .Q(main_uart_tx_fifo_readable),
    .D(main_uart_tx_fifo_syncfifo_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_readable_10) 
);
defparam main_uart_tx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_uart_tx_fifo_level0_4_s1 (
    .Q(main_uart_tx_fifo_level0[4]),
    .D(n20886_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_level0_4_8) 
);
defparam main_uart_tx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_uart_tx_fifo_level0_3_s1 (
    .Q(main_uart_tx_fifo_level0[3]),
    .D(n20887_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_level0_4_8) 
);
defparam main_uart_tx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_uart_tx_fifo_level0_2_s1 (
    .Q(main_uart_tx_fifo_level0[2]),
    .D(n20888_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_level0_4_8) 
);
defparam main_uart_tx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_uart_tx_fifo_level0_1_s1 (
    .Q(main_uart_tx_fifo_level0[1]),
    .D(n20889_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_level0_4_8) 
);
defparam main_uart_tx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_uart_tx_fifo_level0_0_s1 (
    .Q(main_uart_tx_fifo_level0[0]),
    .D(n20890_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_tx_fifo_level0_4_8) 
);
defparam main_uart_tx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_uart_rx_fifo_readable_s1 (
    .Q(main_uart_rx_fifo_readable),
    .D(main_uart_rx_fifo_syncfifo_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_readable_10) 
);
defparam main_uart_rx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_uart_rx_fifo_level0_4_s1 (
    .Q(main_uart_rx_fifo_level0[4]),
    .D(n20936_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_level0_4_8) 
);
defparam main_uart_rx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_uart_rx_fifo_level0_3_s1 (
    .Q(main_uart_rx_fifo_level0[3]),
    .D(n20937_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_level0_4_8) 
);
defparam main_uart_rx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_uart_rx_fifo_level0_2_s1 (
    .Q(main_uart_rx_fifo_level0[2]),
    .D(n20938_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_level0_4_8) 
);
defparam main_uart_rx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_uart_rx_fifo_level0_1_s1 (
    .Q(main_uart_rx_fifo_level0[1]),
    .D(n20939_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_level0_4_8) 
);
defparam main_uart_rx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_uart_rx_fifo_level0_0_s1 (
    .Q(main_uart_rx_fifo_level0[0]),
    .D(n20940_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_uart_rx_fifo_level0_4_8) 
);
defparam main_uart_rx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_timer_zero_pending_s1 (
    .Q(main_timer_zero_pending),
    .D(n21073_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_timer_zero_pending_8) 
);
defparam main_timer_zero_pending_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_31_s1 (
    .Q(main_watchdog_remaining_status[31]),
    .D(n21142_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_31_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_30_s1 (
    .Q(main_watchdog_remaining_status[30]),
    .D(n21143_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_30_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_29_s1 (
    .Q(main_watchdog_remaining_status[29]),
    .D(n21144_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_29_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_28_s1 (
    .Q(main_watchdog_remaining_status[28]),
    .D(n21145_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_28_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_27_s1 (
    .Q(main_watchdog_remaining_status[27]),
    .D(n21146_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_27_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_26_s1 (
    .Q(main_watchdog_remaining_status[26]),
    .D(n21147_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_26_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_25_s1 (
    .Q(main_watchdog_remaining_status[25]),
    .D(n21148_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_25_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_24_s1 (
    .Q(main_watchdog_remaining_status[24]),
    .D(n21149_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_24_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_23_s1 (
    .Q(main_watchdog_remaining_status[23]),
    .D(n21150_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_23_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_22_s1 (
    .Q(main_watchdog_remaining_status[22]),
    .D(n21151_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_22_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_21_s1 (
    .Q(main_watchdog_remaining_status[21]),
    .D(n21152_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_21_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_20_s1 (
    .Q(main_watchdog_remaining_status[20]),
    .D(n21153_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_20_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_19_s1 (
    .Q(main_watchdog_remaining_status[19]),
    .D(n21154_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_19_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_18_s1 (
    .Q(main_watchdog_remaining_status[18]),
    .D(n21155_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_18_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_17_s1 (
    .Q(main_watchdog_remaining_status[17]),
    .D(n21156_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_17_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_16_s1 (
    .Q(main_watchdog_remaining_status[16]),
    .D(n21157_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_16_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_15_s1 (
    .Q(main_watchdog_remaining_status[15]),
    .D(n21158_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_15_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_14_s1 (
    .Q(main_watchdog_remaining_status[14]),
    .D(n21159_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_14_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_13_s1 (
    .Q(main_watchdog_remaining_status[13]),
    .D(n21160_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_13_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_12_s1 (
    .Q(main_watchdog_remaining_status[12]),
    .D(n21161_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_12_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_11_s1 (
    .Q(main_watchdog_remaining_status[11]),
    .D(n21162_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_11_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_10_s1 (
    .Q(main_watchdog_remaining_status[10]),
    .D(n21163_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_10_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_9_s1 (
    .Q(main_watchdog_remaining_status[9]),
    .D(n21164_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_9_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_8_s1 (
    .Q(main_watchdog_remaining_status[8]),
    .D(n21165_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_8_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_7_s1 (
    .Q(main_watchdog_remaining_status[7]),
    .D(n21166_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_7_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_6_s1 (
    .Q(main_watchdog_remaining_status[6]),
    .D(n21167_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_6_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_5_s1 (
    .Q(main_watchdog_remaining_status[5]),
    .D(n21168_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_5_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_4_s1 (
    .Q(main_watchdog_remaining_status[4]),
    .D(n21169_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_4_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_3_s1 (
    .Q(main_watchdog_remaining_status[3]),
    .D(n21170_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_3_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_2_s1 (
    .Q(main_watchdog_remaining_status[2]),
    .D(n21171_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_2_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_1_s1 (
    .Q(main_watchdog_remaining_status[1]),
    .D(n21172_3),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_1_s1.INIT=1'b0;
  DFFRE main_watchdog_remaining_status_0_s1 (
    .Q(main_watchdog_remaining_status[0]),
    .D(n21173_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_remaining_status_31_10) 
);
defparam main_watchdog_remaining_status_0_s1.INIT=1'b0;
  DFFRE main_watchdog_wdt_pending_s1 (
    .Q(main_watchdog_wdt_pending),
    .D(n21210_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_watchdog_wdt_pending_8) 
);
defparam main_watchdog_wdt_pending_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_2_s1 (
    .Q(main_sdram_bankmachine0_level[2]),
    .D(n21608_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_level_3_16) 
);
defparam main_sdram_bankmachine0_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_twtpcon_count_1_s1 (
    .Q(main_sdram_bankmachine0_twtpcon_count[1]),
    .D(n21645_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_twtpcon_count_1_12) 
);
defparam main_sdram_bankmachine0_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trccon_count_1_s1 (
    .Q(main_sdram_bankmachine0_trccon_count[1]),
    .D(n21658_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_trccon_count_1_12) 
);
defparam main_sdram_bankmachine0_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trascon_count_1_s1 (
    .Q(main_sdram_bankmachine0_trascon_count[1]),
    .D(n21671_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine0_trascon_count_1_10) 
);
defparam main_sdram_bankmachine0_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_2_s1 (
    .Q(main_sdram_bankmachine1_level[2]),
    .D(n21741_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_level_3_14) 
);
defparam main_sdram_bankmachine1_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trccon_count_1_s1 (
    .Q(main_sdram_bankmachine1_trccon_count[1]),
    .D(n21791_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_trccon_count_1_12) 
);
defparam main_sdram_bankmachine1_trccon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trascon_count_1_s1 (
    .Q(main_sdram_bankmachine1_trascon_count[1]),
    .D(n21804_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine1_trascon_count_1_10) 
);
defparam main_sdram_bankmachine1_trascon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_2_s1 (
    .Q(main_sdram_bankmachine2_level[2]),
    .D(n21874_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_level_3_14) 
);
defparam main_sdram_bankmachine2_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_twtpcon_count_1_s1 (
    .Q(main_sdram_bankmachine2_twtpcon_count[1]),
    .D(n21911_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine2_twtpcon_count_1_12) 
);
defparam main_sdram_bankmachine2_twtpcon_count_1_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_3_s1 (
    .Q(main_sdram_bankmachine3_level[3]),
    .D(n22006_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_level_3_13) 
);
defparam main_sdram_bankmachine3_level_3_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_2_s1 (
    .Q(main_sdram_bankmachine3_level[2]),
    .D(n22007_4),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_bankmachine3_level_3_13) 
);
defparam main_sdram_bankmachine3_level_2_s1.INIT=1'b0;
  DFFRE main_sdram_time0_4_s1 (
    .Q(main_sdram_time0[4]),
    .D(n22084_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_12) 
);
defparam main_sdram_time0_4_s1.INIT=1'b0;
  DFFRE main_sdram_time0_3_s1 (
    .Q(main_sdram_time0[3]),
    .D(n22085_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_12) 
);
defparam main_sdram_time0_3_s1.INIT=1'b0;
  DFFRE main_sdram_time0_2_s1 (
    .Q(main_sdram_time0[2]),
    .D(n22086_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_12) 
);
defparam main_sdram_time0_2_s1.INIT=1'b0;
  DFFRE main_sdram_time0_1_s1 (
    .Q(main_sdram_time0[1]),
    .D(n22087_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_12) 
);
defparam main_sdram_time0_1_s1.INIT=1'b0;
  DFFRE main_sdram_time0_0_s1 (
    .Q(main_sdram_time0[0]),
    .D(n22088_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time0_4_12) 
);
defparam main_sdram_time0_0_s1.INIT=1'b0;
  DFFRE main_sdram_time1_3_s1 (
    .Q(main_sdram_time1[3]),
    .D(n22101_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_3_s1.INIT=1'b0;
  DFFRE main_sdram_time1_2_s1 (
    .Q(main_sdram_time1[2]),
    .D(n22102_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_2_s1.INIT=1'b0;
  DFFRE main_sdram_time1_1_s1 (
    .Q(main_sdram_time1[1]),
    .D(n22103_6),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_1_s1.INIT=1'b0;
  DFFRE main_sdram_time1_0_s1 (
    .Q(main_sdram_time1[0]),
    .D(n22104_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_sdram_time1_3_14) 
);
defparam main_sdram_time1_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_litedramnativeportconverter_state_s1 (
    .Q(builder_basesoc_litedramnativeportconverter_state),
    .D(builder_basesoc_litedramnativeportconverter_next_state_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n11702_3) 
);
defparam builder_basesoc_litedramnativeportconverter_state_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_14_s1 (
    .Q(main_vfb_dma_res_fifo_level[14]),
    .D(n22705_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_14_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_13_s1 (
    .Q(main_vfb_dma_res_fifo_level[13]),
    .D(n22706_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_13_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_12_s1 (
    .Q(main_vfb_dma_res_fifo_level[12]),
    .D(n22707_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_12_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_11_s1 (
    .Q(main_vfb_dma_res_fifo_level[11]),
    .D(n22708_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_11_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_10_s1 (
    .Q(main_vfb_dma_res_fifo_level[10]),
    .D(n22709_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_10_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_9_s1 (
    .Q(main_vfb_dma_res_fifo_level[9]),
    .D(n22710_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_9_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_8_s1 (
    .Q(main_vfb_dma_res_fifo_level[8]),
    .D(n22711_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_8_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_7_s1 (
    .Q(main_vfb_dma_res_fifo_level[7]),
    .D(n22712_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_7_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_6_s1 (
    .Q(main_vfb_dma_res_fifo_level[6]),
    .D(n22713_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_6_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_5_s1 (
    .Q(main_vfb_dma_res_fifo_level[5]),
    .D(n22714_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_5_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_4_s1 (
    .Q(main_vfb_dma_res_fifo_level[4]),
    .D(n22715_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_4_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_3_s1 (
    .Q(main_vfb_dma_res_fifo_level[3]),
    .D(n22716_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_3_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_2_s1 (
    .Q(main_vfb_dma_res_fifo_level[2]),
    .D(n22717_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_2_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_1_s1 (
    .Q(main_vfb_dma_res_fifo_level[1]),
    .D(n22718_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_1_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_level_0_s1 (
    .Q(main_vfb_dma_res_fifo_level[0]),
    .D(n22719_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_res_fifo_level_14_8) 
);
defparam main_vfb_dma_res_fifo_level_0_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_readable_s1 (
    .Q(main_vfb_dma_fifo_readable),
    .D(main_vfb_dma_fifo_syncfifo_re),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_readable_8) 
);
defparam main_vfb_dma_fifo_readable_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_14_s1 (
    .Q(main_vfb_dma_fifo_level0[14]),
    .D(n22845_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_14_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_13_s1 (
    .Q(main_vfb_dma_fifo_level0[13]),
    .D(n22846_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_13_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_12_s1 (
    .Q(main_vfb_dma_fifo_level0[12]),
    .D(n22847_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_12_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_11_s1 (
    .Q(main_vfb_dma_fifo_level0[11]),
    .D(n22848_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_11_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_10_s1 (
    .Q(main_vfb_dma_fifo_level0[10]),
    .D(n22849_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_10_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_9_s1 (
    .Q(main_vfb_dma_fifo_level0[9]),
    .D(n22850_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_9_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_8_s1 (
    .Q(main_vfb_dma_fifo_level0[8]),
    .D(n22851_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_8_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_7_s1 (
    .Q(main_vfb_dma_fifo_level0[7]),
    .D(n22852_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_7_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_6_s1 (
    .Q(main_vfb_dma_fifo_level0[6]),
    .D(n22853_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_6_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_5_s1 (
    .Q(main_vfb_dma_fifo_level0[5]),
    .D(n22854_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_5_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_4_s1 (
    .Q(main_vfb_dma_fifo_level0[4]),
    .D(n22855_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_3_s1 (
    .Q(main_vfb_dma_fifo_level0[3]),
    .D(n22856_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_2_s1 (
    .Q(main_vfb_dma_fifo_level0[2]),
    .D(n22857_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_1_s1 (
    .Q(main_vfb_dma_fifo_level0[1]),
    .D(n22858_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_level0_0_s1 (
    .Q(main_vfb_dma_fifo_level0[0]),
    .D(n22859_2),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(main_vfb_dma_fifo_level0_14_10) 
);
defparam main_vfb_dma_fifo_level0_0_s1.INIT=1'b0;
  DFFRE spisdcard_clk_s3 (
    .Q(spisdcard_clk_d),
    .D(n22941_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(spisdcard_clk_9) 
);
defparam spisdcard_clk_s3.INIT=1'b0;
  DFFRE mosi_sel_2_s1 (
    .Q(mosi_sel[2]),
    .D(n22969_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_sel_2_10) 
);
defparam mosi_sel_2_s1.INIT=1'b0;
  DFFRE mosi_sel_1_s1 (
    .Q(mosi_sel[1]),
    .D(n22970_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_sel_2_10) 
);
defparam mosi_sel_1_s1.INIT=1'b0;
  DFFRE mosi_sel_0_s1 (
    .Q(mosi_sel[0]),
    .D(n22971_5),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(mosi_sel_2_10) 
);
defparam mosi_sel_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_spimaster_state_1_s1 (
    .Q(builder_basesoc_spimaster_state[1]),
    .D(builder_basesoc_spimaster_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n14702_3) 
);
defparam builder_basesoc_spimaster_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_spimaster_state_0_s1 (
    .Q(builder_basesoc_spimaster_state[0]),
    .D(builder_basesoc_spimaster_next_state_0_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(n14702_3) 
);
defparam builder_basesoc_spimaster_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_refresher_state_1_s4 (
    .Q(builder_basesoc_refresher_state[1]),
    .D(builder_basesoc_refresher_next_state_1_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_refresher_state_1_11) 
);
defparam builder_basesoc_refresher_state_1_s4.INIT=1'b0;
  DFFRE builder_basesoc_refresher_state_0_s2 (
    .Q(builder_basesoc_refresher_state[0]),
    .D(builder_basesoc_refresher_next_state_0_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_refresher_state_1_11) 
);
defparam builder_basesoc_refresher_state_0_s2.INIT=1'b0;
  DFFRE storage_7_66815_REDUCAREG_G_s (
    .Q(storage_7_66815_REDUCAREG_G_2),
    .D(\storage_7_main_vfb_dma_res_fifo_rdport_dat_r[2]_DOAL_G_0_16 ),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
  DFFRE builder_wishbone2axi0_state_1_s1 (
    .Q(builder_wishbone2axi0_state[1]),
    .D(builder_wishbone2axi0_next_state_1_19),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi0_state_1_8) 
);
defparam builder_wishbone2axi0_state_1_s1.INIT=1'b0;
  DFFRE builder_wishbone2axi0_state_0_s1 (
    .Q(builder_wishbone2axi0_state[0]),
    .D(builder_wishbone2axi0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi0_next_state_1_17) 
);
defparam builder_wishbone2axi0_state_0_s1.INIT=1'b0;
  DFFRE builder_wishbone2axi1_state_1_s1 (
    .Q(builder_wishbone2axi1_state[1]),
    .D(builder_wishbone2axi1_next_state_1_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi1_state_1_8) 
);
defparam builder_wishbone2axi1_state_1_s1.INIT=1'b0;
  DFFRE builder_wishbone2axi1_state_0_s1 (
    .Q(builder_wishbone2axi1_state[0]),
    .D(builder_wishbone2axi1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_wishbone2axi1_next_state_1_16) 
);
defparam builder_wishbone2axi1_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite0_state_1_s1 (
    .Q(builder_axi2axilite0_state[1]),
    .D(builder_axi2axilite0_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite0_next_state_1_14) 
);
defparam builder_axi2axilite0_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite0_state_0_s1 (
    .Q(builder_axi2axilite0_state[0]),
    .D(builder_axi2axilite0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite0_next_state_1_14) 
);
defparam builder_axi2axilite0_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite1_state_1_s1 (
    .Q(builder_axi2axilite1_state[1]),
    .D(builder_axi2axilite1_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite1_next_state_1_14) 
);
defparam builder_axi2axilite1_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite1_state_0_s1 (
    .Q(builder_axi2axilite1_state[0]),
    .D(builder_axi2axilite1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite1_next_state_1_14) 
);
defparam builder_axi2axilite1_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite_state_1_s1 (
    .Q(builder_axi2axilite_state[1]),
    .D(builder_axi2axilite_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite_next_state_1_14) 
);
defparam builder_axi2axilite_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite_state_0_s1 (
    .Q(builder_axi2axilite_state[0]),
    .D(builder_axi2axilite_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite_next_state_1_14) 
);
defparam builder_axi2axilite_state_0_s1.INIT=1'b0;
  DFFRE builder_axi2axilite2_state_1_s1 (
    .Q(builder_axi2axilite2_state[1]),
    .D(builder_axi2axilite2_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite2_next_state_1_14) 
);
defparam builder_axi2axilite2_state_1_s1.INIT=1'b0;
  DFFRE builder_axi2axilite2_state_0_s1 (
    .Q(builder_axi2axilite2_state[0]),
    .D(builder_axi2axilite2_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_axi2axilite2_next_state_1_14) 
);
defparam builder_axi2axilite2_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine0_state_1_s1 (
    .Q(builder_basesoc_bankmachine0_state[1]),
    .D(builder_basesoc_bankmachine0_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine0_next_state_1_22) 
);
defparam builder_basesoc_bankmachine0_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine0_state_0_s1 (
    .Q(builder_basesoc_bankmachine0_state[0]),
    .D(builder_basesoc_bankmachine0_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine0_next_state_1_22) 
);
defparam builder_basesoc_bankmachine0_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine1_state_1_s1 (
    .Q(builder_basesoc_bankmachine1_state[1]),
    .D(builder_basesoc_bankmachine1_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine1_next_state_1_22) 
);
defparam builder_basesoc_bankmachine1_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine1_state_0_s1 (
    .Q(builder_basesoc_bankmachine1_state[0]),
    .D(builder_basesoc_bankmachine1_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine1_next_state_1_22) 
);
defparam builder_basesoc_bankmachine1_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine2_state_1_s1 (
    .Q(builder_basesoc_bankmachine2_state[1]),
    .D(builder_basesoc_bankmachine2_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine2_next_state_1_31) 
);
defparam builder_basesoc_bankmachine2_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine2_state_0_s1 (
    .Q(builder_basesoc_bankmachine2_state[0]),
    .D(builder_basesoc_bankmachine2_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine2_next_state_1_31) 
);
defparam builder_basesoc_bankmachine2_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine3_state_1_s1 (
    .Q(builder_basesoc_bankmachine3_state[1]),
    .D(builder_basesoc_bankmachine3_next_state[1]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine3_next_state_1_29) 
);
defparam builder_basesoc_bankmachine3_state_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_bankmachine3_state_0_s1 (
    .Q(builder_basesoc_bankmachine3_state[0]),
    .D(builder_basesoc_bankmachine3_next_state[0]),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_bankmachine3_next_state_1_29) 
);
defparam builder_basesoc_bankmachine3_state_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_fullmemorywe_state_1_s1 (
    .Q(builder_basesoc_fullmemorywe_state[1]),
    .D(builder_basesoc_fullmemorywe_next_state_1_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(builder_basesoc_fullmemorywe_state_1_8) 
);
defparam builder_basesoc_fullmemorywe_state_1_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_0_s8 (
    .Q(main_vfb_dma_res_fifo_consume_0_24),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_0_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_1_s8 (
    .Q(main_vfb_dma_res_fifo_consume_1_23),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_1_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_2_s8 (
    .Q(main_vfb_dma_res_fifo_consume_2_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_2_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_3_s8 (
    .Q(main_vfb_dma_res_fifo_consume_3_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_3_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_4_s8 (
    .Q(main_vfb_dma_res_fifo_consume_4_23),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_4_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_5_s8 (
    .Q(main_vfb_dma_res_fifo_consume_5_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_5_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_6_s8 (
    .Q(main_vfb_dma_res_fifo_consume_6_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_6_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_7_s8 (
    .Q(main_vfb_dma_res_fifo_consume_7_23),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_7_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_8_s8 (
    .Q(main_vfb_dma_res_fifo_consume_8_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_8_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_9_s8 (
    .Q(main_vfb_dma_res_fifo_consume_9_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_9_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_10_s8 (
    .Q(main_vfb_dma_res_fifo_consume_10_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_10_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_11_s8 (
    .Q(main_vfb_dma_res_fifo_consume_11_23),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_11_19),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_12_s8 (
    .Q(main_vfb_dma_res_fifo_consume_12_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_12_17),
    .CE(VCC) 
);
  DFFRE main_vfb_dma_res_fifo_consume_13_s8 (
    .Q(main_vfb_dma_res_fifo_consume_13_19),
    .D(main_vfb_dma_res_fifo_consume_0_22),
    .CLK(main_clkout0),
    .RESET(main_vfb_dma_res_fifo_consume_13_17),
    .CE(VCC) 
);
  DFFRE storage_7_66815_DIAREG_G_0_s0 (
    .Q(storage_7_66815_DIAREG_G[0]),
    .D(main_vfb_dma_sink_sink_last_16),
    .CLK(main_clkout0),
    .RESET(storage_7_66815_DIAREG_G_0_57),
    .CE(VCC) 
);
  DFFRE mosi_storage_7_s1 (
    .Q(mosi_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_7_s1.INIT=1'b0;
  DFFRE mosi_storage_6_s1 (
    .Q(mosi_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_6_s1.INIT=1'b0;
  DFFRE mosi_storage_5_s1 (
    .Q(mosi_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_5_s1.INIT=1'b0;
  DFFRE mosi_storage_4_s1 (
    .Q(mosi_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_4_s1.INIT=1'b0;
  DFFRE mosi_storage_3_s1 (
    .Q(mosi_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_3_s1.INIT=1'b0;
  DFFRE mosi_storage_2_s1 (
    .Q(mosi_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_2_s1.INIT=1'b0;
  DFFRE mosi_storage_1_s1 (
    .Q(mosi_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_1_s1.INIT=1'b0;
  DFFRE mosi_storage_0_s1 (
    .Q(mosi_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank4_mosi0_re) 
);
defparam mosi_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_15_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_15_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_14_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_14_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_13_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_13_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_12_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_11_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_10_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_9_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_8_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_7_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_6_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_5_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_4_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_3_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_2_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_1_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_wrdata_storage_0_s1 (
    .Q(main_sdram_phaseinjector1_wrdata_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) 
);
defparam main_sdram_phaseinjector1_wrdata_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_baddress_storage_1_s1 (
    .Q(main_sdram_phaseinjector1_baddress_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) 
);
defparam main_sdram_phaseinjector1_baddress_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_baddress_storage_0_s1 (
    .Q(main_sdram_phaseinjector1_baddress_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) 
);
defparam main_sdram_phaseinjector1_baddress_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_12_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_11_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_10_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_9_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_8_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_7_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_6_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_5_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_4_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_3_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_2_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_1_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_address_storage_0_s1 (
    .Q(main_sdram_phaseinjector1_address_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) 
);
defparam main_sdram_phaseinjector1_address_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_15_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[15]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_15_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_14_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[14]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_14_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_13_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[13]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_13_16),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_12_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_11_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_10_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_9_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_8_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_7_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_6_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_5_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_4_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_3_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_2_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_1_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_wrdata_storage_0_s1 (
    .Q(main_sdram_phaseinjector0_wrdata_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) 
);
defparam main_sdram_phaseinjector0_wrdata_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_baddress_storage_1_s1 (
    .Q(main_sdram_phaseinjector0_baddress_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) 
);
defparam main_sdram_phaseinjector0_baddress_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_baddress_storage_0_s1 (
    .Q(main_sdram_phaseinjector0_baddress_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) 
);
defparam main_sdram_phaseinjector0_baddress_storage_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_12_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[12]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_12_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_11_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[11]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_11_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_10_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[10]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_10_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_9_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[9]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_9_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_8_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[8]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_8_18),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_7_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[7]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_7_20),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_6_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[6]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_6_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_5_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[5]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_5_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_4_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[4]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_4_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_3_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[3]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_3_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_2_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[2]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_2_19),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_1_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[1]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_1_23),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_address_storage_0_s1 (
    .Q(main_sdram_phaseinjector0_address_storage[0]),
    .D(builder_basesoc_axiliteinterface_w_payload_data_0_21),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) 
);
defparam main_sdram_phaseinjector0_address_storage_0_s1.INIT=1'b0;
  DFFRE main_vtg_source_payload_hcount_0_s1 (
    .Q(main_vtg_source_payload_hcount[0]),
    .D(main_vtg_source_payload_hcount_clockdomainsrenamer_next_value4_0_15),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(VCC) 
);
defparam main_vtg_source_payload_hcount_0_s1.INIT=1'b0;
  DFFRE main_vtg_source_payload_vsync_s1 (
    .Q(main_vtg_source_payload_vsync),
    .D(main_vtg_source_payload_vsync_clockdomainsrenamer_next_value7_8),
    .CLK(main_clkout1),
    .RESET(n34692_5),
    .CE(VCC) 
);
defparam main_vtg_source_payload_vsync_s1.INIT=1'b0;
  DFFRE main_vfb_cdc_cdc_graycounter1_q_binary_0_s1 (
    .Q(main_vfb_cdc_cdc_graycounter1_q_binary[0]),
    .D(n14525_15),
    .CLK(main_clkout1),
    .RESET(dvi_rst),
    .CE(VCC) 
);
defparam main_vfb_cdc_cdc_graycounter1_q_binary_0_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_31_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[31]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_31_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_31_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_30_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[30]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_30_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_30_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_29_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[29]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_29_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_29_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_28_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[28]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_28_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_28_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_27_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[27]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_27_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_27_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_26_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[26]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_26_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_26_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_25_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[25]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_25_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_25_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_24_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[24]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_24_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_24_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_23_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[23]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_23_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_23_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_22_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[22]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_22_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_22_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_21_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[21]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_21_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_21_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_20_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[20]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_20_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_20_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_19_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[19]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_19_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_19_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_18_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[18]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_18_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_18_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_17_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[17]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_17_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_17_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_16_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[16]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_16_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_16_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_15_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[15]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_15_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_15_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_14_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[14]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_14_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_14_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_13_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[13]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_13_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_13_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_12_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[12]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_12_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_12_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_11_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[11]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_11_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_11_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_10_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[10]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_10_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_10_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_9_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[9]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_9_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_9_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_8_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[8]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_8_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_8_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_7_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[7]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_7_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_7_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_6_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[6]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_6_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_6_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_5_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[5]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_5_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_5_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_4_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[4]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_4_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_4_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_3_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[3]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_3_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_3_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_2_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[2]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_2_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_2_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_1_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[1]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_1_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_1_s1.INIT=1'b0;
  DFFRE main_bridge_axi_lite2wishbone_data_0_s1 (
    .Q(main_bridge_axi_lite2wishbone_data[0]),
    .D(main_bridge_axi_lite2wishbone_data_axilite2wishbone_next_value1_0_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_bridge_axi_lite2wishbone_data_0_s1.INIT=1'b0;
  DFFRE builder_wr_timer_count_0_s2 (
    .Q(builder_wr_timer_count[0]),
    .D(n20355_13),
    .CLK(main_clkout0),
    .RESET(n26184_4),
    .CE(VCC) 
);
defparam builder_wr_timer_count_0_s2.INIT=1'b0;
  DFFRE builder_rd_timer_count_0_s2 (
    .Q(builder_rd_timer_count[0]),
    .D(n20417_13),
    .CLK(main_clkout0),
    .RESET(n26204_7),
    .CE(VCC) 
);
defparam builder_rd_timer_count_0_s2.INIT=1'b0;
  DFFRE main_tx_count_1_s1 (
    .Q(main_tx_count[1]),
    .D(n7356_12),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_count_1_s1.INIT=1'b0;
  DFFRE main_tx_count_0_s1 (
    .Q(main_tx_count[0]),
    .D(n7357_9),
    .CLK(main_clkout0),
    .RESET(main_tx_count_rs232phytx_next_value0_3_12),
    .CE(VCC) 
);
defparam main_tx_count_0_s1.INIT=1'b0;
  DFFRE main_rx_count_1_s1 (
    .Q(main_rx_count[1]),
    .D(n7423_12),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_count_1_s1.INIT=1'b0;
  DFFRE main_rx_count_0_s1 (
    .Q(main_rx_count[0]),
    .D(n7424_9),
    .CLK(main_clkout0),
    .RESET(main_rx_count_rs232phyrx_next_value0_3_10),
    .CE(VCC) 
);
defparam main_rx_count_0_s1.INIT=1'b0;
  DFFRE main_leds_count_0_s2 (
    .Q(main_leds_count[0]),
    .D(n21323_9),
    .CLK(main_clkout0),
    .RESET(n24893_4),
    .CE(VCC) 
);
defparam main_leds_count_0_s2.INIT=1'b0;
  DFFRE main_gpio_chaser_0_s1 (
    .Q(main_gpio_chaser[0]),
    .D(n21371_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_gpio_chaser_0_s1.INIT=1'b0;
  DFFSE main_gpio_count_0_s2 (
    .Q(main_gpio_count[0]),
    .D(n21396_13),
    .CLK(main_clkout0),
    .SET(n24919_6),
    .CE(VCC) 
);
defparam main_gpio_count_0_s2.INIT=1'b1;
  DFFRE main_sdram_phaseinjector0_rddata_status_15_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[15]),
    .D(main_sdram_csr_dfi_p0_rddata_15_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_14_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[14]),
    .D(main_sdram_csr_dfi_p0_rddata_14_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_13_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[13]),
    .D(main_sdram_csr_dfi_p0_rddata_13_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_12_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[12]),
    .D(main_sdram_csr_dfi_p0_rddata_12_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_11_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[11]),
    .D(main_sdram_csr_dfi_p0_rddata_11_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_10_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[10]),
    .D(main_sdram_csr_dfi_p0_rddata_10_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_9_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[9]),
    .D(main_sdram_csr_dfi_p0_rddata_9_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_8_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[8]),
    .D(main_sdram_csr_dfi_p0_rddata_8_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_7_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[7]),
    .D(main_sdram_csr_dfi_p0_rddata_7_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_6_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[6]),
    .D(main_sdram_csr_dfi_p0_rddata_6_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_5_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[5]),
    .D(main_sdram_csr_dfi_p0_rddata_5_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_4_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[4]),
    .D(main_sdram_csr_dfi_p0_rddata_4_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_3_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[3]),
    .D(main_sdram_csr_dfi_p0_rddata_3_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_2_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[2]),
    .D(main_sdram_csr_dfi_p0_rddata_2_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_1_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[1]),
    .D(main_sdram_csr_dfi_p0_rddata_1_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector0_rddata_status_0_s1 (
    .Q(main_sdram_phaseinjector0_rddata_status[0]),
    .D(main_sdram_csr_dfi_p0_rddata_0_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector0_rddata_status_0_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_15_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[15]),
    .D(main_sdram_csr_dfi_p1_rddata_15_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_15_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_14_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[14]),
    .D(main_sdram_csr_dfi_p1_rddata_14_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_14_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_13_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[13]),
    .D(main_sdram_csr_dfi_p1_rddata_13_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_13_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_12_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[12]),
    .D(main_sdram_csr_dfi_p1_rddata_12_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_12_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_11_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[11]),
    .D(main_sdram_csr_dfi_p1_rddata_11_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_11_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_10_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[10]),
    .D(main_sdram_csr_dfi_p1_rddata_10_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_10_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_9_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[9]),
    .D(main_sdram_csr_dfi_p1_rddata_9_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_9_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_8_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[8]),
    .D(main_sdram_csr_dfi_p1_rddata_8_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_8_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_7_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[7]),
    .D(main_sdram_csr_dfi_p1_rddata_7_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_7_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_6_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[6]),
    .D(main_sdram_csr_dfi_p1_rddata_6_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_6_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_5_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[5]),
    .D(main_sdram_csr_dfi_p1_rddata_5_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_5_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_4_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[4]),
    .D(main_sdram_csr_dfi_p1_rddata_4_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_4_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_3_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[3]),
    .D(main_sdram_csr_dfi_p1_rddata_3_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_3_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_2_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[2]),
    .D(main_sdram_csr_dfi_p1_rddata_2_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_2_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_1_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[1]),
    .D(main_sdram_csr_dfi_p1_rddata_1_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_1_s1.INIT=1'b0;
  DFFRE main_sdram_phaseinjector1_rddata_status_0_s1 (
    .Q(main_sdram_phaseinjector1_rddata_status[0]),
    .D(main_sdram_csr_dfi_p1_rddata_0_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_phaseinjector1_rddata_status_0_s1.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_consume_1_s2 (
    .Q(main_sdram_bankmachine0_consume[1]),
    .D(n21582_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_consume_1_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_consume_0_s2 (
    .Q(main_sdram_bankmachine0_consume[0]),
    .D(n21583_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine0_trascon_count[0]),
    .D(n21667_12),
    .CLK(main_clkout0),
    .RESET(n35246_6),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_consume_0_s2 (
    .Q(main_sdram_bankmachine1_consume[0]),
    .D(n21716_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine1_trascon_count[0]),
    .D(n21800_12),
    .CLK(main_clkout0),
    .RESET(n35251_6),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_consume_0_s2 (
    .Q(main_sdram_bankmachine2_consume[0]),
    .D(n21849_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_consume_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine2_trascon_count[0]),
    .D(n21933_12),
    .CLK(main_clkout0),
    .RESET(n35256_3),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_produce_1_s2 (
    .Q(main_sdram_bankmachine3_produce[1]),
    .D(n21974_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_produce_1_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_produce_0_s2 (
    .Q(main_sdram_bankmachine3_produce[0]),
    .D(n21975_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_produce_0_s2.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trascon_count_0_s3 (
    .Q(main_sdram_bankmachine3_trascon_count[0]),
    .D(n22066_12),
    .CLK(main_clkout0),
    .RESET(n35261_3),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_trascon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_twtrcon_count_0_s3 (
    .Q(main_sdram_twtrcon_count[0]),
    .D(n22192_12),
    .CLK(main_clkout0),
    .RESET(n35266_3),
    .CE(VCC) 
);
defparam main_sdram_twtrcon_count_0_s3.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin0_grant_s9 (
    .Q(builder_basesoc_roundrobin0_grant),
    .D(n22248_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin0_grant_s9.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin1_grant_s4 (
    .Q(builder_basesoc_roundrobin1_grant),
    .D(n22252_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin1_grant_s4.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin2_grant_s4 (
    .Q(builder_basesoc_roundrobin2_grant),
    .D(n22256_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin2_grant_s4.INIT=1'b0;
  DFFRE builder_basesoc_roundrobin3_grant_s8 (
    .Q(builder_basesoc_roundrobin3_grant),
    .D(n22260_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_roundrobin3_grant_s8.INIT=1'b0;
  DFFRE main_wishbone_bridge_wdata_converter_converter_mux_0_s1 (
    .Q(main_wishbone_bridge_wdata_converter_converter_mux[0]),
    .D(n22291_13),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_wdata_converter_converter_mux_0_s1.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_11_s13 (
    .Q(main_vfb_dma_res_fifo_consume[11]),
    .D(n22615_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_consume_11_s13.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_7_s13 (
    .Q(main_vfb_dma_res_fifo_consume[7]),
    .D(n22619_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_consume_7_s13.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_4_s13 (
    .Q(main_vfb_dma_res_fifo_consume[4]),
    .D(n22622_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_consume_4_s13.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_1_s13 (
    .Q(main_vfb_dma_res_fifo_consume[1]),
    .D(n22625_10),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_consume_1_s13.INIT=1'b0;
  DFFRE main_vfb_dma_res_fifo_consume_0_s13 (
    .Q(main_vfb_dma_res_fifo_consume[0]),
    .D(n22626_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_res_fifo_consume_0_s13.INIT=1'b0;
  DFFRE main_vfb_dma_fifo_produce_0_s3 (
    .Q(main_vfb_dma_fifo_produce[0]),
    .D(n22737_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_vfb_dma_fifo_produce_0_s3.INIT=1'b0;
  DFFRE count_0_s1 (
    .Q(count[0]),
    .D(count_spimaster_next_value_0_17),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam count_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_12_s1 (
    .Q(builder_basesoc_port_adr_reg[12]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_12_15),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_12_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_11_s1 (
    .Q(builder_basesoc_port_adr_reg[11]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_11_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_11_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_10_s1 (
    .Q(builder_basesoc_port_adr_reg[10]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_10_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_10_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_9_s1 (
    .Q(builder_basesoc_port_adr_reg[9]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_9_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_9_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_8_s1 (
    .Q(builder_basesoc_port_adr_reg[8]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_8_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_8_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_7_s1 (
    .Q(builder_basesoc_port_adr_reg[7]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_7_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_7_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_6_s1 (
    .Q(builder_basesoc_port_adr_reg[6]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_6_18),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_6_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_5_s1 (
    .Q(builder_basesoc_port_adr_reg[5]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_5_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_5_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_4_s1 (
    .Q(builder_basesoc_port_adr_reg[4]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_4_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_4_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_3_s1 (
    .Q(builder_basesoc_port_adr_reg[3]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_3_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_3_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_2_s1 (
    .Q(builder_basesoc_port_adr_reg[2]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_2_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_2_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_1_s1 (
    .Q(builder_basesoc_port_adr_reg[1]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_1_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_1_s1.INIT=1'b0;
  DFFRE builder_basesoc_port_adr_reg_0_s1 (
    .Q(builder_basesoc_port_adr_reg[0]),
    .D(builder_basesoc_port_adr_reg_axilite2csr_next_value0_0_14),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_port_adr_reg_0_s1.INIT=1'b0;
  DFFRE builder_basesoc_resetinserter_state_s2 (
    .Q(builder_basesoc_resetinserter_state),
    .D(builder_basesoc_resetinserter_next_state_9),
    .CLK(main_clkout1),
    .RESET(n34744_3),
    .CE(VCC) 
);
defparam builder_basesoc_resetinserter_state_s2.INIT=1'b0;
  DFFRE builder_fsm0_state_s2 (
    .Q(builder_fsm0_state),
    .D(builder_fsm0_next_state_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_fsm0_state_s2.INIT=1'b0;
  DFFRE builder_fsm1_state_s2 (
    .Q(builder_fsm1_state),
    .D(builder_fsm1_next_state_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_fsm1_state_s2.INIT=1'b0;
  DFFRE builder_basesoc_rs232phytx_state_s2 (
    .Q(builder_basesoc_rs232phytx_state),
    .D(main_tx_count_rs232phytx_next_value0_3_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_rs232phytx_state_s2.INIT=1'b0;
  DFFRE builder_basesoc_rs232phyrx_state_s2 (
    .Q(builder_basesoc_rs232phyrx_state),
    .D(main_rx_count_rs232phyrx_next_value0_3_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_rs232phyrx_state_s2.INIT=1'b0;
  DFFRE main_sdram_sequencer_trigger_2_s5 (
    .Q(main_sdram_sequencer_trigger[2]),
    .D(n21535_9),
    .CLK(main_clkout0),
    .RESET(n35216_5),
    .CE(VCC) 
);
defparam main_sdram_sequencer_trigger_2_s5.INIT=1'b0;
  DFFRE main_sdram_sequencer_trigger_1_s3 (
    .Q(main_sdram_sequencer_trigger[1]),
    .D(n21536_9),
    .CLK(main_clkout0),
    .RESET(n35216_5),
    .CE(VCC) 
);
defparam main_sdram_sequencer_trigger_1_s3.INIT=1'b0;
  DFFRE main_sdram_sequencer_trigger_0_s3 (
    .Q(main_sdram_sequencer_trigger[0]),
    .D(n21537_9),
    .CLK(main_clkout0),
    .RESET(n35216_5),
    .CE(VCC) 
);
defparam main_sdram_sequencer_trigger_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_3_s4 (
    .Q(main_sdram_bankmachine0_level[3]),
    .D(n21607_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_level_3_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_1_s3 (
    .Q(main_sdram_bankmachine0_level[1]),
    .D(n21609_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_level_0_s3 (
    .Q(main_sdram_bankmachine0_level[0]),
    .D(n21610_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_twtpcon_count_0_s3 (
    .Q(main_sdram_bankmachine0_twtpcon_count[0]),
    .D(n21646_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine0_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine0_trccon_count[0]),
    .D(n21659_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine0_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_3_s4 (
    .Q(main_sdram_bankmachine1_level[3]),
    .D(n21740_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_level_3_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_1_s3 (
    .Q(main_sdram_bankmachine1_level[1]),
    .D(n21742_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_level_0_s3 (
    .Q(main_sdram_bankmachine1_level[0]),
    .D(n21743_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_twtpcon_count_1_s4 (
    .Q(main_sdram_bankmachine1_twtpcon_count[1]),
    .D(n21778_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_twtpcon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_twtpcon_count_0_s3 (
    .Q(main_sdram_bankmachine1_twtpcon_count[0]),
    .D(n21779_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine1_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine1_trccon_count[0]),
    .D(n21792_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine1_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_3_s4 (
    .Q(main_sdram_bankmachine2_level[3]),
    .D(n21873_8),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_level_3_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_1_s3 (
    .Q(main_sdram_bankmachine2_level[1]),
    .D(n21875_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_level_0_s3 (
    .Q(main_sdram_bankmachine2_level[0]),
    .D(n21876_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_twtpcon_count_0_s3 (
    .Q(main_sdram_bankmachine2_twtpcon_count[0]),
    .D(n21912_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trccon_count_1_s4 (
    .Q(main_sdram_bankmachine2_trccon_count[1]),
    .D(n21924_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine2_trccon_count[0]),
    .D(n21925_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine2_trascon_count_1_s4 (
    .Q(main_sdram_bankmachine2_trascon_count[1]),
    .D(n21937_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine2_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_1_s3 (
    .Q(main_sdram_bankmachine3_level[1]),
    .D(n22008_7),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_level_1_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_level_0_s3 (
    .Q(main_sdram_bankmachine3_level[0]),
    .D(n22009_11),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_level_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_twtpcon_count_1_s4 (
    .Q(main_sdram_bankmachine3_twtpcon_count[1]),
    .D(n22044_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_twtpcon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_twtpcon_count_0_s3 (
    .Q(main_sdram_bankmachine3_twtpcon_count[0]),
    .D(n22045_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_twtpcon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trccon_count_1_s4 (
    .Q(main_sdram_bankmachine3_trccon_count[1]),
    .D(n22057_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_trccon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trccon_count_0_s3 (
    .Q(main_sdram_bankmachine3_trccon_count[0]),
    .D(n22058_9),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_trccon_count_0_s3.INIT=1'b0;
  DFFRE main_sdram_bankmachine3_trascon_count_1_s4 (
    .Q(main_sdram_bankmachine3_trascon_count[1]),
    .D(n22070_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_bankmachine3_trascon_count_1_s4.INIT=1'b0;
  DFFRE main_sdram_twtrcon_count_1_s4 (
    .Q(main_sdram_twtrcon_count[1]),
    .D(n22196_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_sdram_twtrcon_count_1_s4.INIT=1'b0;
  DFFRE builder_basesoc_litedramdmareader_state_1_s5 (
    .Q(builder_basesoc_litedramdmareader_state[1]),
    .D(main_vfb_dma_sink_sink_last_14),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(VCC) 
);
defparam builder_basesoc_litedramdmareader_state_1_s5.INIT=1'b0;
  DFFRE builder_basesoc_litedramdmareader_state_0_s4 (
    .Q(builder_basesoc_litedramdmareader_state[0]),
    .D(builder_basesoc_litedramdmareader_next_state_0_28),
    .CLK(main_clkout0),
    .RESET(n35272_4),
    .CE(VCC) 
);
defparam builder_basesoc_litedramdmareader_state_0_s4.INIT=1'b0;
  DFFRE builder_basesoc_fsm_state_1_s6 (
    .Q(builder_basesoc_fsm_state[1]),
    .D(builder_basesoc_fsm_next_state_1_26),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_fsm_state_1_s6.INIT=1'b0;
  DFFRE builder_basesoc_fsm_state_0_s3 (
    .Q(builder_basesoc_fsm_state[0]),
    .D(main_wishbone_bridge_cmd_we_litedramnativeportconverter_next_value2_12),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam builder_basesoc_fsm_state_0_s3.INIT=1'b0;
  DFFRE main_rx_data_7_s2 (
    .Q(main_rx_data[7]),
    .D(n7426_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_7_s2.INIT=1'b0;
  DFFRE main_rx_data_6_s2 (
    .Q(main_rx_data[6]),
    .D(n7427_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_6_s2.INIT=1'b0;
  DFFRE main_rx_data_5_s2 (
    .Q(main_rx_data[5]),
    .D(n7428_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_5_s2.INIT=1'b0;
  DFFRE main_rx_data_4_s2 (
    .Q(main_rx_data[4]),
    .D(n7429_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_4_s2.INIT=1'b0;
  DFFRE main_rx_data_3_s2 (
    .Q(main_rx_data[3]),
    .D(n7430_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_3_s2.INIT=1'b0;
  DFFRE main_rx_data_2_s2 (
    .Q(main_rx_data[2]),
    .D(n7431_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_2_s2.INIT=1'b0;
  DFFRE main_rx_data_1_s2 (
    .Q(main_rx_data[1]),
    .D(n7432_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_1_s2.INIT=1'b0;
  DFFRE main_rx_data_0_s2 (
    .Q(main_rx_data[0]),
    .D(n7433_12),
    .CLK(main_clkout0),
    .RESET(GND),
    .CE(VCC) 
);
defparam main_rx_data_0_s2.INIT=1'b0;
  DFFRE main_wishbone_bridge_aborted_s5 (
    .Q(main_wishbone_bridge_aborted),
    .D(n12875_19),
    .CLK(main_clkout0),
    .RESET(sys_rst),
    .CE(VCC) 
);
defparam main_wishbone_bridge_aborted_s5.INIT=1'b0;
  SDPB storage_8_storage_8_0_2_s (
    .DO({DO[31:1],storage_8_dat1[2]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_2_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_2_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_2_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_2_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_2_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_2_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_3_s (
    .DO({DO_0[31:1],storage_8_dat1[3]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_3_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_3_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_3_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_3_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_3_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_3_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_4_s (
    .DO({DO_1[31:1],storage_8_dat1[4]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_4_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_4_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_4_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_4_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_4_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_4_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_5_s (
    .DO({DO_2[31:1],storage_8_dat1[5]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_5_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_5_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_5_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_5_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_5_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_5_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_6_s (
    .DO({DO_3[31:1],storage_8_dat1[6]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_6_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_6_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_6_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_6_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_6_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_6_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_7_s (
    .DO({DO_4[31:1],storage_8_dat1[7]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_7_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_7_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_7_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_7_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_7_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_7_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_10_s (
    .DO({DO_5[31:1],storage_8_dat1[10]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[10]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_10_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_10_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_10_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_10_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_10_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_10_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_11_s (
    .DO({DO_6[31:1],storage_8_dat1[11]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_11_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_11_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_11_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_11_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_11_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_11_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_12_s (
    .DO({DO_7[31:1],storage_8_dat1[12]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[12]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_12_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_12_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_12_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_12_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_12_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_12_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_13_s (
    .DO({DO_8[31:1],storage_8_dat1[13]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[13]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_13_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_13_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_13_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_13_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_13_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_13_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_14_s (
    .DO({DO_9[31:1],storage_8_dat1[14]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[14]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_14_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_14_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_14_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_14_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_14_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_14_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_15_s (
    .DO({DO_10[31:1],storage_8_dat1[15]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p0_rddata[15]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_15_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_15_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_15_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_15_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_15_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_15_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_18_s (
    .DO({DO_11[31:1],storage_8_dat1[18]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_18_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_18_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_18_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_18_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_18_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_18_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_19_s (
    .DO({DO_12[31:1],storage_8_dat1[19]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_19_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_19_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_19_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_19_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_19_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_19_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_20_s (
    .DO({DO_13[31:1],storage_8_dat1[20]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_20_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_20_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_20_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_20_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_20_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_20_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_21_s (
    .DO({DO_14[31:1],storage_8_dat1[21]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_21_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_21_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_21_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_21_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_21_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_21_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_22_s (
    .DO({DO_15[31:1],storage_8_dat1[22]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_22_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_22_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_22_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_22_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_22_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_22_s.BLK_SEL_1=3'b000;
  SDPB storage_8_storage_8_0_23_s (
    .DO({DO_16[31:1],storage_8_dat1[23]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(main_vfb_dma_fifo_syncfifo_re),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_fifo_produce[13:0]),
    .ADB(main_vfb_dma_fifo_consume[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_sdram_slave_p1_rddata[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_8_storage_8_0_23_s.BIT_WIDTH_0=1;
defparam storage_8_storage_8_0_23_s.BIT_WIDTH_1=1;
defparam storage_8_storage_8_0_23_s.READ_MODE=1'b0;
defparam storage_8_storage_8_0_23_s.RESET_MODE="SYNC";
defparam storage_8_storage_8_0_23_s.BLK_SEL_0=3'b000;
defparam storage_8_storage_8_0_23_s.BLK_SEL_1=3'b000;
  pROM rom_rom_0_0_s (
    .DO({DO_17[31:1],rom_dat0[0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_0_s.BIT_WIDTH=1;
defparam rom_rom_0_0_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_01=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_05=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_06=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_07=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_08=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_09=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_0F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_1F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_20=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_21=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_22=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_23=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_24=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_25=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_26=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_27=256'hE1D10B5A0000000000000000000A8248964D4948F920A1EDF0BC0CF8DFFFFFFF;
defparam rom_rom_0_0_s.INIT_RAM_28=256'h00014220626654C676B8000200410000B706A933D46024843144B10BCAD66404;
defparam rom_rom_0_0_s.INIT_RAM_29=256'h4B991733351F9D5BE720EC284ECA22351E86077E2F858D7E15398745C45CB6B0;
defparam rom_rom_0_0_s.INIT_RAM_2A=256'hFFFAA31FFFEF7EBCCB3FD77E90F97DBE8D8F6FFF87CBBB5666B541513AD56500;
defparam rom_rom_0_0_s.INIT_RAM_2B=256'hAA5555AAAA5555AAAA5555AAAA0000400000000001F80000AAA802800000001F;
defparam rom_rom_0_0_s.INIT_RAM_2C=256'hF0F0F0F0F0F0F0F0F0F0F0F0F05555AAAA5555AAAA5555AAAA5555AAAA5555AA;
defparam rom_rom_0_0_s.INIT_RAM_2D=256'h01A7FC820276B3A4A05307FFDFF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam rom_rom_0_0_s.INIT_RAM_2E=256'hDB30052C8000080D40F22C660021108984FFAFB8EBF9812D75E1441E72FB2160;
defparam rom_rom_0_0_s.INIT_RAM_2F=256'h00000000000000000C0111111100000000000000000000955544CE739CC00000;
defparam rom_rom_0_0_s.READ_MODE=1'b0;
defparam rom_rom_0_0_s.RESET_MODE="SYNC";
  pROM rom_rom_0_1_s (
    .DO({DO_18[31:1],rom_dat0[1]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_1_s.BIT_WIDTH=1;
defparam rom_rom_0_1_s.INIT_RAM_00=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_01=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_02=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_03=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_04=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_05=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_06=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_07=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_08=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_09=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_0F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_10=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_11=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_12=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_13=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_14=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_15=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_16=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_17=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1B=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1C=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1D=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1E=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_1F=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_20=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_21=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_22=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_23=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_24=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_25=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_26=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_27=256'h61C8257A00000000000000000007AEB970A56911FA5E1E0D08B3304B1FFFFFFF;
defparam rom_rom_0_1_s.INIT_RAM_28=256'h0108045548AA84A89C90020500300A0300050126C108A88D52349208B8220400;
defparam rom_rom_0_1_s.INIT_RAM_29=256'h4F991F332021162AA342A17C9A9E44473802A92AAA818B98A040C440E48AECE1;
defparam rom_rom_0_1_s.INIT_RAM_2A=256'hFFF80D9C1E19800374C100C80431F70EA74750202B5BBB7666F541D13BD56700;
defparam rom_rom_0_1_s.INIT_RAM_2B=256'h33CCCCCCCC33333333CCCCCCCC00002000000001F80000008202A02A0000001F;
defparam rom_rom_0_1_s.INIT_RAM_2C=256'hAA55AA55AA55AA55AA55AA55AA33333333CCCCCCCC33333333CCCCCCCC333333;
defparam rom_rom_0_1_s.INIT_RAM_2D=256'h0A0890C30E04A0B000028C000655AA55AA55AA55AA55AA55AA55AA55AA55AA55;
defparam rom_rom_0_1_s.INIT_RAM_2E=256'h00B7BF0BA0DA5CB8395A32E9BA8BBA53673AAAAAAEAA690D0AC30311535BCA20;
defparam rom_rom_0_1_s.INIT_RAM_2F=256'h00000000000000000000000000111111100000000000000222A138FEBE000000;
defparam rom_rom_0_1_s.READ_MODE=1'b0;
defparam rom_rom_0_1_s.RESET_MODE="SYNC";
  pROM rom_rom_0_2_s (
    .DO({DO_19[31:1],rom_dat0[2]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_2_s.BIT_WIDTH=1;
defparam rom_rom_0_2_s.INIT_RAM_00=256'h0000400000080000000701008AD980455486844401002730B02A500002000001;
defparam rom_rom_0_2_s.INIT_RAM_01=256'h0020101084240000020000000000880080001020040000040040008400200201;
defparam rom_rom_0_2_s.INIT_RAM_02=256'hC121088010001101C00021000411402442C0002100030C11B0044280012A9000;
defparam rom_rom_0_2_s.INIT_RAM_03=256'h2AD400116A04CD448000240908402900280145000A436006409508D1028451C4;
defparam rom_rom_0_2_s.INIT_RAM_04=256'h08200318A1000410004892480A400004080548108100001DA000828C97771800;
defparam rom_rom_0_2_s.INIT_RAM_05=256'h40002020004A30B61615308080162C341012A010A4200100290385C101880402;
defparam rom_rom_0_2_s.INIT_RAM_06=256'h001B01602D80B0141008101010006EC000045816000404001BB2024404580B01;
defparam rom_rom_0_2_s.INIT_RAM_07=256'h6B0288040110008004DBBA1004580B0100101000360B582080200360B5820401;
defparam rom_rom_0_2_s.INIT_RAM_08=256'h400680B6A35AD6D4D64D92DADADACC38EDB5B6DB6D80216C2C3224202007DD81;
defparam rom_rom_0_2_s.INIT_RAM_09=256'h0000000000000008000000080000000031000000441000000029379B9111273D;
defparam rom_rom_0_2_s.INIT_RAM_0A=256'h00555544088428A28A28A28A2857162C30C30C30A2C003C00000053420200000;
defparam rom_rom_0_2_s.INIT_RAM_0B=256'h0089229000100062082322400840020000320024D88022205050822002002200;
defparam rom_rom_0_2_s.INIT_RAM_0C=256'h4410922100841108201002082000802100828812828040404860002080410224;
defparam rom_rom_0_2_s.INIT_RAM_0D=256'h000040150010101000010100004081010200040314241008C41011C4905C0044;
defparam rom_rom_0_2_s.INIT_RAM_0E=256'h41000000000000A02020001480015010020000A8200805081001504600000000;
defparam rom_rom_0_2_s.INIT_RAM_0F=256'h00220200080000000000000100000000881900000100000041000000482A0430;
defparam rom_rom_0_2_s.INIT_RAM_10=256'h0000012009048222084000020A0080A010110022101084204840080420004100;
defparam rom_rom_0_2_s.INIT_RAM_11=256'h0000012008000000100400004281094A88128A40205240204411002201002880;
defparam rom_rom_0_2_s.INIT_RAM_12=256'h00024004000084520000002A4000041804904840800248404008200092000000;
defparam rom_rom_0_2_s.INIT_RAM_13=256'h00060300AA8800C100904026390000000000000000040000000000000000020A;
defparam rom_rom_0_2_s.INIT_RAM_14=256'h000000CC000600004C000077800038401C0200445010740AA14052392B1000D0;
defparam rom_rom_0_2_s.INIT_RAM_15=256'h0000703AB500009C7B4210000C0D00016D0C26804003843B5015000B9000000A;
defparam rom_rom_0_2_s.INIT_RAM_16=256'h051040041DA10376E0A200400200160A200000203E0436A800804F350001E3B4;
defparam rom_rom_0_2_s.INIT_RAM_17=256'h900144540425882121558406080818702302451000B190000E83C04C058C4C54;
defparam rom_rom_0_2_s.INIT_RAM_18=256'h2080A0000000000810080801060810842108484B001498482801186080100212;
defparam rom_rom_0_2_s.INIT_RAM_19=256'h0018104105050000000000001100804000082400000000000000000004101080;
defparam rom_rom_0_2_s.INIT_RAM_1A=256'h2000000984000100000000000440102040001020400408008101400000041000;
defparam rom_rom_0_2_s.INIT_RAM_1B=256'h0800080000000000A04240140000000100282000002220120400020010008000;
defparam rom_rom_0_2_s.INIT_RAM_1C=256'h0240800000000000000000400200008080000000000000010000840001080402;
defparam rom_rom_0_2_s.INIT_RAM_1D=256'h44092002100A0202022000080100008540441020800000001000200041008800;
defparam rom_rom_0_2_s.INIT_RAM_1E=256'h0011000000000000000000040002020000000208000002A08000000000210200;
defparam rom_rom_0_2_s.INIT_RAM_1F=256'h1001000800000020010080000800C00800040000000420000028408800501944;
defparam rom_rom_0_2_s.INIT_RAM_20=256'h0000100020002080004021000001420440028108810000108201400040008000;
defparam rom_rom_0_2_s.INIT_RAM_21=256'h00000000000000000000800080000000000000000000020002900080002010A1;
defparam rom_rom_0_2_s.INIT_RAM_22=256'h8040001028200090900000000000000000000040000000001000000000000000;
defparam rom_rom_0_2_s.INIT_RAM_23=256'h0020000843232C48C83033198D5A950000000000000000000000000500040000;
defparam rom_rom_0_2_s.INIT_RAM_24=256'h5571C2826140032085000008100120420212201000C402000000119791000000;
defparam rom_rom_0_2_s.INIT_RAM_25=256'h4000048B020008D2000010004480084904480006120123000000300018000000;
defparam rom_rom_0_2_s.INIT_RAM_26=256'h0441400000000A001000000008A3000642000000000000000487000145000000;
defparam rom_rom_0_2_s.INIT_RAM_27=256'h00190BD45DFDDF4000000000000E369D3099CA68D2400DE6F0BCA2E753A01226;
defparam rom_rom_0_2_s.INIT_RAM_28=256'h9395F99AA31912532B780007806000003A83D0A10D28AD218C680C555C577604;
defparam rom_rom_0_2_s.INIT_RAM_29=256'h419903330842285F7389CC2A484888908B2C04FC04AEB746C2921B2D5A575F53;
defparam rom_rom_0_2_s.INIT_RAM_2A=256'h01FABC13E9EFFFBD64BE373290C200208020DFCF8303BB066615401138556000;
defparam rom_rom_0_2_s.INIT_RAM_2B=256'h0F0F0F0F0FF0F0F0F0F0F0F0F01440100000000000018000E664E64E5FC6BC60;
defparam rom_rom_0_2_s.INIT_RAM_2C=256'h669999666699996666999966660F0F0F0F0F0F0F0FF0F0F0F0F0F0F0F00F0F0F;
defparam rom_rom_0_2_s.INIT_RAM_2D=256'hA5C4EF2CB03AC124A04181B6D999996666999966669999666699996666999966;
defparam rom_rom_0_2_s.INIT_RAM_2E=256'hA184D49040006C943063C3ADDCEDCC4289DCCCCCCCCCE90D5B0C516A8E16D9AA;
defparam rom_rom_0_2_s.INIT_RAM_2F=256'h000000000000000008E1B9E2244AAAA8822CA6CE0000009777600140D32AAAAA;
defparam rom_rom_0_2_s.READ_MODE=1'b0;
defparam rom_rom_0_2_s.RESET_MODE="SYNC";
  pROM rom_rom_0_3_s (
    .DO({DO_20[31:1],rom_dat0[3]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_3_s.BIT_WIDTH=1;
defparam rom_rom_0_3_s.INIT_RAM_00=256'h0000000000000000000000008A58004510868040010003101000000002000001;
defparam rom_rom_0_3_s.INIT_RAM_01=256'h0020101084240000020000000000800080001020040000040040008400200201;
defparam rom_rom_0_3_s.INIT_RAM_02=256'h412108801000110100000100041140040000002000030C1190000000012A9000;
defparam rom_rom_0_3_s.INIT_RAM_03=256'h2A5400116A04CD048000240908400000200144000042200240950851028410C4;
defparam rom_rom_0_3_s.INIT_RAM_04=256'h0820000881000010004082080200000408054810800000002000008411330800;
defparam rom_rom_0_3_s.INIT_RAM_05=256'h0000202000420090101130808010201010020000A40001000100008000000000;
defparam rom_rom_0_3_s.INIT_RAM_06=256'h0018010024008010100010101000660000044010000404001992024404400801;
defparam rom_rom_0_3_s.INIT_RAM_07=256'h2802080401100080005998100440080100101000300940208020030094020401;
defparam rom_rom_0_3_s.INIT_RAM_08=256'h40000012834A9244C60590D2525244082594924925000120203204202004CC01;
defparam rom_rom_0_3_s.INIT_RAM_09=256'h000000000000000000000000000000001100000044100000000033999111250C;
defparam rom_rom_0_3_s.INIT_RAM_0A=256'h00555540080428A28A28A28A2853060C30C30C30A2C003000000041420000000;
defparam rom_rom_0_3_s.INIT_RAM_0B=256'h0089209000100022082320400000020000000000088002201050020000002000;
defparam rom_rom_0_3_s.INIT_RAM_0C=256'h0010122100841108201002082000802100828812028040000000000000410024;
defparam rom_rom_0_3_s.INIT_RAM_0D=256'h000000100010100000010100000000000000000304241008C4101040004C0004;
defparam rom_rom_0_3_s.INIT_RAM_0E=256'h0100000000000080000000008000400000000020000800000000004000000000;
defparam rom_rom_0_3_s.INIT_RAM_0F=256'h00020000080000000000000000000000080000000000000041000000482A0000;
defparam rom_rom_0_3_s.INIT_RAM_10=256'h0000010009040022084000020A0080A010100002101084204040080420004000;
defparam rom_rom_0_3_s.INIT_RAM_11=256'h0000012000000000000400000201014A88128A40205240204001002001002800;
defparam rom_rom_0_3_s.INIT_RAM_12=256'h00000004000004500000002A0000000804904840800248404008200092000000;
defparam rom_rom_0_3_s.INIT_RAM_13=256'h00000300A0000000000000000800000000000000000000000000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_14=256'h0000000C000000000C000037000018000C000004000010088100020001000050;
defparam rom_rom_0_3_s.INIT_RAM_15=256'h0000400A15000080194000000800000125002280000200395015000800000000;
defparam rom_rom_0_3_s.INIT_RAM_16=256'h0410400004A00332608000400200160800000000180012880000483500010194;
defparam rom_rom_0_3_s.INIT_RAM_17=256'h0001040000000020000080000000001000000100008000000001004004840410;
defparam rom_rom_0_3_s.INIT_RAM_18=256'h0080800000000000000000010208108421084008001000000001000000100202;
defparam rom_rom_0_3_s.INIT_RAM_19=256'h0008104105040000000000000000000000000000000000000000000004000000;
defparam rom_rom_0_3_s.INIT_RAM_1A=256'h0000000004000000000000000440000040000000400000000000000000041000;
defparam rom_rom_0_3_s.INIT_RAM_1B=256'h0800000000000000A04240100000000000002000002220100400000010000000;
defparam rom_rom_0_3_s.INIT_RAM_1C=256'h0240800000000000000000400200008080000000000000010000800001000002;
defparam rom_rom_0_3_s.INIT_RAM_1D=256'h40010000100A0202022000080100008540441020800000001000000001008800;
defparam rom_rom_0_3_s.INIT_RAM_1E=256'h0010000000000000000000000002000000000000000002808000000000200200;
defparam rom_rom_0_3_s.INIT_RAM_1F=256'h1000000800000000010000000800000000040000000000000000000000501944;
defparam rom_rom_0_3_s.INIT_RAM_20=256'h0000000000002000000000000000000000028008010000100201400040000000;
defparam rom_rom_0_3_s.INIT_RAM_21=256'h00000000000000000000800000000000000000000000020000900080002010A0;
defparam rom_rom_0_3_s.INIT_RAM_22=256'h8040001028200090900000000000000000000040000000000000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_23=256'h0000000001010040400010080002950000000000000000000000000500040000;
defparam rom_rom_0_3_s.INIT_RAM_24=256'h0030C08060400100810000080001004002020010004002000000010480000000;
defparam rom_rom_0_3_s.INIT_RAM_25=256'h0000000302000002000010004480080100080000000000000000000000000000;
defparam rom_rom_0_3_s.INIT_RAM_26=256'h0041400000000A00100000000800000040000000000000000000000145000000;
defparam rom_rom_0_3_s.INIT_RAM_27=256'h84082338FFFFFFC00000500002622E58B4410850D3200DEFFC221F5180000004;
defparam rom_rom_0_3_s.INIT_RAM_28=256'h8D89023AA04840645D08000010700041A91028600215712121AA29523EB68040;
defparam rom_rom_0_3_s.INIT_RAM_29=256'h4F991F33353E09432428CC2A4848223405AC0404048487449232C2C668411F1D;
defparam rom_rom_0_3_s.INIT_RAM_2A=256'hFFF8048FFBFBFEBE5CBFD7FE50DBDD3A0D4DEFCFA39BBB7666F541D13BD56700;
defparam rom_rom_0_3_s.INIT_RAM_2B=256'h00FF00FF00FF00FF00FF00FF00FBFBB800000000000000225A5070525FEFF13F;
defparam rom_rom_0_3_s.INIT_RAM_2C=256'hC33C3C3C3CC3C3C3C33C3C3C3C00FF00FF00FF00FF00FF00FF00FF00FFFF00FF;
defparam rom_rom_0_3_s.INIT_RAM_2D=256'h880BB400081090208090C0C90CC3C3C3C33C3C3C3CC3C3C3C33C3C3C3CC3C3C3;
defparam rom_rom_0_3_s.INIT_RAM_2E=256'h3AB5061050FE0364218F85890F2E0F9151E070F0F0F0A3880C06B7581F072E59;
defparam rom_rom_0_3_s.INIT_RAM_2F=256'h00000000000000000020A4E6620446466684C6C8000000622231E00882B33333;
defparam rom_rom_0_3_s.READ_MODE=1'b0;
defparam rom_rom_0_3_s.RESET_MODE="SYNC";
  pROM rom_rom_0_4_s (
    .DO({DO_21[31:1],rom_dat0[4]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_4_s.BIT_WIDTH=1;
defparam rom_rom_0_4_s.INIT_RAM_00=256'hE854A0012853747FE00724C075A7603ACF617CBB001F28E9EC7FFC00010000FE;
defparam rom_rom_0_4_s.INIT_RAM_01=256'hCC006A8739D23AC585764B2592C9436258692758B9B4360809B4B132425FD506;
defparam rom_rom_0_4_s.INIT_RAM_02=256'hB0DCE779EF12EEEEFF3FEEFFF86EBFEBFFA0009F0004F3EE6C768530E8D545B0;
defparam rom_rom_0_4_s.INIT_RAM_03=256'h15ABFA06952222DA7FC580002007FA805B0803F0AA3DC01DBA68B7AEF073CF3B;
defparam rom_rom_0_4_s.INIT_RAM_04=256'hC25EC325484C6A86003971E3ADC00063A6E2A74D7F8224BF8001CB7B8ECC77FC;
defparam rom_rom_0_4_s.INIT_RAM_05=256'hC7F49881CAB8E86D0D0EC2621D2D1A2E4389E8DD49100684FE83C620AD960200;
defparam rom_rom_0_4_s.INIT_RAM_06=256'h394680D01B40680CE78E4C4C407499A05B13340D00931072A66918B093340680;
defparam rom_rom_0_4_s.INIT_RAM_07=256'hD681864324CFD20E51A6664C93340680FA4C40E54D06B412648728D06B419324;
defparam rom_rom_0_4_s.INIT_RAM_08=256'h1AFF82AD6CB56DB939FA6F2DADADBBF7DA6B6DB6DAF050DA1A0DF898874B3340;
defparam rom_rom_0_4_s.INIT_RAM_09=256'hD05380000000007801000004001000006A480000392FBC0000394C464AE4DAF3;
defparam rom_rom_0_4_s.INIT_RAM_0A=256'h00AAAABCF78BD5555555555552ACB161861861865537C4FE000013234873FF56;
defparam rom_rom_0_4_s.INIT_RAM_0B=256'h0A36DE67C2AFD3CD751CDF3E13C55D980034002ED1602499CF8E99E595009E47;
defparam rom_rom_0_4_s.INIT_RAM_0C=256'h44CFA91ED81304C198CE09819F221384C6612501E16133D148D001229B26F7CB;
defparam rom_rom_0_4_s.INIT_RAM_0D=256'hE72E9E4ABE0A0FE8101EFE8FCAB51A9864E7B1C4F3D0CC67318E0FBC9533F5D9;
defparam rom_rom_0_4_s.INIT_RAM_0E=256'hDAAEEEF9AD3CFB541899A81A00CBAA8A09B541549925AAC46214A8984921DBFA;
defparam rom_rom_0_4_s.INIT_RAM_0F=256'h015989D2A3ECD7AAAABED7AC6DFFFD2973FB720002A001BFBEFF7E0097153162;
defparam rom_rom_0_4_s.INIT_RAM_10=256'hD14ECE99D47A70D9D7BCBBD56535655B46AADE99E6A6318C96B3D3D98B801AA0;
defparam rom_rom_0_4_s.INIT_RAM_11=256'hFFFFF6D6340323C02EB9FFFEA952941475AD65AE5B09B55FAB06F3D4D475856F;
defparam rom_rom_0_4_s.INIT_RAM_12=256'hF7DEAFC1FFFD41ADFFDDDED5BFEDDFB7FB6936327EBDB6BFA9361FDB683EFFFF;
defparam rom_rom_0_4_s.INIT_RAM_13=256'hFFED00924EA8038704E1C13CB6DF2FCBF2FCBF2FCEFCB7EFEFAFAFAFAF8F9FD4;
defparam rom_rom_0_4_s.INIT_RAM_14=256'h07F7FFD1DFFD07DFD17EE148503DE2DEF17F40B1E830EFF77EFED5F32AD81A8F;
defparam rom_rom_0_4_s.INIT_RAM_15=256'hCFF5BFF5EAF77D7FE6BE427DB7FCA000DAFE5D7909CDFC86AFAAF757F03C0015;
defparam rom_rom_0_4_s.INIT_RAM_16=256'h036FB60C3B43E4CD9F668610414009F667FCFBE866DD2D6606F8B7CAF3E6FE6B;
defparam rom_rom_0_4_s.INIT_RAM_17=256'hF702B1EABF4575CF695544E539CBD663EA6E4E006271B421BE8AB03B037BDBEB;
defparam rom_rom_0_4_s.INIT_RAM_18=256'h3471598492649E9F08474A42FD77EF7BDEF7B3D6878DD3D55766F2DB406FDD61;
defparam rom_rom_0_4_s.INIT_RAM_19=256'h23036CB2CA32C01FFFFFE0000A819E5EF81BEDBD9F831633167E0C70DB686080;
defparam rom_rom_0_4_s.INIT_RAM_1A=256'h1A36007FA233B880028090000AB38D2E3FC38D2E376349F8696CA014E04B4DF8;
defparam rom_rom_0_4_s.INIT_RAM_1B=256'hB51D0FE000ABDE735191B00A800497ABFCBB11E000514AC1A3F871A38BD8287E;
defparam rom_rom_0_4_s.INIT_RAM_1C=256'h312C1F7EFDFBF7EFDFBFFC2228C7052E1E39A5000000002234440D54C0A687A4;
defparam rom_rom_0_4_s.INIT_RAM_1D=256'h9B14D2028E15DDBCB9D00056EABCCD3A97998F852DD5B54BCCC4E394F08E27AE;
defparam rom_rom_0_4_s.INIT_RAM_1E=256'hB10825AC63956009CDDBFFE2800550A14F8885488800055800FD078C440881E0;
defparam rom_rom_0_4_s.INIT_RAM_1F=256'h8CE011C281FE1C0238A8146C853FD58500082D9E8409204000562108122360A2;
defparam rom_rom_0_4_s.INIT_RAM_20=256'h05121C88100052687F6049020008B108409078C54246220441C29E32AF600A1F;
defparam rom_rom_0_4_s.INIT_RAM_21=256'hAD75AEB5D6BAD755A1D9777F842377EFDFBF7EFDFBFFC140014822318145C313;
defparam rom_rom_0_4_s.INIT_RAM_22=256'h7B18C36B9515D3212D8C6318C6318C618CFF8626890E30FC10ABAD737AEB5D6B;
defparam rom_rom_0_4_s.INIT_RAM_23=256'h8A6E4A9BD2AA7B2AAAA52A552AB50A245858585858585858585858DA0D12FB2C;
defparam rom_rom_0_4_s.INIT_RAM_24=256'hA4CF3F7A9FBFFAE07EFFFDE0FFDAF03F05D5F30FFEBE85FFFBD82AF355727C3C;
defparam rom_rom_0_4_s.INIT_RAM_25=256'h240015ACD9A47FF978002507AB20F15A9547A47E56A56A803723F521F82F2E01;
defparam rom_rom_0_4_s.INIT_RAM_26=256'h052A3DB23A4161E40F48E44446FF247EB54001DB23486151BFF70022A2641043;
defparam rom_rom_0_4_s.INIT_RAM_27=256'h25404C22FFFFFFBFFEFFBFFFFFE180040800A3242C0E00E9E6090500075056A9;
defparam rom_rom_0_4_s.INIT_RAM_28=256'h4E4C8CCF8BA3963B9793C2F03E0B0FC300C453050C202498D63A960C8001D64A;
defparam rom_rom_0_4_s.INIT_RAM_29=256'h0B9917332821362E9AC3A0148206CCD71400A9288229288260C0C4C81480808E;
defparam rom_rom_0_4_s.INIT_RAM_2A=256'hFE00002DF3C43D38204F26C80035F70A0505579F3C4B335664A0014012C46500;
defparam rom_rom_0_4_s.INIT_RAM_2B=256'h00FFFF0000FFFF0000FFFF0000800000000000020606780100550855A0284CDF;
defparam rom_rom_0_4_s.INIT_RAM_2C=256'hA55AA55AA5A55AA55AA55AA55AFFFF0000FFFF0000FFFF0000FFFF0000FFFF00;
defparam rom_rom_0_4_s.INIT_RAM_2D=256'h338000E30E84209101826C000C5AA55AA55AA55AA5A55AA55AA55AA55A5AA55A;
defparam rom_rom_0_4_s.INIT_RAM_2E=256'h3C2502583AB3703495F408B20FF11F015A80FF00FF00178F1971833E6AC7800D;
defparam rom_rom_0_4_s.INIT_RAM_2F=256'h000000000000000000AC0844A8AAAAA8AAC8E2AF5555406444191194673C3C3C;
defparam rom_rom_0_4_s.READ_MODE=1'b0;
defparam rom_rom_0_4_s.RESET_MODE="SYNC";
  pROM rom_rom_0_5_s (
    .DO({DO_22[31:1],rom_dat0[5]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_5_s.BIT_WIDTH=1;
defparam rom_rom_0_5_s.INIT_RAM_00=256'h53AB4000D76A8B401FFFD1008AD9804575B6854403E0F7B61281080002FFFF01;
defparam rom_rom_0_5_s.INIT_RAM_01=256'h617A9D58C62DD4BE2A8974BA5D2EBA9BA552D8A7762BD8B752692AC5BBA02AA9;
defparam rom_rom_0_5_s.INIT_RAM_02=256'hC32318B116249111E0E63189279145346AC00061FFFB080DB38D7ACA532AB94F;
defparam rom_rom_0_5_s.INIT_RAM_03=256'h2AD630196AD5DD65890B3FFFDFE82D002C6FED0B5F437FE6459748D1638C71C4;
defparam rom_rom_0_5_s.INIT_RAM_04=256'h18A13FDAB59B1558FFC8925D1A4001EC590D58B0E12CCA5DFFFEA68CB77798B0;
defparam rom_rom_0_5_s.INIT_RAM_05=256'h780A223E254B30B616152888E2562CB51C32B312B6200971297FBD4313E80402;
defparam rom_rom_0_5_s.INIT_RAM_06=256'hC4BB01602D80B017181911111F896EC0AAC45816114447895BB6E74744580B01;
defparam rom_rom_0_5_s.INIT_RAM_07=256'h6B02C8A4511028F12EDBBB5154580B0105111F12B60B58288A389760B5824451;
defparam rom_rom_0_5_s.INIT_RAM_08=256'hF58E8DF6B35AD6D6D66D92DADADACC38EDB5B6DB6DEFA16C2C3226223897DD81;
defparam rom_rom_0_5_s.INIT_RAM_09=256'hD1676EEEEEEEEE9802555568000AAAAAB512AAAAC45043FFFFEFB7BBB119273D;
defparam rom_rom_0_5_s.INIT_RAM_0A=256'h7F555546C8EE2AAAAAAAAAAAAD57162C30C30C30AEC8ABC9AAAAA5BCB5EDFF56;
defparam rom_rom_0_5_s.INIT_RAM_0B=256'h95C92A9D95502A728A632A732A7AA267FCFBFFF5FA802B335C70E2AF2A012AE8;
defparam rom_rom_0_5_s.INIT_RAM_0C=256'h7714D66134E4592E2510B22D208ED6392892C99AFA964A6E6E600076A2C90E37;
defparam rom_rom_0_5_s.INIT_RAM_0D=256'h18D36195E9953FD00F6101703558E1E19BD64E2B572F1288CF1131E6DADC0966;
defparam rom_rom_0_5_s.INIT_RAM_0E=256'h6D17B10612C104A0626213B4FF31501026089EA8664B450895C97D6FB6DFA495;
defparam rom_rom_0_5_s.INIT_RAM_0F=256'h00A7D72D6C18285555412553520002528C1D847FFD001E48410081FF686AC6BD;
defparam rom_rom_0_5_s.INIT_RAM_10=256'h2BB13163CD85872228434C228A0A98A498553BE39858C631796C0C96347FE100;
defparam rom_rom_0_5_s.INIT_RAM_11=256'hD10FCB2DC801FC3FD6BFDFF9428569EE8A528A51AD56CA2DD4B90C2B35BE7A91;
defparam rom_rom_0_5_s.INIT_RAM_12=256'h85074FC7BFF28653E022212A7C12347FD4B7C9DFFF4649FE57E9EFE597F1B63B;
defparam rom_rom_0_5_s.INIT_RAM_13=256'h3E16037CBACFFCE9BBDA6EF73952691A4691A469189564C9898989898989062B;
defparam rom_rom_0_5_s.INIT_RAM_14=256'h0DC5A0EA36860DD06AC11EF28078B57C1A92BF46555A754AA9697A3DFF3010D4;
defparam rom_rom_0_5_s.INIT_RAM_15=256'h3FB2703AB509DA9C7B43F4954C0F00016D1DA687D213876B515509AB9E43FFEA;
defparam rom_rom_0_5_s.INIT_RAM_16=256'h05B049569DBD1B76E7AB78E08200167AB4DA9435B7E6F6BDF9874F350FC9E3B4;
defparam rom_rom_0_5_s.INIT_RAM_17=256'h9FFD465F67B5D971B5FFF6B7ED6D1E78B38B67BA8AB9DAF20ED3C04C058C6C54;
defparam rom_rom_0_5_s.INIT_RAM_18=256'h698CA1092489212C30380DBD1658B08421086A6B5A36BA6AA8891D6480D6F2DA;
defparam rom_rom_0_5_s.INIT_RAM_19=256'h7E9C934D35C501FEAAA840001502E16337EF37F715062C6C495418C3249292BF;
defparam rom_rom_0_5_s.INIT_RAM_1A=256'h6064E98995625100017527FFD56270344A8270344C5C0D8581C940691F94F350;
defparam rom_rom_0_5_s.INIT_RAM_1B=256'h4AA2F817FF502086AC6A4FF400036151016C6C1FFEAEBB1E07504E051715C161;
defparam rom_rom_0_5_s.INIT_RAM_1C=256'h62D2AC2850A142850A14605453C8CAD8D4610A924924924DE992B4AB1358144A;
defparam rom_rom_0_5_s.INIT_RAM_1D=256'h644925DB31EA224342200029356290C568667072922A4A92329935194548DC90;
defparam rom_rom_0_5_s.INIT_RAM_1E=256'h4AB3877C862FE5BBB12F82940002AB04D0392A0C53FFFAA0FF540D1809710E1F;
defparam rom_rom_0_5_s.INIT_RAM_1F=256'h5899C28EDAD413385154E0C96A81EE68000757B93294329FFFA84A8CACDC3955;
defparam rom_rom_0_5_s.INIT_RAM_20=256'h7A65517260002D8100D3A195FFF342546566D10A8D9C04B8963D7C45DC58F058;
defparam rom_rom_0_5_s.INIT_RAM_21=256'h1A83506A0D41A82A0BC7A980C9C542850A142850A146060002B4C9F262BB1EED;
defparam rom_rom_0_5_s.INIT_RAM_22=256'hC47934962BE94DDED318C6318C6318C719A40C5D32B861A837941A85A506A0D4;
defparam rom_rom_0_5_s.INIT_RAM_23=256'h75B1B56C6F73AC5CDD3AF79BCD5A95D9B1B1B1B1B1B1B1B1B1B1B1A5DAF50559;
defparam rom_rom_0_5_s.INIT_RAM_24=256'h5771C287614F8720859E129F3B252042023A2019E1C4033C2527D19FB98D83C3;
defparam rom_rom_0_5_s.INIT_RAM_25=256'hC00026DF2E4988D687FFDAF854DF0A6D26F849869B49B700484C3A4C1FD0D1FE;
defparam rom_rom_0_5_s.INIT_RAM_26=256'h36D5C244C49A8E09F09309A9B9A3C9874A0002244C931E26448FFFDD5D89A794;
defparam rom_rom_0_5_s.INIT_RAM_27=256'h973FCD3EFFFFFF8001004000000F37DFB7D97FCFDBEEBFF4F7F9EFF7DBA09B76;
defparam rom_rom_0_5_s.INIT_RAM_28=256'hFFFFDDDFEFBF9FFBABFBFDF87F8FF7FDFB97DBFD5A7F5E39DEFFEE7DDF57FFFF;
defparam rom_rom_0_5_s.INIT_RAM_29=256'hF066E0CCDFB75F95FDCF6E6DEE6ECCCBFFCFCFDFCFCFDFEFE7DF7FBFDFDFFFFF;
defparam rom_rom_0_5_s.INIT_RAM_2A=256'h0002BE2BE9EF7FFDEFDEFFA7E68480E030B0AFDFBFA4CC899B1FFE3FEC3B98FF;
defparam rom_rom_0_5_s.INIT_RAM_2B=256'h555555AAAAAAAA55555555AAAA1440F800000004000007F80055550000002740;
defparam rom_rom_0_5_s.INIT_RAM_2C=256'hCCCC3333CCCC3333CCCC3333CCAAAA55555555AAAAAAAA55555555AAAAAAAA55;
defparam rom_rom_0_5_s.INIT_RAM_2D=256'h6FF64BFFFFEFFB2737DBFFFFD333CCCC3333CCCC3333CCCC3333CCCC33CC3333;
defparam rom_rom_0_5_s.INIT_RAM_2E=256'h8016C4583CE3800D1BF029A31FDEE003F800FFFF040027FFF7A27C419FFB8FDB;
defparam rom_rom_0_5_s.INIT_RAM_2F=256'h000000000000000000C42C4A0C22C0E2E22CC8E1999981F7777B9F67D83FC03F;
defparam rom_rom_0_5_s.READ_MODE=1'b0;
defparam rom_rom_0_5_s.RESET_MODE="SYNC";
  pROM rom_rom_0_6_s (
    .DO({DO_23[31:1],rom_dat0[6]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_6_s.BIT_WIDTH=1;
defparam rom_rom_0_6_s.INIT_RAM_00=256'h132B400057288B00000011008A58804530968144030007921081080002000001;
defparam rom_rom_0_6_s.INIT_RAM_01=256'h016A9058C62C00202A8924924924B898A512D8A6440800B552490A84B92022A9;
defparam rom_rom_0_6_s.INIT_RAM_02=256'h43231880102411110000110004114014004000600003080D900042CA132A9040;
defparam rom_rom_0_6_s.INIT_RAM_03=256'h2A5400196AD4CD258008341B8FE805002427E4080142200245954851028C30C4;
defparam rom_rom_0_6_s.INIT_RAM_04=256'h18A10018B5830558004082180200010C590D58B0800888406000008431330800;
defparam rom_rom_0_6_s.INIT_RAM_05=256'h380A222001421092121128888052241110321200B62009710100014310080402;
defparam rom_rom_0_6_s.INIT_RAM_06=256'h0039012024809013181111111001664080C44812014444005992634744480901;
defparam rom_rom_0_6_s.INIT_RAM_07=256'h290248A4511028800C5999114448090105111000B20948288A20072094824451;
defparam rom_rom_0_6_s.INIT_RAM_08=256'hE4000012934A9246C60590D2525244082594924925602124243206222014CC81;
defparam rom_rom_0_6_s.INIT_RAM_09=256'h01206EEEEEEEEE8002555548000AAAAA1512AAAAC4504000000033B9B119250C;
defparam rom_rom_0_6_s.INIT_RAM_0A=256'h0055554208442AAAAAAAAAAAAD53060C30C30C30AAC82B01AAAAA494A40C0000;
defparam rom_rom_0_6_s.INIT_RAM_0B=256'h95C920901510202288632041283AA2000002000008800A20107042020A002028;
defparam rom_rom_0_6_s.INIT_RAM_0C=256'h1110526124C4512A2510A22C2088802928928892129448242620001020C90034;
defparam rom_rom_0_6_s.INIT_RAM_0D=256'h0851611541953010006101000048C1618B004E0B04251288C611304208CC0824;
defparam rom_rom_0_6_s.INIT_RAM_0E=256'h2511110612C104A06262100480005010260880A86048450894095566924A2001;
defparam rom_rom_0_6_s.INIT_RAM_0F=256'h00A6462C4810285555412053120002528800840001001C4041008000686AC614;
defparam rom_rom_0_6_s.INIT_RAM_10=256'h2A20316209058622284344220A0A98A4985521621858C631694C0C06347FE100;
defparam rom_rom_0_6_s.INIT_RAM_11=256'h00000929C8001C0010040000428509CA8A528A5024524A2054B10C2A210A2A90;
defparam rom_rom_0_6_s.INIT_RAM_12=256'h00014004000084520022212A401220480490C841814249C050C8602496410000;
defparam rom_rom_0_6_s.INIT_RAM_13=256'h00120368B044006080182003090040100401004010014000000000000000002B;
defparam rom_rom_0_6_s.INIT_RAM_14=256'h0800002A000208002A0100B2804014200A0080441400100881012A0C81000050;
defparam rom_rom_0_6_s.INIT_RAM_15=256'h3002400A150802801941B480480300012501A286D2120369505508280E40000A;
defparam rom_rom_0_6_s.INIT_RAM_16=256'h0490490004A0033260810060820016081002041411001298000048350C090194;
defparam rom_rom_0_6_s.INIT_RAM_17=256'h0B01441F03B0D9608000D2B3056508101101239A00880A020051404404842414;
defparam rom_rom_0_6_s.INIT_RAM_18=256'h0988A009248921201018040102081084210848295832282AA8890D248094629A;
defparam rom_rom_0_6_s.INIT_RAM_19=256'h401C934D354501E0000000001500002006041242000420484000108324909210;
defparam rom_rom_0_6_s.INIT_RAM_1A=256'h6040E98015404100004520000440301040003010480C04018081406900143000;
defparam rom_rom_0_6_s.INIT_RAM_1B=256'h0AA2F01000502080AC6A47F40001605000042C00002221160400060414018100;
defparam rom_rom_0_6_s.INIT_RAM_1C=256'h42D0A000000000000000005052084A9080400A924924924D0912902A1118100A;
defparam rom_rom_0_6_s.INIT_RAM_1D=256'h64492449310A2242422000081502108568667072822A4890321914010500C800;
defparam rom_rom_0_6_s.INIT_RAM_1E=256'h42B30250842801222024000400020A0490312A04520002A08000001009610610;
defparam rom_rom_0_6_s.INIT_RAM_1F=256'h100902084A0001204104808168802248000550212294129000284284A0D81944;
defparam rom_rom_0_6_s.INIT_RAM_20=256'h224541622000218100132094000342142506810A8D0804B08621604450088040;
defparam rom_rom_0_6_s.INIT_RAM_21=256'h0280500A0140280A0006888049040000000000000000060002B4098222A210A4;
defparam rom_rom_0_6_s.INIT_RAM_22=256'h8441149428E8009092108421084210860100084122A00000041402800500A014;
defparam rom_rom_0_6_s.INIT_RAM_23=256'h001000040111044444101188C54A9558A0A0A0A0A0A0A0A0A0A0A02540C50411;
defparam rom_rom_0_6_s.INIT_RAM_24=256'h5330C085604005008100021800010040022A0010014002000420110C88800000;
defparam rom_rom_0_6_s.INIT_RAM_25=256'h40002003264800068000120054800A01201848008008010048400A400000D000;
defparam rom_rom_0_6_s.INIT_RAM_26=256'h20C5C24404800E0830900808180088014A00022440900220000000015D882110;
defparam rom_rom_0_6_s.INIT_RAM_27=256'hE1C00FFF5DFDDF3FFEFFBFFFFFEF96EDDEFDEB6DFD7EBA0600BDA75F90A08006;
defparam rom_rom_0_6_s.INIT_RAM_28=256'h1F15FFF56BFFD6FFFEF8020790600842BFD7FBF3DF7DFDA5FFD6BF5E9EC7F646;
defparam rom_rom_0_6_s.INIT_RAM_29=256'h019903330D7FBF7FA7EBED7EDEDEEEF7BFAEAFFEAFAFBFFEF7FBDFEFDEDEFEFF;
defparam rom_rom_0_6_s.INIT_RAM_2A=256'hFFF81F101C0F8381EFE1F0101CE2268CE6A6F06003C333066400000010446000;
defparam rom_rom_0_6_s.INIT_RAM_2B=256'hCC3333333333333333CCCCCCCC0004500000000008080000005555554039261F;
defparam rom_rom_0_6_s.INIT_RAM_2C=256'hFFFFFF00000000FFFFFFFF0000CCCCCCCC3333333333333333CCCCCCCCCCCCCC;
defparam rom_rom_0_6_s.INIT_RAM_2D=256'h17E3FFEFB6FE73B1A093EFC90C0000FFFFFFFF00000000FFFFFFFF00000000FF;
defparam rom_rom_0_6_s.INIT_RAM_2E=256'h53204058C0FDF02D81F0D0840FDEEF2E98FF8000040083E96003FF1F00E7FFF7;
defparam rom_rom_0_6_s.INIT_RAM_2F=256'h00000000000000000060C2622CCC22EC20C0EC221E1E1C644485DFF7FC3FFFC0;
defparam rom_rom_0_6_s.READ_MODE=1'b0;
defparam rom_rom_0_6_s.RESET_MODE="SYNC";
  pROM rom_rom_0_7_s (
    .DO({DO_24[31:1],rom_dat0[7]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_7_s.BIT_WIDTH=1;
defparam rom_rom_0_7_s.INIT_RAM_00=256'h5B18155400C730FAA00704159A4A0ACD338AB05055092101811802AAAE000000;
defparam rom_rom_0_7_s.INIT_RAM_01=256'h000AA0484208380019860B0582C16088280F8B8679403651533BFE28205114AE;
defparam rom_rom_0_7_s.INIT_RAM_02=256'h5A695A9A5376D546263F514D7C3357AD7C9555280001580398420470480401C0;
defparam rom_rom_0_7_s.INIT_RAM_03=256'h623538AF2209893C8DDDF4199854342AA499D24403462001D7B12A9534A55555;
defparam rom_rom_0_7_s.INIT_RAM_04=256'hBD04C2045800292300050A89882AAD7C39D4DB7B86D225AE20001AA855330AF6;
defparam rom_rom_0_7_s.INIT_RAM_05=256'h0335716108860580B0B365C790206072B2066F641C855F22598200174D00A8AB;
defparam rom_rom_0_7_s.INIT_RAM_06=256'h30082B05601582B1B302F8F8B040A21595BD02B0A6AE2C62288071E2BE01582B;
defparam rom_rom_0_7_s.INIT_RAM_07=256'h00567CDE2F93558C00A889F8AE01582B52B8F08450588167A566010588163D2B;
defparam rom_rom_0_7_s.INIT_RAM_08=256'h6ED432328F4AB24DCE9FB8D65656555A6594924925100B0161768571E409442B;
defparam rom_rom_0_7_s.INIT_RAM_09=256'h1AAE11111111114BA4800002AAA0000075B55555D48A840000191298B35B6B6C;
defparam rom_rom_0_7_s.INIT_RAM_0A=256'h0000002704D2669A69A69A69A7455AB659659659205926D0000014808A02488C;
defparam rom_rom_0_7_s.INIT_RAM_0B=256'hEE5B64B09C915EA6E9E9645594C55A180030000A801AE4E1B435D644C4AAE406;
defparam rom_rom_0_7_s.INIT_RAM_0C=256'h48B961EB4E5D67726FB6EE9575939ACB7DBC3DA656ADD491198554813BDA25DA;
defparam rom_rom_0_7_s.INIT_RAM_0D=256'hD624BA887C22494540995709420D7A54818CA311255135DB5335B49C31155FF8;
defparam rom_rom_0_7_s.INIT_RAM_0E=256'h52662EE16DF28902AE2C0C518040012162D060012081A011382604990411F1EA;
defparam rom_rom_0_7_s.INIT_RAM_0F=256'hAAA922403806C3AAAABE6CACED2D5EE4A2411A800016BA2355AD0E003084AA20;
defparam rom_rom_0_7_s.INIT_RAM_10=256'h30444C6AB7319E5DC7A0005C55F5672B4BA571784BAB5AD7AAA2D5FADF602E16;
defparam rom_rom_0_7_s.INIT_RAM_11=256'h1DF365621156204004D4D782060B03C1476C61B40E09A34915728C0A480882C0;
defparam rom_rom_0_7_s.INIT_RAM_12=256'h0F640D7DBB242C08C69998C107C91E30DB5124221A72E420C9141352B063D740;
defparam rom_rom_0_7_s.INIT_RAM_13=256'hB25C5563833802B440AD102DD46FBF2FEBF2FCBF2EF2F7F09F6F906FDF20C811;
defparam rom_rom_0_7_s.INIT_RAM_14=256'h5831FAAA86C859FF0A7C805A24FA94FDDB30400C22B5A2411400D4832A0D61B2;
defparam rom_rom_0_7_s.INIT_RAM_15=256'h7B0A9F24B55D7F0B8B57FB07E65055532554E6AF6C29582955F55F5161840000;
defparam rom_rom_0_7_s.INIT_RAM_16=256'hAC3956AD6CA0C112F693842FBC16D768316028CA32403288006012D55FBCACB5;
defparam rom_rom_0_7_s.INIT_RAM_17=256'h91008C20A95B32E561551F5C3ABB10C3106150CD7726932DC1A20AD0ACA50D08;
defparam rom_rom_0_7_s.INIT_RAM_18=256'h2C30022492A4A666428ED8800C306000000006A0664090F140E0300215B3BE35;
defparam rom_rom_0_7_s.INIT_RAM_19=256'h4044D7DF7C082A0EDC586E6860559C84D819EC81BE63D13394598D6C15353580;
defparam rom_rom_0_7_s.INIT_RAM_1A=256'hB687BF4D58891C55548A8800008B9B6903181B670066D818DB700A9420092463;
defparam rom_rom_0_7_s.INIT_RAM_1B=256'h471509C2AACC7163133924785AA9138A720E934000004A436863736A45B0BAB0;
defparam rom_rom_0_7_s.INIT_RAM_1C=256'hF5957EBD86F61BD86F627CAB108420952E8D27B6DB6DB6D204674F546C2DADB2;
defparam rom_rom_0_7_s.INIT_RAM_1D=256'h28A3482586001C1CD10AAB30C4A026B83A324E1A921ED55B0FC7F5A0DD0BE3AC;
defparam rom_rom_0_7_s.INIT_RAM_1E=256'hE70F6C8152A932C8E75A68006AA8D2EB4D0EC38284000005106593A076E65340;
defparam rom_rom_0_7_s.INIT_RAM_1F=256'hAFEB3522AFF9DD66A4EA941F176595D2A958AD8E08272420000084C1010ECA81;
defparam rom_rom_0_7_s.INIT_RAM_20=256'h248A24810AAA80C86B60624A0000042608087C131B274B530A80A754BE888E8C;
defparam rom_rom_0_7_s.INIT_RAM_21=256'h991322644C8991219420C73283189437B0DEC37B0DD92895586B32082422A301;
defparam rom_rom_0_7_s.INIT_RAM_22=256'h031E593680C84A010FF2FCBF2FCBF295A36FDF878421000C41489915922644C8;
defparam rom_rom_0_7_s.INIT_RAM_23=256'h803A480EC30720C1C0602030180060183A603A603A603A603A64A0A0C0EB0200;
defparam rom_rom_0_7_s.INIT_RAM_24=256'h049454D6AA6CAE16A9D2E5282CC00B0CB2B44ADD2B89D3A5CA4805A583D24000;
defparam rom_rom_0_7_s.INIT_RAM_25=256'h0AAD780956BE7C4248000F529D6A579A795DBE5DE6BE022AC372A7F2A4B32201;
defparam rom_rom_0_7_s.INIT_RAM_26=256'h400EEF8F2DE5577E3B7CBE5E4A9CFE295C2AB7E3F0FCA2B9053100000C9E79F9;
defparam rom_rom_0_7_s.INIT_RAM_27=256'h00000000000000400100100002600000000000000000000000000000050AE024;
defparam rom_rom_0_7_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_7_s.INIT_RAM_2B=256'h0F0F0F0F0FF0F0F0F0F0F0F0F06BFB000000000000000002A875575560390D00;
defparam rom_rom_0_7_s.INIT_RAM_2C=256'hAA5555555555555555AAAAAAAAF0F0F0F0F0F0F0F00F0F0F0F0F0F0F0F0F0F0F;
defparam rom_rom_0_7_s.INIT_RAM_2D=256'h00000000000000000000000000AAAAAAAA5555555555555555AAAAAAAAAAAAAA;
defparam rom_rom_0_7_s.INIT_RAM_2E=256'hACC00198FFFE001081F3FFBBF02110C019FFFFFFFFFF01D717F800007FFFFFEF;
defparam rom_rom_0_7_s.INIT_RAM_2F=256'h000000000000000000E0004EE00CEC2200EE02021FE0000000000000003FFFFF;
defparam rom_rom_0_7_s.READ_MODE=1'b0;
defparam rom_rom_0_7_s.RESET_MODE="SYNC";
  pROM rom_rom_0_8_s (
    .DO({DO_25[31:1],rom_dat0[8]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_8_s.BIT_WIDTH=1;
defparam rom_rom_0_8_s.INIT_RAM_00=256'hAC10399928C730C7800128D855A76C2AC9496433601A2869E41EF70CF1000000;
defparam rom_rom_0_8_s.INIT_RAM_01=256'h48052220001038C055060B0582C140004A8D07483974374801B6F42A004B5502;
defparam rom_rom_0_8_s.INIT_RAM_02=256'hA898C6584B00ECC26A3ACEEE386AB1E34DB9989B0004C00268748510AC454190;
defparam rom_rom_0_8_s.INIT_RAM_03=256'hD58B7B64952812D22DF5C000101642CC5B981094AA8CC01D3268A68CB0634D33;
defparam rom_rom_0_8_s.INIT_RAM_04=256'hE70640254A6CCAA5003971C3ADF3307222F0244677D3351C0001DB638ECC763C;
defparam rom_rom_0_8_s.INIT_RAM_05=256'hC2D555C11AB8E86D0D0EC55511AD1A2EA2C9EDD50199848A2C0146204416C2C5;
defparam rom_rom_0_8_s.INIT_RAM_06=256'h2246B0D61B586B0C26C6EAAAA06699B81939B70DC2AAB846A66908A8AAB586B0;
defparam rom_rom_0_8_s.INIT_RAM_07=256'hD6E1B55AAEA9D708918666AAAAB586B0C2EAE0894D86B61735C448D86B6139AE;
defparam rom_rom_0_8_s.INIT_RAM_08=256'h12EE60AD64B56DB939D8672DADADBB36DA6B6DB6DA1050DA1A0DA155446B3370;
defparam rom_rom_0_8_s.INIT_RAM_09=256'h5257111111111112C82AAA97331555540A8800003126280000314C4646C6DAD3;
defparam rom_rom_0_8_s.INIT_RAM_0A=256'h00AAAA90120191451451451450AC70E28A28A28A5533D4BE55554A434A119F1B;
defparam rom_rom_0_8_s.INIT_RAM_0B=256'h6A36D665EAEB97CD259CD736D4C549100214002CD57324C9EC8C95654530D654;
defparam rom_rom_0_8_s.INIT_RAM_0C=256'h84EF819EDB1BA6D1DAEE4DD3D3733BC6D76C3765C569B4910159992B8B36E74A;
defparam rom_rom_0_8_s.INIT_RAM_0D=256'hA50A98A2BE0A0B299012628C40B73E9844CF1194B350ED7731EECD94001336D9;
defparam rom_rom_0_8_s.INIT_RAM_0E=256'hCACACE08C00A5B5C1D8D4C1A004F2E8E18E2615491B712C46836AA904DA19A8C;
defparam rom_rom_0_8_s.INIT_RAM_0F=256'h301920C0B0E30280003E0CA0018E9C84613B0B8002BB02190CCE520085801162;
defparam rom_rom_0_8_s.INIT_RAM_10=256'hD44E4C1DF61858D103BC13C51480611B23A0D09D43A318C696B221F8C8000EBB;
defparam rom_rom_0_8_s.INIT_RAM_11=256'h35871696166321802EB8B0CAA95214117001312C4AA9B0CF0346F2C0CA20806F;
defparam rom_rom_0_8_s.INIT_RAM_12=256'hFFD4ADD8EAB171A5FF5556D4BEEDDDB321693632382D963FA936071B483EAEA5;
defparam rom_rom_0_8_s.INIT_RAM_13=256'hBFCD60934708039144E4513CB08F8FE3F8FE3F8FE5F28F8F60DF6F906FDF6014;
defparam rom_rom_0_8_s.INIT_RAM_14=256'h85CFB8915FD185FFD17E2140561E42CF217A00B1EAB4EE5774CCD5A32ADD990B;
defparam rom_rom_0_8_s.INIT_RAM_15=256'h073D3864EAC71C4646B241279584B998DACC0D6104E0E406AC2AC154B18C0015;
defparam rom_rom_0_8_s.INIT_RAM_16=256'hC32AB6AD3B4384C91866860F3D5B09866EFDD94A60DD2D6402D0810AC1E0726B;
defparam rom_rom_0_8_s.INIT_RAM_17=256'hA102B1E0BC4D34CF6B5505483A90D7E7EE7E9A4577073525EAAE3C3BC36B4B4B;
defparam rom_rom_0_8_s.INIT_RAM_18=256'h36125D96DB76DEDFCC44B8C28D7468421084268686CC97D55726C2DB582BDD24;
defparam rom_rom_0_8_s.INIT_RAM_19=256'h03236CB2CA32F01BE5929A9ACAE1DEDA2003013DE7B8800408FEAF74DB6D6D40;
defparam rom_rom_0_8_s.INIT_RAM_1A=256'h95B91469CA8B24E6628AD8000ABF8AEF3FF40AEF36A2BAD8577CAC02806A4985;
defparam rom_rom_0_8_s.INIT_RAM_1B=256'hF55D046CCC89C70B5295A00AECC01FADD8B312C000514EA1587AF159C1E83606;
defparam rom_rom_0_8_s.INIT_RAM_1C=256'hBD055F7EFDFBF7EFDFBFEF2BAC63352A3E37B54924924930322C4541A8256BA1;
defparam rom_rom_0_8_s.INIT_RAM_1D=256'h9B14D226CA15DDBCBCDCCC766A3DE3381799878C7DD5B56FCDE6ABF6CAB5244D;
defparam rom_rom_0_8_s.INIT_RAM_1E=256'hB540790579557E494543412BCCC550DA0E8ED4F1240005580078C40CB68E80C0;
defparam rom_rom_0_8_s.INIT_RAM_1F=256'h22822D32A51EB045A62A1B0E914D1585CD80A58CCD4AE9200056217A432746AA;
defparam rom_rom_0_8_s.INIT_RAM_20=256'hC19A8A9C1CCC5256DC645402000CB10BD21944C54267D34741828AA887A20D8D;
defparam rom_rom_0_8_s.INIT_RAM_21=256'hA9752EA5D4BA9751C7D97027A4A3E3D86F61BD86F626F1E66102163908054212;
defparam rom_rom_0_8_s.INIT_RAM_22=256'h699A824BD717DD20200D0340D0340D000EDE21204C4EFACE5ACBA97332EA5D4B;
defparam rom_rom_0_8_s.INIT_RAM_23=256'h0A6A029AD2AA7B2AAAA52A552AB50281401B401B401B401B401B44CA330802A0;
defparam rom_rom_0_8_s.INIT_RAM_24=256'hACC92762938DEAF84E9FC5E07D02EC37C115FC097ABE613F8BC02A9355500000;
defparam rom_rom_0_8_s.INIT_RAM_25=256'h2F361DA8D1B6256958002564AB2C65DADD42363176B76ACC07B094B2C9352601;
defparam rom_rom_0_8_s.INIT_RAM_26=256'h092A3DBB0B6531F60F6C7656465F563235F32000B22CC1D8A1850022225658AA;
defparam rom_rom_0_8_s.INIT_RAM_27=256'h01100ECC5DFDDF3FFEFFBFFFFFE61020492597E3219A13FBF101202B475976A9;
defparam rom_rom_0_8_s.INIT_RAM_28=256'h0407200BEC0008E03688001480300802A9104348987675A1001818514D841F72;
defparam rom_rom_0_8_s.INIT_RAM_29=256'h0B9997332A32E967000BC9569290000A2B6FEE07EF6C64DE0206428C28C87274;
defparam rom_rom_0_8_s.INIT_RAM_2A=256'h8A2A2DBFE7EFFD7CA0FEBFDB4655DB16BB293FB7A00BBBD776A0057B92E63522;
defparam rom_rom_0_8_s.INIT_RAM_2B=256'h00FF00FF00FF00FF00FF00FF009004100000000001F800000055555540112FCA;
defparam rom_rom_0_8_s.INIT_RAM_2C=256'h3333333333CCCCCCCCCCCCCCCC00FF00FF00FF00FF00FF00FF00FF00FFFF00FF;
defparam rom_rom_0_8_s.INIT_RAM_2D=256'h0300FD24143280B3A0C1C7800DCCCCCCCCCCCCCCCC3333333333333333333333;
defparam rom_rom_0_8_s.INIT_RAM_2E=256'hFBA57BD8FFFFF0353FF7FFA3102110D01BFFFFFFFFFF7E1096FFFFFFE000000F;
defparam rom_rom_0_8_s.INIT_RAM_2F=256'h00000000000000000860EC80020EEECCECCECCCFE0001C7666079996647FFFFF;
defparam rom_rom_0_8_s.READ_MODE=1'b0;
defparam rom_rom_0_8_s.RESET_MODE="SYNC";
  pROM rom_rom_0_9_s (
    .DO({DO_26[31:1],rom_dat0[9]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_9_s.BIT_WIDTH=1;
defparam rom_rom_0_9_s.INIT_RAM_00=256'hFC2801E057C7B9D7ED5910202000101006181A0880245000096003CF38555500;
defparam rom_rom_0_9_s.INIT_RAM_01=256'hA500200040087F12A9082080082040000D1E83027B495C515133F428A8573056;
defparam rom_rom_0_9_s.INIT_RAM_02=256'h1446312E45DF6232436AF82DF2240FD88D81E044AAD030020281143FFC0409C5;
defparam rom_rom_0_9_s.INIT_RAM_03=256'hC020BEEE003910390DB79A44D1BA9C7000DC18E6BB0009A18F0251A25C10E308;
defparam rom_rom_0_9_s.INIT_RAM_04=256'h210954855A2EA967550000242803C1D821C0934907BBFD155D4A0618000081FF;
defparam rom_rom_0_9_s.INIT_RAM_05=256'h25954954C48100000000052D64200021A92015FE5A4E0C4B722EA00246410101;
defparam rom_rom_0_9_s.INIT_RAM_06=256'h8C20400800200401297BA4A5A71080009F6A000003E9291920093893E9020040;
defparam rom_rom_0_9_s.INIT_RAM_07=256'h000032F92A461D6301A001E5F90200403FA5A322C000000D455180000000AA7A;
defparam rom_rom_0_9_s.INIT_RAM_08=256'h1A99F2A00400000100380000000000C100000000001A80000000434959180000;
defparam rom_rom_0_9_s.INIT_RAM_09=256'hCDDC000000000017FAFFFED03C0FFFFD64777FFF0ACE4000AA26800008220000;
defparam rom_rom_0_9_s.INIT_RAM_0A=256'h4B2AAA931213C71C71C71C71C6849931451451450D04B88E7FFFF8AB5E23F5B6;
defparam rom_rom_0_9_s.INIT_RAM_0B=256'hBF70090B6C8337C4E184098AB7CFF8A2AC38003EF50C2CD52200D4908CC0C979;
defparam rom_rom_0_9_s.INIT_RAM_0C=256'hEDE161863A38AE31C6E2DC71CFB33A4E170D71EC200B84BFF9C1E07B3B066749;
defparam rom_rom_0_9_s.INIT_RAM_0D=256'h290A17A86F2F4DE60A5E9E5199072E46ED6BF2DC4890E1710BE2E21DF790FFF9;
defparam rom_rom_0_9_s.INIT_RAM_0E=256'hE2C77EF1C77F1F0006060CB06B98800020406A0004B1B80028A607997960FBE0;
defparam rom_rom_0_9_s.INIT_RAM_0F=256'hC084213BD30CFF7EBAA0CCFCEC7FA4BE053BDAD5685C0E0F303BE7A915802860;
defparam rom_rom_0_9_s.INIT_RAM_10=256'h17B8A2032260080CF401EC38757F1F4141203A90412148539119D42857CD8403;
defparam rom_rom_0_9_s.INIT_RAM_11=256'h3C42FE0603806B75020A652A000240A407AC41935B800D1090E005003EFD0000;
defparam rom_rom_0_9_s.INIT_RAM_12=256'h4F6A81135970032CF7BBBCD587CBBF709905010A17F801000D3142FB01008C65;
defparam rom_rom_0_9_s.INIT_RAM_13=256'hFCFC803F091E5697E6A5F9ACF47EFF7FDFF7FDFF7EFF7FDF2FDF6FDF6FFF7A11;
defparam rom_rom_0_9_s.INIT_RAM_14=256'h0BFFF323DFFC09FFE37E14C0085FE0EFB163D50207BDE1A00E325C536E2A1B85;
defparam rom_rom_0_9_s.INIT_RAM_15=256'hD73E3400E03D1C5E420EC9C5870601E00033441B27486D8003203953A281AF00;
defparam rom_rom_0_9_s.INIT_RAM_16=256'h002503EF78141004871FD7AF3C9C0070EFFDFAF36709A007D012274035F8E020;
defparam rom_rom_0_9_s.INIT_RAM_17=256'h49540201BD5F30D0FB771D5CBABBE0E3E66FDECF777BBB39EEAA8000001098A0;
defparam rom_rom_0_9_s.INIT_RAM_18=256'h2F70000EFB3ECEDEC01398300C706000000037D66DCCB0F3415E734320A3F4AC;
defparam rom_rom_0_9_s.INIT_RAM_19=256'hFB61E08A08180080AF4483F4C603DCDE7D9C7DC4185757F357FFFF7C58A5A55B;
defparam rom_rom_0_9_s.INIT_RAM_1A=256'h8E8F5563D8C85E07816FE2AB8088077183DC07718001DD2B3B9210570B3B4DFE;
defparam rom_rom_0_9_s.INIT_RAM_1B=256'h07FDCF00F09E3A3B1BBD81600F0119DA81FB9BD4DD084EE0E87B80EA61E25BFA;
defparam rom_rom_0_9_s.INIT_RAM_1C=256'hFC157FFFFFFFFFFFFFFFFD8CFCBDB50F3FFBF1EFBEFBEFB28E4744F7CC33A879;
defparam rom_rom_0_9_s.INIT_RAM_1D=256'h08700127E7603C3C9400F0102E22DF183B08601E423FB5E321EFB9F7EE5F61EF;
defparam rom_rom_0_9_s.INIT_RAM_1E=256'hA70ECDFB57D77B45DE9FFEE80F00556B609FC8DB26AAA80065FDF7FEDEC2040D;
defparam rom_rom_0_9_s.INIT_RAM_1F=256'h8204B4F5EF1EE1969EAF4DFCF5CE3C820E0AB3FE3DB25D3AAA80005F4987E0B8;
defparam rom_rom_0_9_s.INIT_RAM_20=256'hD6403A5F80F0023BD262D3E8AAB60002FA4D7A0102A67BE1003499AF87E356DF;
defparam rom_rom_0_9_s.INIT_RAM_21=256'h648C9192324648D47F8B0FD37FF7FFEFDFBF7EFDFBFFCC0780275406FD4A0907;
defparam rom_rom_0_9_s.INIT_RAM_22=256'h2485FDE547D77F09005214852148527C4D619691E85DF6F30CE4648A09192324;
defparam rom_rom_0_9_s.INIT_RAM_23=256'hAEEADBBAD61E80078767607038004A6F052404250524042505201A127F58FDEE;
defparam rom_rom_0_9_s.INIT_RAM_24=256'h04061D1E8EB00A003A604435AB60100D04F45306038A84C08C6D80680F56C141;
defparam rom_rom_0_9_s.INIT_RAM_25=256'h18381DAC1C7608482EB50D879870F5DA5D50766576B76A70033335B33E2F2AE9;
defparam rom_rom_0_9_s.INIT_RAM_26=256'h308E027B3367741620EC56565195764E8C03C223B06CB0993687B568B8B658BB;
defparam rom_rom_0_9_s.INIT_RAM_27=256'h11300175FFFFFFBFFEFFBFFFFFE226FFE7F008A3B6FC360D0081483F470876B0;
defparam rom_rom_0_9_s.INIT_RAM_28=256'h1A1B576C02D0DE8ED590011350200003E5408132D072320D6BC4230500860910;
defparam rom_rom_0_9_s.INIT_RAM_29=256'h0B999733264A49CB0660CB403030666DA00102A92B808131307C01A1461E040A;
defparam rom_rom_0_9_s.INIT_RAM_2A=256'h4D328F14060181C10000C86D40D373A601016020132BBBD776A0057B92E63522;
defparam rom_rom_0_9_s.INIT_RAM_2B=256'h00FFFF0000FFFF0000FFFF00006BFB2800000001F800000000555555600067D3;
defparam rom_rom_0_9_s.INIT_RAM_2C=256'h00000000000000000000000000FFFF0000FFFF0000FFFF0000FFFF0000FFFF00;
defparam rom_rom_0_9_s.INIT_RAM_2D=256'hF9ABDBCFB428C10000408F4901FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000;
defparam rom_rom_0_9_s.INIT_RAM_2E=256'h0C47001BFFFFF7C007F3FF9CEFDEEF0D6000000000000000FEE0000000000010;
defparam rom_rom_0_9_s.INIT_RAM_2F=256'h000000000000000000ECECCEECC22200020020200000001404225F17C5C00000;
defparam rom_rom_0_9_s.READ_MODE=1'b0;
defparam rom_rom_0_9_s.RESET_MODE="SYNC";
  pROM rom_rom_0_10_s (
    .DO({DO_27[31:1],rom_dat0[10]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_10_s.BIT_WIDTH=1;
defparam rom_rom_0_10_s.INIT_RAM_00=256'hED059E0750D776EB64CFC84675A7233AEF697CB91AFD1069EDFEC3CFC0333300;
defparam rom_rom_0_10_s.INIT_RAM_01=256'h10986D073BD93C3D2D77CFF7BBD977667D7C2388FB4654F3BF33F66A5648B1DE;
defparam rom_rom_0_10_s.INIT_RAM_02=256'hBE9EE77FEFDFEEEE9CEFD0FFFB6EBFD3BF9E061C99B0F00267D62577EC454F99;
defparam rom_rom_0_10_s.INIT_RAM_03=256'hD58BFFE4956B32F37FFFCB3477B1200359DA3B07AEB9C4F43D6AB78EFD73CF3B;
defparam rom_rom_0_10_s.INIT_RAM_04=256'hF751F7454E6FEAA7661B35E7F8FC0AD3E6FA24C63FFFBDEADB27D679AECCD7FF;
defparam rom_rom_0_10_s.INIT_RAM_05=256'hD7F5DD4D7499A66CCCCECF7F5EAC992FEF41FDFE49C06EDEC0E85418FFA23035;
defparam rom_rom_0_10_s.INIT_RAM_06=256'hBBA60CC19B0660CEEF72AFEEEDD29986DFBBB0CC2BBBAB75666979B9FBB0660C;
defparam rom_rom_0_10_s.INIT_RAM_07=256'hD619F77BEAEF9D6EE9A666EEEBB0660CF2AEABFC4C66B19F755774C66B19BBAA;
defparam rom_rom_0_10_s.INIT_RAM_08=256'hBEFFFBAD6CB56DBB39FA6E2DADADBBF7DA6B6DB6DA998CD9998DF9DFD7BB330C;
defparam rom_rom_0_10_s.INIT_RAM_09=256'hDEFFB33333333778F0AFFE93C0D777776AED7FFFB9A19C00667C8C466EE6D8E3;
defparam rom_rom_0_10_s.INIT_RAM_0A=256'h1E2AAABD1791914534D34D34D4ACF9F3CF3CF3CF593FD863FFF5EBCB5A5FFFBF;
defparam rom_rom_0_10_s.INIT_RAM_0B=256'h7B56DF6ECA2CDFDDE598DEBCF7F5F929B950002FF530B4DDEF8FDDF6440CDF5A;
defparam rom_rom_0_10_s.INIT_RAM_0C=256'hFFEFE998CF7B6EF2DF2D7D975F531BCAD968776DE56FB7F5FFCE072B78B0998B;
defparam rom_rom_0_10_s.INIT_RAM_0D=256'h845B9FAAFF2B4D607C7E7A1F3E3F3EFE21A5AB48FBD96D96316CEFBFB533F7F9;
defparam rom_rom_0_10_s.INIT_RAM_0E=256'hCEDEAFFFC5FE5D071D5CFDD073E5834395DFE652DEB5FA626EEEAA98C969DBE8;
defparam rom_rom_0_10_s.INIT_RAM_0F=256'h0DDC7CCFF2FB3FFAEEDFD8BCFD9731EF76EEEECCD820C7EBBEF08BE434C03B62;
defparam rom_rom_0_10_s.INIT_RAM_10=256'hDEFFCEDD667B7CD5D7BF5BED90CD3B1FAFEED5CDAFEF79CEB63A2729DFBD1E7C;
defparam rom_rom_0_10_s.INIT_RAM_11=256'h1FDBF6D6201B2C2C87BBF5EF1936E0A175AD35BFC0AD36CFAB66FEDCDE3BD57F;
defparam rom_rom_0_10_s.INIT_RAM_12=256'hFFFF9FDBFBFA332DFFFFFFD5BFFFFFB4FB6936325FFD373BA9765BFF6C399F58;
defparam rom_rom_0_10_s.INIT_RAM_13=256'hFFFC189F41BBCEB7F5EDFD7DF4FFBFFFFBFFFFBFFFFFFFDF4F4F4F4F4F6F7A14;
defparam rom_rom_0_10_s.INIT_RAM_14=256'h67FFFB91DFFC67FFD17FD2C8317FE4FFF36673136EB5EFF77EFED5F73E5C5FAF;
defparam rom_rom_0_10_s.INIT_RAM_15=256'hFFFF8BE0EAF37F41C6BE4BFFF0F67E04DAFC9D79AFA59446AF8AF7645AB49BA4;
defparam rom_rom_0_10_s.INIT_RAM_16=256'h33EF33AD7B57E8C91F6FE69FFC60A9F7FFFDFBE9E1296D715FE910CAFFF61E6B;
defparam rom_rom_0_10_s.INIT_RAM_17=256'h17CC9361BDDF30DD6B5F1F4C3ABBF7EFEEFFDEC77777B53DCCBE9339337BFBE1;
defparam rom_rom_0_10_s.INIT_RAM_18=256'hE6724BDFDB76FFFFE367FB148D746842108437F6E7ECB7D757F6F7DB066BDD6D;
defparam rom_rom_0_10_s.INIT_RAM_19=256'hEF63EDB2FA7A4D06BFD607FE4A1B9EDE7CDF6CFDFFEFDFFF56FFFFFDDBEDEDC9;
defparam rom_rom_0_10_s.INIT_RAM_1A=256'h9FB9DE9C6AFFA6781B5FC265B3BDEFF1BFFFEFF1BFD3FC0F7F128377FABB4DFF;
defparam rom_rom_0_10_s.INIT_RAM_1B=256'hC5DFD3FF00BE3F330F9D9349F035FFD46ED7CFB24E95DFE9FBFFF9FDEBFF7F4F;
defparam rom_rom_0_10_s.INIT_RAM_1C=256'hFC3F7FFFFFFFFFFFFFFFFF9DAD73756F7FFFFFFDBFDBFDB286A46EDCFAE7FEEC;
defparam rom_rom_0_10_s.INIT_RAM_1D=256'h3930C26EEFE1FDBCD50F02F2FEB1EF7AB7880D9F313FF5E701FEEFFAFE6F63FF;
defparam rom_rom_0_10_s.INIT_RAM_1E=256'hFD44FFBF7D515B6FDFDFFFF9F03575FAB5F2FDB3BC99994E21FDFFFEF78E65EB;
defparam rom_rom_0_10_s.INIT_RAM_1F=256'hEFF67DF0B7FFFFCFBE3F3F7EF170F6F1F062E9FE2F5BFF799993137B7D27E63A;
defparam rom_rom_0_10_s.INIT_RAM_20=256'hB5FFBECDCF035F7FA13D5EFA6676989BDBE97E67227FFB6725FC9DFEAFB33FDF;
defparam rom_rom_0_10_s.INIT_RAM_21=256'hFFFFFFFFFFFFFFFDF5AD7708777FFFFFFFFFFFFFFFFFF8F8156B7F7F9DDD4B5F;
defparam rom_rom_0_10_s.INIT_RAM_22=256'h49A4DB6D4513336B6E5F13E5F13E5F7A43FFB7B7DDEDB6FF7BFBFFFFBFFFFFFF;
defparam rom_rom_0_10_s.INIT_RAM_23=256'hBAFB5EBED6AEE92BAB6D6AF57AB56ABE443E641F453F651E443A7EFAAD38FBFF;
defparam rom_rom_0_10_s.INIT_RAM_24=256'h2CCF3F7E9FBFFA657EF7FC35FFCC729F2DD4F3AFFF9F8DEFF85CC2FB57DAC242;
defparam rom_rom_0_10_s.INIT_RAM_25=256'h8FC1BDE8F1BEF2B1DD934DFF9B7FF7DEFDD7BE8BF7BF7A0307F7BDF7FFFFE25D;
defparam rom_rom_0_10_s.INIT_RAM_26=256'h9E9E91FF7BEFF49EAF7DBEDEC7667EFF3C7C1803F67DF8BB1FEB93741A5EFBFB;
defparam rom_rom_0_10_s.INIT_RAM_27=256'h80000A6BA20220C001004000000B976CF469252D023093F4F4290E1F8F4DF7A8;
defparam rom_rom_0_10_s.INIT_RAM_28=256'h05050230684653E66B48000480300002A61428E1813CDFA121D079725EA062B6;
defparam rom_rom_0_10_s.INIT_RAM_29=256'h01998333012FBC47C42FEB7C3E3E22216386AC06AC6C675F9539F35D8DDE3E35;
defparam rom_rom_0_10_s.INIT_RAM_2A=256'h5140AFB3EDEFFC3D8B3E87029224024012205F97AB83BB877600043B90663022;
defparam rom_rom_0_10_s.INIT_RAM_2B=256'hFF00000000FFFFFFFF000000006BFB68000000000001C001550000001FC6B43C;
defparam rom_rom_0_10_s.INIT_RAM_2C=256'hF0F0F0F0F0F0F0F0F0F0F0F0F0FFFFFFFF00000000FFFFFFFF00000000FFFFFF;
defparam rom_rom_0_10_s.INIT_RAM_2D=256'h00153504145013A18093A0B6DCF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
defparam rom_rom_0_10_s.INIT_RAM_2E=256'hA934061BFFFFF7CD84000000000000028000000000000010001FFFFFE0000000;
defparam rom_rom_0_10_s.INIT_RAM_2F=256'h0000000000000000088CECCEEECECECEEC222222000000E773745916C5AAAAAA;
defparam rom_rom_0_10_s.READ_MODE=1'b0;
defparam rom_rom_0_10_s.RESET_MODE="SYNC";
  pROM rom_rom_0_11_s (
    .DO({DO_28[31:1],rom_dat0[11]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_11_s.BIT_WIDTH=1;
defparam rom_rom_0_11_s.INIT_RAM_00=256'h11721FF87B00822363C5163800001C0020000200E0823002008003F0000F0F00;
defparam rom_rom_0_11_s.INIT_RAM_01=256'hCF0702A8020203E0D00E2F15CBE100080293CCD640B023A9028D0B10081FC428;
defparam rom_rom_0_11_s.INIT_RAM_02=256'h02C2100000248014EF102E0003000028401FF8018780000009A9000810900020;
defparam rom_rom_0_11_s.INIT_RAM_03=256'h0020000A004000080002001281AEDA7C0626A0F001041C818700402000082000;
defparam rom_rom_0_11_s.INIT_RAM_04=256'h008E0CC01481014878000010003FF128400093A96024C2BD871E680020000000;
defparam rom_rom_0_11_s.INIT_RAM_05=256'h380A0080AD00000000000008624000000C200300120F80203E6788021001C1C0;
defparam rom_rom_0_11_s.INIT_RAM_06=256'hC480700E00380701009C41010C20001800C00300C10050034000610200038070;
defparam rom_rom_0_11_s.INIT_RAM_07=256'h006000205400424008000101100380700D404900808002080898900800200044;
defparam rom_rom_0_11_s.INIT_RAM_08=256'h0400000010000002000001000000000000000000000800000000020018900030;
defparam rom_rom_0_11_s.INIT_RAM_09=256'h20040E8E8E8E8E84F5045503FF00A0A00600A222826FE800E3D3002020000210;
defparam rom_rom_0_11_s.INIT_RAM_0A=256'hB9000000E04A441041861861860000000000000004086CFDAAAA31A000200040;
defparam rom_rom_0_11_s.INIT_RAM_0B=256'h102000013287C81092440102002284D05A280051200F08000020000390F0002D;
defparam rom_rom_0_11_s.INIT_RAM_0C=256'h220040461400800504C3004480282014261500001810036A220FF8408706FED0;
defparam rom_rom_0_11_s.INIT_RAM_0D=256'h427401C04145A287804084B0C508600088004808000A8061088320204AA00802;
defparam rom_rom_0_11_s.INIT_RAM_0E=256'h302110003805A048008100003D00A48408208000400000008008052010082013;
defparam rom_rom_0_11_s.INIT_RAM_0F=256'hF141DD1925E4E0C40177274010575E530391153C3C5F0214000F749C22558000;
defparam rom_rom_0_11_s.INIT_RAM_10=256'h0BD71090D482250823BCE7B165386C40EA8A2E11EA8A109401A7F5D084632A5F;
defparam rom_rom_0_11_s.INIT_RAM_11=256'hC024080853E013DC40000A10000400850001443D9B2D81122808FFDD20CED704;
defparam rom_rom_0_11_s.INIT_RAM_12=256'h00000002040602000000000000100003000080012040810400C0040400476082;
defparam rom_rom_0_11_s.INIT_RAM_13=256'h0000E0080E443C208008200102000000040100000001402090209020900085E1;
defparam rom_rom_0_11_s.INIT_RAM_14=256'h8000044200008800000020000E00060002190F00000000000001280080038000;
defparam rom_rom_0_11_s.INIT_RAM_15=256'h0003BE75000E033EA001A48037981FF80002C0001259E8C000200217B56F86E0;
defparam rom_rom_0_11_s.INIT_RAM_16=256'hC0808400000C18048010012080BF00001002000207D40006CC1427000C0CF600;
defparam rom_rom_0_11_s.INIT_RAM_17=256'hE83C00000090000094AA103080600008108120A88000429211500C00C0000008;
defparam rom_rom_0_11_s.INIT_RAM_18=256'h48010401040801000400044070838739CE738000400140208000000438002000;
defparam rom_rom_0_11_s.INIT_RAM_19=256'h0C800008104030B9402979516060002086E0900000002008A100000000000017;
defparam rom_rom_0_11_s.INIT_RAM_1A=256'h007668FF9002787FE1B41E1C8002000E0000000E002803F100EC1C0907802000;
defparam rom_rom_0_11_s.INIT_RAM_1B=256'h3220CCE00061C0C0502833617FC4803BFD68104E3F0C100400000403840900B4;
defparam rom_rom_0_11_s.INIT_RAM_1C=256'h41BA20000000000000000033118C88000040008201048208F8CB312A0490179D;
defparam rom_rom_0_11_s.INIT_RAM_1D=256'h20400401212480C069CFFC04848C100284B3AFD14FC04808CE18000020805412;
defparam rom_rom_0_11_s.INIT_RAM_1E=256'h0A2A004002862020300000017FC580054E6D3848D08780007802001109400417;
defparam rom_rom_0_11_s.INIT_RAM_1F=256'h000002071A00000040C0000026BFCB62FF8B5621F0F030987800020400AC0093;
defparam rom_rom_0_11_s.INIT_RAM_20=256'h5A7580220FFC09017E4D01861E12001020040000000800000420020110440060;
defparam rom_rom_0_11_s.INIT_RAM_21=256'h0080100200400800025600FF8180000000000000000000BFE00400624280AC48;
defparam rom_rom_0_11_s.INIT_RAM_22=256'h123B340692CCCC4E41B0E83A06C1B0E9E000401810A208008400008040002004;
defparam rom_rom_0_11_s.INIT_RAM_23=256'h411020440810000404008000000000D9BFE59FE49EC4BEC4BEE49A3052420005;
defparam rom_rom_0_11_s.INIT_RAM_24=256'h0200000000000018000801C300340C00C0080C000000601007A3C00808810080;
defparam rom_rom_0_11_s.INIT_RAM_25=256'h13FE20142C886F78338F820020000200202008748048047C7840484000005DC4;
defparam rom_rom_0_11_s.INIT_RAM_26=256'h20B02E04008285684B90E82820DB480080BFE3F841101D60D45870DCA8E82090;
defparam rom_rom_0_11_s.INIT_RAM_27=256'h86004D9200000000000000000002067CEC78822D023017FBF605281F80008040;
defparam rom_rom_0_11_s.INIT_RAM_28=256'h4A49222040405B866001014042300003A20040008138981821C061244AE03449;
defparam rom_rom_0_11_s.INIT_RAM_29=256'h0B999733288A88411C244943941022296AA8000028404198163EA151351CE4EA;
defparam rom_rom_0_11_s.INIT_RAM_2A=256'h2080AF27EFE5FD7CA9DEFFCC04D5DB92A9A90FB7918BBBD776A0057B92E63522;
defparam rom_rom_0_11_s.INIT_RAM_2B=256'hFFFFFFFFFF00000000000000006BFB1800000000000004215555555540002400;
defparam rom_rom_0_11_s.INIT_RAM_2C=256'h00FF00FF00FF00FF00FF00FF00FFFFFFFFFFFFFFFF0000000000000000FFFFFF;
defparam rom_rom_0_11_s.INIT_RAM_2D=256'h0809938E3408432001016036D8FF00FF00FF00FF00FF00FF00FF00FF00FF00FF;
defparam rom_rom_0_11_s.INIT_RAM_2E=256'h7A768018FFFFF00C000000000000000280000000000000000000000000000000;
defparam rom_rom_0_11_s.INIT_RAM_2F=256'h0000000000000000002020022200202222000020000000C1557D592648B33333;
defparam rom_rom_0_11_s.READ_MODE=1'b0;
defparam rom_rom_0_11_s.RESET_MODE="SYNC";
  pROM rom_rom_0_12_s (
    .DO({DO_29[31:1],rom_dat0[12]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_12_s.BIT_WIDTH=1;
defparam rom_rom_0_12_s.INIT_RAM_00=256'h202A000000212800000110008A18004510008140010020B09001000002000000;
defparam rom_rom_0_12_s.INIT_RAM_01=256'h09280255AD6C1041225C22110884A150A0209A66741004950011108421002280;
defparam rom_rom_0_12_s.INIT_RAM_02=256'h41020000802420140000330000010030028000010001041D90000040212A9080;
defparam rom_rom_0_12_s.INIT_RAM_03=256'h08404A1848844420D68810028400240006004100034000020484404002080080;
defparam rom_rom_0_12_s.INIT_RAM_04=256'h100000089084010800000008000000081080102002088841400000803020084C;
defparam rom_rom_0_12_s.INIT_RAM_05=256'h000A020001000000000138080040000100201210B00008200000008200000000;
defparam rom_rom_0_12_s.INIT_RAM_06=256'h0038010024008013100101010001440080400000014040005112C30640000000;
defparam rom_rom_0_12_s.INIT_RAM_07=256'h280208A411002880085998505440080105111000B00940288220070094024411;
defparam rom_rom_0_12_s.INIT_RAM_08=256'hE4028036A15A16D0524012C2C2C2CC38EDB5B6D925200120200A5A222014CC01;
defparam rom_rom_0_12_s.INIT_RAM_09=256'h916044444444440000555540000AAAAA35100000C4000000000035ABA0102335;
defparam rom_rom_0_12_s.INIT_RAM_0A=256'h0055554228470A28A28A28A28D12040820820820A2C00240AAAAA41424006A44;
defparam rom_rom_0_12_s.INIT_RAM_0B=256'h90C00200042010C0D0400201214014000000000008000A004060002000000208;
defparam rom_rom_0_12_s.INIT_RAM_0C=256'h1001124024C010080400200C2008802020128090901400840000001021800230;
defparam rom_rom_0_12_s.INIT_RAM_0D=256'h001820004081118000010000000840608100020210240200840001C8085C045C;
defparam rom_rom_0_12_s.INIT_RAM_0E=256'h13053B0010602080024008000000400024004020902800404524042000004041;
defparam rom_rom_0_12_s.INIT_RAM_0F=256'h0080400AC9E09440005722A82800004000190200000018C080050200686A8200;
defparam rom_rom_0_12_s.INIT_RAM_10=256'hD808FF4009050033DBDEE3E6082589A1183421001838C631E10E4C4E02006000;
defparam rom_rom_0_12_s.INIT_RAM_11=256'h86C7800440012C0002000A060201014ABA5E8A4264525470D0017BE8000B2A06;
defparam rom_rom_0_12_s.INIT_RAM_12=256'h3AC304040C0C04508D7773EA126D50ADC4A14852BC00096C01682780020F43EC;
defparam rom_rom_0_12_s.INIT_RAM_13=256'hD1E002280240002100884021080D0641906419064264D32626262626260682A1;
defparam rom_rom_0_12_s.INIT_RAM_14=256'h0972D04F4B44094E2E39803700503C681E034000441025323A67883400100843;
defparam rom_rom_0_12_s.INIT_RAM_15=256'h1664300A040B341C1382E00C840000000C0E87038001813040C40B038A200000;
defparam rom_rom_0_12_s.INIT_RAM_16=256'h059041040CA10372E2A300600200062232B454083A84222000804F260540E138;
defparam rom_rom_0_12_s.INIT_RAM_17=256'h840104488A1041000000D2C101828412004009004000040100490048059CC4F0;
defparam rom_rom_0_12_s.INIT_RAM_18=256'h000089092409042A0000000162AB56B5AD6B50C86541E5008696011800D6A440;
defparam rom_rom_0_12_s.INIT_RAM_19=256'h41089145154401E15557A00000007890C80801088A853A67102A14A004A22000;
defparam rom_rom_0_12_s.INIT_RAM_1A=256'h401289814451C800000220000451A0027541A0027B28006100240001001618A8;
defparam rom_rom_0_12_s.INIT_RAM_1B=256'h220040080045018DA8604A5000034890000428000022211406A834009AC90018;
defparam rom_rom_0_12_s.INIT_RAM_1C=256'h5254B356AD5AB56AD5AB9C423A18429B8A508792492492610F1400048100000A;
defparam rom_rom_0_12_s.INIT_RAM_1D=256'h60000400000B1B1A62A0000A550A411555E511B0899C90959B45148004220124;
defparam rom_rom_0_12_s.INIT_RAM_1E=256'h00BA02C182F0000060708C20000000008080AC070000028084AB02940C600000;
defparam rom_rom_0_12_s.INIT_RAM_1F=256'h146800484AAA0D00090000250800820000003118C2981C000000030700581164;
defparam rom_rom_0_12_s.INIT_RAM_20=256'h23C6418800000000000140E0000000183802A80A08A20220000162C26B280006;
defparam rom_rom_0_12_s.INIT_RAM_21=256'h02604C098130260980929E80A002356AD5AB56AD5AB9C40000902386208370A0;
defparam rom_rom_0_12_s.INIT_RAM_22=256'h00431096E82A02909A94A5294A5294A6941A8A41E33450540013026004C09813;
defparam rom_rom_0_12_s.INIT_RAM_23=256'h0010000440000000000000804002958509090909090909090909094540C5D828;
defparam rom_rom_0_12_s.INIT_RAM_24=256'h022088A540427C200109ED6002000000072800109F000213DAC0000000800000;
defparam rom_rom_0_12_s.INIT_RAM_25=256'h0000148D2E2408968000120764807949145D2406520522006F20322018078201;
defparam rom_rom_0_12_s.INIT_RAM_26=256'h20C7EB7204420F443A48040408A284074C0003B720881310048700014D841110;
defparam rom_rom_0_12_s.INIT_RAM_27=256'h050164640000000000000000000000810381280094CE20F9E2EC44A04000522C;
defparam rom_rom_0_12_s.INIT_RAM_28=256'h7370555502968F08B993E0E93E2F02C0454481134030121C4A850A650044C188;
defparam rom_rom_0_12_s.INIT_RAM_29=256'h0B9997332146598B1A4CC0280808444FC00100A902818AA12256A5F0C7000803;
defparam rom_rom_0_12_s.INIT_RAM_2A=256'h8002000DF3C83D78024F4E6810D3750E078727A73A0BBB5226A0015112E62500;
defparam rom_rom_0_12_s.INIT_RAM_2B=256'hAA5555AAAA5555AAAA5555AAAA6BFB400000000206063800000000003FFFDBFF;
defparam rom_rom_0_12_s.INIT_RAM_2C=256'hAA5555AAAA5555AAAA5555AAAAAAAA5555AAAA5555AAAA5555AAAA55555555AA;
defparam rom_rom_0_12_s.INIT_RAM_2D=256'h038248C3806CF00401520D00005555AAAA5555AAAA5555AAAA5555AAAA5555AA;
defparam rom_rom_0_12_s.INIT_RAM_2E=256'h34640018FFFFF004000000000000000000000000000000000000000000000000;
defparam rom_rom_0_12_s.INIT_RAM_2F=256'h000000000000000008E00002202222222222220200000010000A0611053C3C3C;
defparam rom_rom_0_12_s.READ_MODE=1'b0;
defparam rom_rom_0_12_s.RESET_MODE="SYNC";
  pROM rom_rom_0_13_s (
    .DO({DO_30[31:1],rom_dat0[13]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_13_s.BIT_WIDTH=1;
defparam rom_rom_0_13_s.INIT_RAM_00=256'h05821FFED624AA001FFEDA3F8A991FC550088640FDE0F114130013FFFCFFFF00;
defparam rom_rom_0_13_s.INIT_RAM_01=256'h33B5053DEF65D51A72DC361B0D8684D982841A612643C9C6B40344CD81802A50;
defparam rom_rom_0_13_s.INIT_RAM_02=256'hCD21088610C91104C0C0230007914004421FFF21FFF90008B38D3805052ABA0F;
defparam rom_rom_0_13_s.INIT_RAM_03=256'h0AC6301048044540890003E44010207FAAC0190756037FE6409708D10F8451C4;
defparam rom_rom_0_13_s.INIT_RAM_04=256'h2D003CC880100000FFCE9E4C527FFE94098448108375531DBFFEB484D37598B0;
defparam rom_rom_0_13_s.INIT_RAM_05=256'h4000647E344F27B4F4F52191E294E9F43C46A022A4CFF10A297E3C1C4261F9FD;
defparam rom_rom_0_13_s.INIT_RAM_06=256'hC6927E4FC93F27E4006832323F8A6E9F240CD3F4FE0C8F8D1BB6024C0CD3FA7F;
defparam rom_rom_0_13_s.INIT_RAM_07=256'h627C910882300171A25332621893F27F00222F1A24F313E11058D24F313E0882;
defparam rom_rom_0_13_s.INIT_RAM_08=256'h41067D44221084949445829898908830C921249249CF8E49C9F8644458A4993E;
defparam rom_rom_0_13_s.INIT_RAM_09=256'h904000000000000000000003FFE00000A0A0000002800000FFC6A71315000231;
defparam rom_rom_0_13_s.INIT_RAM_0A=256'hFF555540080608208208208208124C9A69A69A69868080C00000015C31006A44;
defparam rom_rom_0_13_s.INIT_RAM_0B=256'hE0800308282010C052800281C4601467FFC800512E1FDB446041243268FF4310;
defparam rom_rom_0_13_s.INIT_RAM_0C=256'hAA20128007A8BA1E472154586011887A391ED0FC9C0A840A910FFEC140100220;
defparam rom_rom_0_13_s.INIT_RAM_0D=256'h0018000000001187EF8000703500000000004002182F23908E60C1C1625C0446;
defparam rom_rom_0_13_s.INIT_RAM_0E=256'h13243B400060248B84040BE17F344565C0405E2396A9007348C4000000002400;
defparam rom_rom_0_13_s.INIT_RAM_0F=256'hFE0030039D2B94800042003A9A000000041D037FFC5FF4C0800103FF482A2089;
defparam rom_rom_0_13_s.INIT_RAM_10=256'hD499C3002B84092618C4A88E18E5A3A132B0000012B294A4C10A690492804A5F;
defparam rom_rom_0_13_s.INIT_RAM_11=256'h9108080403FCE03FC3420A011428622B88129A43E0F754F2C04911610A817806;
defparam rom_rom_0_13_s.INIT_RAM_12=256'h0002143E0C023E508C11102A1209102A048749CEC10008500729A80403B03228;
defparam rom_rom_0_13_s.INIT_RAM_13=256'h1404FF158B11FC197B865EE048241204812048120124891212121212121202A0;
defparam rom_rom_0_13_s.INIT_RAM_14=256'hF14890082240F16008801EB22F92110918823F0E43CF340AA3412A315533ED74;
defparam rom_rom_0_13_s.INIT_RAM_15=256'h062C300A1501941C1B42490684005FFF6D0C26812421802B501501838183FFE0;
defparam rom_rom_0_13_s.INIT_RAM_16=256'hF91048F3C99D1A64E23B79EFBCBFF62BA8951003B6A6F6A9F9874F350150E1B4;
defparam rom_rom_0_13_s.INIT_RAM_17=256'h87FD0A4AC38A32D136AAA96882D3A59A04C09B65D906459D412D0F88F9086050;
defparam rom_rom_0_13_s.INIT_RAM_18=256'hC80687600000240C27A0913D060850842108446801222020800001043F424244;
defparam rom_rom_0_13_s.INIT_RAM_19=256'h3E88914515843E1EAAA84000007E002183E4124115021420715408420425252F;
defparam rom_rom_0_13_s.INIT_RAM_1A=256'h84890F000DE1067FFD390FFFF5614241CA814241C530904612121F811FB49350;
defparam rom_rom_0_13_s.INIT_RAM_1B=256'h3002400000018000A04042517FF800000344601FFFAEB5384F502848734E5211;
defparam rom_rom_0_13_s.INIT_RAM_1C=256'h22469458B162C58B162CA446AB28F2C8F420950000000021C8AD328487412853;
defparam rom_rom_0_13_s.INIT_RAM_1D=256'h4083092500EBA3C22AEFFF8A150C63DD55479120CDD49000D82409080B51D055;
defparam rom_rom_0_13_s.INIT_RAM_1E=256'h4CD4CA429A12980052588C397FF8254AA0D6849005FFFA87E3D40D0834367A0F;
defparam rom_rom_0_13_s.INIT_RAM_1F=256'h7856E43D7ED40ADC8713691208C00A32FFF2A3601B4A402FFF819D500D501F7C;
defparam rom_rom_0_13_s.INIT_RAM_20=256'h9A2AE288CFFF8C12808CD201FFF40CEA806BD03831141A1B3A1D414B4D377484;
defparam rom_rom_0_13_s.INIT_RAM_21=256'h000000000000000018B62800925AC58B162C58B162CA42BFFC92E6CA7CB91CEC;
defparam rom_rom_0_13_s.INIT_RAM_22=256'h00653882282020DED90842108421084103808459156829A80040000000000000;
defparam rom_rom_0_13_s.INIT_RAM_23=256'h75A1B5682F4780D1D16AF43A1812F504101010101010101010101005000C0029;
defparam rom_rom_0_13_s.INIT_RAM_24=256'h0030C0A56042853F810A108F02250FC0FB2A0CF0A1417A142107C400A30D83C3;
defparam rom_rom_0_13_s.INIT_RAM_25=256'h9BFFDE5D0A37888287FFD000F4800DE55EA837837957967FA4BC10BC080001FE;
defparam rom_rom_0_13_s.INIT_RAM_26=256'hD253410BC1789A17D06F17B7B9A0178244BFFC10BC2F0D9E4489FFDD4517DE2C;
defparam rom_rom_0_13_s.INIT_RAM_27=256'hE7D5EE680000000000000000000F37EFF6EDBFEFDFFEB7F6F7FDEFFFC80E796C;
defparam rom_rom_0_13_s.INIT_RAM_28=256'hF7F7FFFFEFDFD7FFDFFBFEF83FCFF7FCFFD7EBFDDF4FEFB9EFFDBF77DF07FF7F;
defparam rom_rom_0_13_s.INIT_RAM_29=256'hF06660CCCDBD355EFEEFAF7FFEFEEEE7EFEFEFEFEFEDEFFFF7FBFFFDDFDFFFF7;
defparam rom_rom_0_13_s.INIT_RAM_2A=256'h8002AFABFDEFFE3DEFFFE7028E860468F4843FDFBFC4448DD91FFE2EEC19D8FF;
defparam rom_rom_0_13_s.INIT_RAM_2B=256'h33CCCCCCCC33333333CCCCCCCC6BFB7800000000000003FD555555557FFFFFFF;
defparam rom_rom_0_13_s.INIT_RAM_2C=256'h9966666666999999996666666633333333CCCCCCCC33333333CCCCCCCC333333;
defparam rom_rom_0_13_s.INIT_RAM_2D=256'hF7FF6DF7DFFFFBB7B5DBEFB6D599999999666666669999999966666666999999;
defparam rom_rom_0_13_s.INIT_RAM_2E=256'h801601C00000000800000000000000028000000000000018E81FFFFFE010001F;
defparam rom_rom_0_13_s.INIT_RAM_2F=256'h00000000000000000800CEECCCCCCCCCCCCCCCCC000000F33379DF77DC3FC03F;
defparam rom_rom_0_13_s.READ_MODE=1'b0;
defparam rom_rom_0_13_s.RESET_MODE="SYNC";
  pROM rom_rom_0_14_s (
    .DO({DO_31[31:1],rom_dat0[14]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_14_s.BIT_WIDTH=1;
defparam rom_rom_0_14_s.INIT_RAM_00=256'h1102000056A0AA80000010008850004410820040010000101020000002000000;
defparam rom_rom_0_14_s.INIT_RAM_01=256'h0120001DEF64000022DCA653299480DC80101A60240000841009008485002200;
defparam rom_rom_0_14_s.INIT_RAM_02=256'h410000000000001400003300001140040200002000010C0900000000112A9000;
defparam rom_rom_0_14_s.INIT_RAM_03=256'hE85235F16A0CCC044D307409084008000011400008C0000200840040020000C0;
defparam rom_rom_0_14_s.INIT_RAM_04=256'h00000308822080210000000008000100419000820208884040000280102008B3;
defparam rom_rom_0_14_s.INIT_RAM_05=256'h0001010001000000000014040040000080200400A00000000001808001800000;
defparam rom_rom_0_14_s.INIT_RAM_06=256'h0030000000000000000080808001440000200000002020005112020420000000;
defparam rom_rom_0_14_s.INIT_RAM_07=256'h2000209008100400085110802000000000808000A00100040100060010022008;
defparam rom_rom_0_14_s.INIT_RAM_08=256'h400600A002008004842D80901010000001000000004000000038550100108800;
defparam rom_rom_0_14_s.INIT_RAM_09=256'h2E88111111111107FCAAAA900005555500055555000000000028231111020000;
defparam rom_rom_0_14_s.INIT_RAM_0A=256'h0055554108178A28A28A28A289120408208208208680900855554814220000A9;
defparam rom_rom_0_14_s.INIT_RAM_0B=256'h818000000020148050000001002814000030000008002A000040800208000000;
defparam rom_rom_0_14_s.INIT_RAM_0C=256'h110012000480100A0500000A2040A02828138290100000040400000804000020;
defparam rom_rom_0_14_s.INIT_RAM_0D=256'h001800200460D000006000000002040600004002002502808600004000CC0634;
defparam rom_rom_0_14_s.INIT_RAM_0E=256'h13601B404062248041404C100001400014026020D0390040C026020000002040;
defparam rom_rom_0_14_s.INIT_RAM_0F=256'h0080440289A894800053083A1A00008600000A80000014C08005020048AA2800;
defparam rom_rom_0_14_s.INIT_RAM_10=256'h5008DB44090504339AD4AEC60825B1A113B4204413B39CE6E10A4924D6804E00;
defparam rom_rom_0_14_s.INIT_RAM_11=256'h3B4A8804000120000019019E0000000AA81A8A42645354725021536800092A06;
defparam rom_rom_0_14_s.INIT_RAM_12=256'hA9610144033C04508F5552AA12ED50AF04A14852D500087401282A840232706C;
defparam rom_rom_0_14_s.INIT_RAM_13=256'h45240318900400000000000428C7A368DA368DA36A32B1E3A3E3E3E3E3E3E0A0;
defparam rom_rom_0_14_s.INIT_RAM_14=256'h0061D04D074400440C1080B7000038400C004004001011189B25AA0101040855;
defparam rom_rom_0_14_s.INIT_RAM_15=256'h04E4000A150174001940401C8000000125002281000000395015010000200000;
defparam rom_rom_0_14_s.INIT_RAM_16=256'h0410480404A00332608100608200160800F41008180412880000483500400194;
defparam rom_rom_0_14_s.INIT_RAM_17=256'h0401040A8280208121008440008280160050090044201401080B00400494A490;
defparam rom_rom_0_14_s.INIT_RAM_18=256'h0A00801249126444C0002001468A54A5294A402A2D6724608414111400532240;
defparam rom_rom_0_14_s.INIT_RAM_19=256'hA2689145150C001EAAA85FFFE00010B0C2041349757AD5A2D0D5EB4E04202840;
defparam rom_rom_0_14_s.INIT_RAM_1A=256'h01121900456D080000034000046D00826ABD008265A022600424000300141157;
defparam rom_rom_0_14_s.INIT_RAM_1B=256'h3042480800058108A244425000000805000CA200002221101757A0109B680498;
defparam rom_rom_0_14_s.INIT_RAM_1C=256'hAE45D5DDBB76EDDBB76DAFCB2E18428B95A6C56DB6DB6DB10E045004A9004002;
defparam rom_rom_0_14_s.INIT_RAM_1D=256'h40210001400BB3D22EE0000A550D419D554791288DD49024D90621624120C004;
defparam rom_rom_0_14_s.INIT_RAM_1E=256'h409012C182D002444058B020000000108090D4232000028080D6F56B87200200;
defparam rom_rom_0_14_s.INIT_RAM_1F=256'h1B4008484AD5E80109000224188002000000213842288D000000012340509964;
defparam rom_rom_0_14_s.INIT_RAM_20=256'h0382408D0000000400004468000000091A02D6080125C390020142C26DA00126;
defparam rom_rom_0_14_s.INIT_RAM_21=256'h40480901202404814486AC0020025DDBB76EDDBB76DAFA000091328620A170A4;
defparam rom_rom_0_14_s.INIT_RAM_22=256'h00C31092E8220290996B5AD6B5AD6B596180F5C1C129A6ABC802404800901202;
defparam rom_rom_0_14_s.INIT_RAM_23=256'h00000000402008080800020100129506161616161616161616161605200490AB;
defparam rom_rom_0_14_s.INIT_RAM_24=256'h08218A2541009C00040279C0100020020528200027040004F380010410000000;
defparam rom_rom_0_14_s.INIT_RAM_25=256'h000010010024000280001007F480790110042400400400002E20002200071200;
defparam rom_rom_0_14_s.INIT_RAM_26=256'h0843216200440904084804041801040044000116200881100000000145041000;
defparam rom_rom_0_14_s.INIT_RAM_27=256'h95300E8E0000000000000000000FB1EBDFEDBFEFB5F0B60F07ED663BC0014004;
defparam rom_rom_0_14_s.INIT_RAM_28=256'h1117777AEED6DCEEFFD9005782300802EF54EBFBD97EFFA56B5C7B531FE6DF96;
defparam rom_rom_0_14_s.INIT_RAM_29=256'h0B9997332F7FFDEFDE6BEB7CBEBE666CABEFEEAFEFEDEFFFB76F56ADFADEFEF1;
defparam rom_rom_0_14_s.INIT_RAM_2A=256'h7FFA0F340E0F8081ABE0F079D4357366A3B3701003ABBB5226A0015112E62500;
defparam rom_rom_0_14_s.INIT_RAM_2B=256'h0F0F0F0F0FF0F0F0F0F0F0F0F09404E800000000080800000000000000000000;
defparam rom_rom_0_14_s.INIT_RAM_2C=256'hC3C3C3C3C33C3C3C3C3C3C3C3C0F0F0F0F0F0F0F0FF0F0F0F0F0F0F0F00F0F0F;
defparam rom_rom_0_14_s.INIT_RAM_2D=256'hF3B7FC618476B3B7A153DFFFD1C3C3C3C3C3C3C3C33C3C3C3C3C3C3C3CC3C3C3;
defparam rom_rom_0_14_s.INIT_RAM_2E=256'h4BA000000000000000000000000000000000000000000000000000000000001F;
defparam rom_rom_0_14_s.INIT_RAM_2F=256'h0000000000000000000C0000000000000000002000000095555FDFB7EC3FFFC0;
defparam rom_rom_0_14_s.READ_MODE=1'b0;
defparam rom_rom_0_14_s.RESET_MODE="SYNC";
  pROM rom_rom_0_15_s (
    .DO({DO_32[31:1],rom_dat0[15]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_15_s.BIT_WIDTH=1;
defparam rom_rom_0_15_s.INIT_RAM_00=256'h56A9400087CF33EA000601001091800845100C04000924111030000000000000;
defparam rom_rom_0_15_s.INIT_RAM_01=256'h72F0AB10842D2887FB047A3D1E8FC013A87ED3656D23DFF6A536FEED43C03A5E;
defparam rom_rom_0_15_s.INIT_RAM_02=256'hD31084510AC9889EE026298D3000A5836E4000010001A004246442F557AEBB00;
defparam rom_rom_0_15_s.INIT_RAM_03=256'h08C2381A48D4446817CF13E4403009000C38200F5C01400620CC86C8AE434D81;
defparam rom_rom_0_15_s.INIT_RAM_04=256'h4405831DEA20854880081041C8400060C3C017AA4788887D80009A80926618F4;
defparam rom_rom_0_15_s.INIT_RAM_05=256'h780B03009108302606048C0C08C60C858050F340E1E00A483803854119880403;
defparam rom_rom_0_15_s.INIT_RAM_06=256'h12130060098030078149818180234CC0906098060160E0245332730760180300;
defparam rom_rom_0_15_s.INIT_RAM_07=256'h6300E1B098380C04865333816018030085818048A603180C1302426031826098;
defparam rom_rom_0_15_s.INIT_RAM_08=256'hEB4634442010049010D02A0080808932C921249248A0204C0C08630302309980;
defparam rom_rom_0_15_s.INIT_RAM_09=256'h2FA966EEE6E66E57FE2AAAB800055555609FFFFF020FA7FF00382713510812B1;
defparam rom_rom_0_15_s.INIT_RAM_0A=256'h805555628C6E9A69A69A69A69D3A64CAA8AA8AAA82B71CD355554914264000A9;
defparam rom_rom_0_15_s.INIT_RAM_0B=256'h95C00A04D480B64001000A3229F800100333FF880E102FD76CC5B4BE6E01CB48;
defparam rom_rom_0_15_s.INIT_RAM_0C=256'h9089170038D0D42A05C1A86B2346F7282212A390B15508A13420000A052A0E33;
defparam rom_rom_0_15_s.INIT_RAM_0D=256'h52B05AA5D9C092100074CC0CC856BD15028C0512532502E0850007FA29FC3FFE;
defparam rom_rom_0_15_s.INIT_RAM_0E=256'h373D1EE212B004A02C2C1C540001501002D0E0A820984548940D7BA7B6DDD5C6;
defparam rom_rom_0_15_s.INIT_RAM_0F=256'h000C41580B27D4D5545721EDFC000250601BEE0001001C5238759600482A669D;
defparam rom_rom_0_15_s.INIT_RAM_10=256'h2146390B4944507FDBC6BCFF5DFFFFAD7AF0439C1AFAD6B5D286DDDE96FFEB00;
defparam rom_rom_0_15_s.INIT_RAM_11=256'h7D0B4A96B8000C401481D5864080080E8A1FDA6C255B47F843831960401C2840;
defparam rom_rom_0_15_s.INIT_RAM_12=256'h8B0247C5BB8C845304AA21AA5A92A84A14A96852C204286801282B454E2A9750;
defparam rom_rom_0_15_s.INIT_RAM_13=256'hF21E035ADA5002E0FB183ECFC9CF5755F17C5F17DF759BE0973780379700826A;
defparam rom_rom_0_15_s.INIT_RAM_14=256'h0833D84ACE06086E0AB880B2906810B49B83C0445420B54AA1420A3B55380953;
defparam rom_rom_0_15_s.INIT_RAM_15=256'h2C00B82B759FF71C5F779FB6240B20016D4D6ECE7EA9862B78779FF393E4000A;
defparam rom_rom_0_15_s.INIT_RAM_16=256'h05985D082DE14377E8B8F9C002001EBB91A61C1B96E6D7A804B04F3D5A94E3FD;
defparam rom_rom_0_15_s.INIT_RAM_17=256'h80014455C0B2E984D6AAB99AF33628930160819E6C0C42438165C04C059C7C74;
defparam rom_rom_0_15_s.INIT_RAM_18=256'h8E04A0000000072E1009D4010E28508421084ECB55040AEAA8523D20801F121D;
defparam rom_rom_0_15_s.INIT_RAM_19=256'h001C115D754500EEDC50600015011C22DA145BC39E07207B10381CE104959520;
defparam rom_rom_0_15_s.INIT_RAM_1A=256'hB59DF4C07C80770000CF4000054F5ACBC30056DFC0F6B0AEF6D7400340161860;
defparam rom_rom_0_15_s.INIT_RAM_1B=256'h0156C800001C341EBE5468140002190D1218BE400022AF3ADC67EB5A7BB4B6B5;
defparam rom_rom_0_15_s.INIT_RAM_1C=256'hFED4BAFD07F41FD07F42FFDB2200008E8F870FB6DB6DBB290D56180EB90B3002;
defparam rom_rom_0_15_s.INIT_RAM_1D=256'h647920D9C30E1A1A0320000C99C48095604C7060802A480F3F0FF393F128C5AC;
defparam rom_rom_0_15_s.INIT_RAM_1E=256'h203947E04499AD9267712104000002C5C0B98265B10002A080E7F3E38D210200;
defparam rom_rom_0_15_s.INIT_RAM_1F=256'h1FE1244A0AF9FC248900012D68A124490001613B0685D980002840A6605619C4;
defparam rom_rom_0_15_s.INIT_RAM_20=256'h9CECA372A0000840400D1810000142053302F708810EC69082015A52EF0084A5;
defparam rom_rom_0_15_s.INIT_RAM_21=256'h500A014028050089502486201B58502F80BE02F80BD1464002B46ECC5025BFE8;
defparam rom_rom_0_15_s.INIT_RAM_22=256'h007E689C683060DFDF80E0380E0380058D2F8E5F74418E0FCC00500C00140280;
defparam rom_rom_0_15_s.INIT_RAM_23=256'h7599B566AD750C5D5C5AD7ABD55AF55199A199A199A199A19981A18D204402CA;
defparam rom_rom_0_15_s.INIT_RAM_24=256'h5931C6816B48A120AD92B7B819192046020A6218284C83256F681104BACD83C3;
defparam rom_rom_0_15_s.INIT_RAM_25=256'hC000325106ED2042B000100054800B11311DEC40C40C95000A62036A00001A00;
defparam rom_rom_0_15_s.INIT_RAM_26=256'h0057EF9680D02F6DFBDA0C0C1800ED004E0003C76058A434000C0001450C37D4;
defparam rom_rom_0_15_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000014A0C946;
defparam rom_rom_0_15_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2B=256'h00FF00FF00FF00FF00FF00FF0000000000000000000004015555555540000000;
defparam rom_rom_0_15_s.INIT_RAM_2C=256'hF00FF00FF00FF00FF00FF00FF000FF00FF00FF00FF00FF00FF00FF00FFFF00FF;
defparam rom_rom_0_15_s.INIT_RAM_2D=256'h00000000000000000000000000F00FF00FF00FF00FF00FF00FF00FF00F0FF00F;
defparam rom_rom_0_15_s.INIT_RAM_2E=256'hB440000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_15_s.INIT_RAM_2F=256'h000000000000000008E0ECCCCCCCCCCCCCCCCCCC0000000000000000003FFFFF;
defparam rom_rom_0_15_s.READ_MODE=1'b0;
defparam rom_rom_0_15_s.RESET_MODE="SYNC";
  pROM rom_rom_0_16_s (
    .DO({DO_33[31:1],rom_dat0[16]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_16_s.BIT_WIDTH=1;
defparam rom_rom_0_16_s.INIT_RAM_00=256'h38093FFE55CF31C21FF8EEBF15165F8AAA1863B2FEFBD8DF5695A7FFFDFFFF00;
defparam rom_rom_0_16_s.INIT_RAM_01=256'h002AA258C62C2D61A7846A351A8DC092AD38DBE87F5FC694B79DD8A44340320A;
defparam rom_rom_0_16_s.INIT_RAM_02=256'h4F52125943C9C80420EEEFCFBBC215D92F3FFFDAFFFD600443BBB85039EE9A1F;
defparam rom_rom_0_16_s.INIT_RAM_03=256'hC9437FF048DD548137FFD81210A006FF973EA00F75009FFAA7AEC2683F492493;
defparam rom_rom_0_16_s.INIT_RAM_04=256'h56073CEFDEF799E980366D25D5BFFEF042E004803E7DDB201FFF7D8378A8E8BF;
defparam rom_rom_0_16_s.INIT_RAM_05=256'hB88BD3DFBF35CF49E9EA0F4F7BC9D3CBEECD5FEFA1DFF098047C7A3D1275FBFB;
defparam rom_rom_0_16_s.INIT_RAM_06=256'hF7D4FE9FD27F4FEB0091EBEBEFEF553FB2F927E9FF7A7BEFD55FCEA57A27F4FE;
defparam rom_rom_0_16_s.INIT_RAM_07=256'hA4FD74BA1E9B0F7DF25555A86A27F4FEC1E9EFDFA9F527DF23DEFA9F527FF91E;
defparam rom_rom_0_16_s.INIT_RAM_08=256'h57EE7D485820092A293A4D010101230611424924902FDE93D3C103D3DEF0AA7E;
defparam rom_rom_0_16_s.INIT_RAM_09=256'h6E9C77F7FF77F717FDFFFFF7FFEFFFFD862D555588EFFBFFFFD6EB357FEA8842;
defparam rom_rom_0_16_s.INIT_RAM_0A=256'h7FD55540A82D5D75D75D75D75ABA2C58638E18638E8FF418FFFFE896274595BB;
defparam rom_rom_0_16_s.INIT_RAM_0B=256'hE1F2552B7FE07F9453CC558FC8A8147FFDCDFFD9295FDE9B8DC151CC0DFE98ED;
defparam rom_rom_0_16_s.INIT_RAM_0C=256'h2BA753CC7FF97E7FC7E0FCBFEDDDECFE7F3EF6FD5C1F9CAB251FFED5459E5DA2;
defparam rom_rom_0_16_s.INIT_RAM_0D=256'h18E80BA83F68DBCFE0D89EF7B5BF7E1E54DE51B6A8EFE7F29FE5EC7043ECDCB5;
defparam rom_rom_0_16_s.INIT_RAM_0E=256'h05CEFC2252DE169FE2627BEB7FBECF6FE61BFF277FF940F7FFFE0EB9B6DD3C85;
defparam rom_rom_0_16_s.INIT_RAM_0F=256'hFEA4771FBDE814D5545721E614000252C766EFFFFEDFECF916A099FFCDAA0A8D;
defparam rom_rom_0_16_s.INIT_RAM_10=256'hFDFFFB75AF85CF221BDEA7A68805A9FD9AF507F57AFAD6B5F8A62DDE94FFEADF;
defparam rom_rom_0_16_s.INIT_RAM_11=256'h3D4F98CD37FDF6BFEFE398CBB468F6BFBA138A7FE7FF567A56F97BEB2A9D7A9E;
defparam rom_rom_0_16_s.INIT_RAM_12=256'hFBE4B7FEEEEB7FD1AF77F3FE32FF7CF964A1785FE44C887EB1696FEC6235AEB9;
defparam rom_rom_0_16_s.INIT_RAM_13=256'hFF6DFF7AD037FFB2FB4CBED9CA0E771DE779DE779571EB9760D777C077F76461;
defparam rom_rom_0_16_s.INIT_RAM_14=256'hF45F88897F41F47EC9FCBFF26F8E37E70BFC7FAFA7FF9B7DD3AFAB07D5CFEE7A;
defparam rom_rom_0_16_s.INIT_RAM_15=256'hF0A9084B576F52409DF9FD941112DFFFB5F12AB6F7404A2D57357894222BFFF1;
defparam rom_rom_0_16_s.INIT_RAM_16=256'hFEF0D88C66BEFFB278D9F9E083BFF7BD8AF758139032DAC9FB7FC875EC8015D7;
defparam rom_rom_0_16_s.INIT_RAM_17=256'h00FF2FA1789A6796D6AAA890F120A397D47D29EBF50A4FE5A17D2FE2FEC62732;
defparam rom_rom_0_16_s.INIT_RAM_18=256'hD71F9EE9248927360F99F7BF0EF8508421086E8C3DCA77A2872E055E7F1F2E1C;
defparam rom_rom_0_16_s.INIT_RAM_19=256'h230CD75D150CBFBBE59A800006FD3CB82000A03787800000045E1CE334B4B62F;
defparam rom_rom_0_16_s.INIT_RAM_1A=256'h6CE0E2E07C8E00FFFDFF5FFFFC7F3E567FC23E56762C9279B2EC3FE97FF45180;
defparam rom_rom_0_16_s.INIT_RAM_1B=256'h37F2B018000DE084BE7D6BF37FF8781C03E4BE7FFFEE3EB74C7FA6CD1F8BD20A;
defparam rom_rom_0_16_s.INIT_RAM_1C=256'h72D4BF7EFDFBF7EFDFBFE8527ABB7AF19DB78F000000006D33100026935D5A0E;
defparam rom_rom_0_16_s.INIT_RAM_1D=256'hC2F7D9FCE3FFFFDE6BFFFF8F4D4FF3DD7DE5F1F38FFED89DFFED9BEDAFDFD27D;
defparam rom_rom_0_16_s.INIT_RAM_1E=256'h72B7E6CCE3BC636DA7894A63FFF80FC590A9AEE37EFFFE97807AF46FBFFEF6FF;
defparam rom_rom_0_16_s.INIT_RAM_1F=256'h138FE40AC61FF1FC8107E92968030706FFF1652FE01FCFFFFFC5B7F3FFD7F964;
defparam rom_rom_0_16_s.INIT_RAM_20=256'hBB7FEB989FFF89B140DDEC6FFFFE2DBF9FFFC0BA7D2F16B36FFFF7AAFE2FF4A7;
defparam rom_rom_0_16_s.INIT_RAM_21=256'h324648C91923240B9AB0B1A0425FA7C05F017C05F02E83FFFC92CDE36E3A5CEE;
defparam rom_rom_0_16_s.INIT_RAM_22=256'h4479B457BAFE4EDED01C0701C0701C0219BC0058BDEE38CC07523246948C9192;
defparam rom_rom_0_16_s.INIT_RAM_23=256'h7599B566ADC5D2F171CADC2E1032F5812119211921192119211901E540CD0FC5;
defparam rom_rom_0_16_s.INIT_RAM_24=256'h8A38E5817EC8E9DFCB9E108F47B7DFF5FB2BDFF83A7B7B3C213FED0CE2CD83C3;
defparam rom_rom_0_16_s.INIT_RAM_25=256'h3BFFFB5126EC306697FFFAF8F4DF0FB579086D01ED5ED4FF8FF508FCE7D0DFFF;
defparam rom_rom_0_16_s.INIT_RAM_26=256'hF3C7EFF602C69F6C3BD80C0C19441FA9CDFFFC01FE3F5BFB606CFFDF4D4C3010;
defparam rom_rom_0_16_s.INIT_RAM_27=256'hB760026E00000000000000000004B1E3D8E0A9AF4CF036F1F2ACC4128C1EED4D;
defparam rom_rom_0_16_s.INIT_RAM_28=256'h899ACFE82BDECC5DDD1901038010080254462A07C31AAA046F546B429AA08B13;
defparam rom_rom_0_16_s.INIT_RAM_29=256'h29DD93332ACA20B92E6A4541D0526662EAACAFEC85EDEC75B57127DD13C29191;
defparam rom_rom_0_16_s.INIT_RAM_2A=256'h0002099DFBE03FFD0B2F6F3918D3B77A4F8F67FF8023BBC2278AA1111A332400;
defparam rom_rom_0_16_s.INIT_RAM_2B=256'h000000000000000000000000000000080000000001FC00000000000000000000;
defparam rom_rom_0_16_s.INIT_RAM_2C=256'h5A5AA5A55A5AA5A55A5AA5A55A00000000000000000000000000000000000000;
defparam rom_rom_0_16_s.INIT_RAM_2D=256'h00D225455214388181180AB6D85AA5A55A5AA5A55A5AA5A55A5AA5A55A5AA5A5;
defparam rom_rom_0_16_s.INIT_RAM_2E=256'h49D0988A50FE7C043048A8FCFBF4DD77C68006881128A9C2B0A151069CA91700;
defparam rom_rom_0_16_s.INIT_RAM_2F=256'h000000000000000008020000000000000000000000000004440844F13C400000;
defparam rom_rom_0_16_s.READ_MODE=1'b0;
defparam rom_rom_0_16_s.RESET_MODE="SYNC";
  pROM rom_rom_0_17_s (
    .DO({DO_34[31:1],rom_dat0[17]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_17_s.BIT_WIDTH=1;
defparam rom_rom_0_17_s.INIT_RAM_00=256'h7A290000078F3382000000000010000000111000000004101940000000000000;
defparam rom_rom_0_17_s.INIT_RAM_01=256'h4060AA10842C2A840B080C060301C090A87AD3667D23D6B4B535FAA4414002FE;
defparam rom_rom_0_17_s.INIT_RAM_02=256'h7300023106248004203F6189200005002E000000000100040C40007F7BAA9B00;
defparam rom_rom_0_17_s.INIT_RAM_03=256'h0842BA1A48D44428178B0000002088000430200F7C0000020084024062010480;
defparam rom_rom_0_17_s.INIT_RAM_04=256'h8409000FDEBB81487F800000C000004241A036AA1608880000001080102008FC;
defparam rom_rom_0_17_s.INIT_RAM_05=256'h380307000100000000000C0C00400081800013E0E2C000D99200000110000003;
defparam rom_rom_0_17_s.INIT_RAM_06=256'h00100000000000020C018181800144003060000000606000511FDE0C60800000;
defparam rom_rom_0_17_s.INIT_RAM_07=256'h200060B018100C00025111806000000021818000A001000C0300020010026018;
defparam rom_rom_0_17_s.INIT_RAM_08=256'h7F8B7D4000000000001800000008000001000000002000000000030300108800;
defparam rom_rom_0_17_s.INIT_RAM_09=256'h413019999999918002555540000AAAAA4092AAAA120008000000231111080000;
defparam rom_rom_0_17_s.INIT_RAM_0A=256'h8055554228478E38E38E38E38F1A64CAAAAA8A288A9A200BAAAAA05EB4059512;
defparam rom_rom_0_17_s.INIT_RAM_0B=256'h95F00403548037000144050A2FB800000301FFD92B100E82004110022C0080B6;
defparam rom_rom_0_17_s.INIT_RAM_0C=256'hB981534438D1D42B85C1A8EBB044E42C2E13A290001508AFB5000054051E5C30;
defparam rom_rom_0_17_s.INIT_RAM_0D=256'hDEE8B3C0CFA434A00006A0814A1E68E0F9730AEA20A5C2E08F81207B6BED0FBF;
defparam rom_rom_0_17_s.INIT_RAM_0E=256'h05DD5FE6D2BF24802020184000C040000200C02020694040940C2F8124947DCF;
defparam rom_rom_0_17_s.INIT_RAM_0F=256'h0000402C4817E855550121DDEE00025051229600002016CC2015A6006DEAE881;
defparam rom_rom_0_17_s.INIT_RAM_10=256'h2A2425000904403FE843585A5DFADEAC78501D943858C6314128DC1607FFE000;
defparam rom_rom_0_17_s.INIT_RAM_11=256'h7400581EC000DB4002214D540000000A8A5EDA542A5249A042810C203022A800;
defparam rom_rom_0_17_s.INIT_RAM_12=256'hCF2803051DD40451ACAAA1BE1A92A85A148FC9CD8340394037F9E06C0FC18C29;
defparam rom_rom_0_17_s.INIT_RAM_13=256'hAA9803FA905002BAFB0EBEC9C8FF3F4FD3F4FD3F5BF83FDF3F9F3F9F3F9F9021;
defparam rom_rom_0_17_s.INIT_RAM_14=256'h02FBD00BEF60006E89BD4032004F10879BC380040621B00889000A42552C1955;
defparam rom_rom_0_17_s.INIT_RAM_15=256'h10A0000B5DCF52401D7094140100000127026A8A51E84029DC3DD89003D40000;
defparam rom_rom_0_17_s.INIT_RAM_16=256'h049049886CA0033B6399F9E082401E399BF55E039126D28A0400483DC48001D7;
defparam rom_rom_0_17_s.INIT_RAM_17=256'h00010401F09A6180D6AABB987736C19FD4FDB9EFFF4643FDE17500400484A490;
defparam rom_rom_0_17_s.INIT_RAM_18=256'h8F00800924892736000890010EE8508421087FAC77C802A083FC21040017821C;
defparam rom_rom_0_17_s.INIT_RAM_19=256'h630C914515440000AF4C800004013CBA7614DBCC1807366A547E1CE104949600;
defparam rom_rom_0_17_s.INIT_RAM_1A=256'h2414E1E034405000004500000440124043C012404005950092000068001471F8;
defparam rom_rom_0_17_s.INIT_RAM_1B=256'h03F60008001C1F84BE7C42100000780C0296BE0000222B92C47843401F8091D4;
defparam rom_rom_0_17_s.INIT_RAM_1C=256'hFED4BFFFFFFFFFFFFFFFFFDB7A41029C9FF7E3B6DB6DBB650852002A3B4B5A02;
defparam rom_rom_0_17_s.INIT_RAM_1D=256'h604105DDE00E3A5A4220000D0545109568641020802A4084139F97F1A5A8C7AD;
defparam rom_rom_0_17_s.INIT_RAM_1E=256'h20396FB047BD66D7FFFCF7600000024D90A983B5F1000280807DF7FD8D200300;
defparam rom_rom_0_17_s.INIT_RAM_1F=256'hF0112BB8021E022577109AFB7840050100017D3F20869B80000000F6E05FF964;
defparam rom_rom_0_17_s.INIT_RAM_20=256'h058248EF000000D3400136DC00000007B702FE080127C6900201E4247EF08D7F;
defparam rom_rom_0_17_s.INIT_RAM_21=256'h60AC1582B0560A82C2848F0069077FFFFFFFFFFFFFFFFA0000B5339C90A473A6;
defparam rom_rom_0_17_s.INIT_RAM_22=256'h0441D4933ABF4C91906318C6318C63F87503FFC1088DB6F3CF0560AA11582B05;
defparam rom_rom_0_17_s.INIT_RAM_23=256'h7599B566AD550055544AD4AA500295CE868686868686868686A69E0D70E5FC37;
defparam rom_rom_0_17_s.INIT_RAM_24=256'h0830C08160408100810210882AC90040020A0010204002046F400104AACD83C3;
defparam rom_rom_0_17_s.INIT_RAM_25=256'h8C003B51226C2002E000100754807FB579086D41ED5ED4000AFF03F780071200;
defparam rom_rom_0_17_s.INIT_RAM_26=256'h0077407682D40A0DD0D80C0C18047EE04C000007F67DC4BF620C000155AC3614;
defparam rom_rom_0_17_s.INIT_RAM_27=256'h604100480000000000000000000886EFE0E41FE302703706005108140C08ED44;
defparam rom_rom_0_17_s.INIT_RAM_28=256'h9087323D0B404C1546C00104C0200400A8024286421000042154252151841852;
defparam rom_rom_0_17_s.INIT_RAM_29=256'h21DD83330C012412C4A6AB5576F6AAAC2E68810081282000D1A3F02968084940;
defparam rom_rom_0_17_s.INIT_RAM_2A=256'h8000A0B2040841C0C410980110660004820028383443BB82270AA01118332000;
defparam rom_rom_0_17_s.INIT_RAM_2B=256'h0000000000000000000000000000004000000001FC000000000000000000001F;
defparam rom_rom_0_17_s.INIT_RAM_2C=256'h9966999966996666996699996600000000000000000000000000000000000000;
defparam rom_rom_0_17_s.INIT_RAM_2D=256'h044D904105000810000A0A000C99666699669999669966669966999966996666;
defparam rom_rom_0_17_s.INIT_RAM_2E=256'hF692083000DB500128E5B4AA8AE3899AA33153DD047D94EC08A195077156A740;
defparam rom_rom_0_17_s.INIT_RAM_2F=256'h00000000000000000002000000000000000000000000000000210842103FFFFF;
defparam rom_rom_0_17_s.READ_MODE=1'b0;
defparam rom_rom_0_17_s.RESET_MODE="SYNC";
  pROM rom_rom_0_18_s (
    .DO({DO_35[31:1],rom_dat0[18]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_18_s.BIT_WIDTH=1;
defparam rom_rom_0_18_s.INIT_RAM_00=256'h7A2B000003CFBBEA00000E0001340000A1704980020304DF5FD5800000000000;
defparam rom_rom_0_18_s.INIT_RAM_01=256'h4D65EE3FFFECE89C0FF7EBF5FAFDFF6EBAFAD37EFDA7D6B5FD35FAA4FF4002FE;
defparam rom_rom_0_18_s.INIT_RAM_02=256'h4142D437AEEDA09E20262399E000A71A3E0000400001900C4C72387F7BFE9FD0;
defparam rom_rom_0_18_s.INIT_RAM_03=256'h0942FA1048D664815FCF03F6E7B8080017F6B80F7DB4801287E44660EE0B2C82;
defparam rom_rom_0_18_s.INIT_RAM_04=256'h35DFC00FDEFF99E9FF9121B1C0800049D6DA0185769999400001588138A848FC;
defparam rom_rom_0_18_s.INIT_RAM_05=256'hB803838099108048080ACE1E08C8108BC04153E0B2C00A7E00004003FC000007;
defparam rom_rom_0_18_s.INIT_RAM_06=256'h131400801200400ACB71C1C1C0235500FCF0A0080270F026555FFF8670200400;
defparam rom_rom_0_18_s.INIT_RAM_07=256'hA40161B0DC312E04C255558360A0040005C3C04CA805200E1B826280520270DC;
defparam rom_rom_0_18_s.INIT_RAM_08=256'hFFEF7D4958A5092A29BA2D2121212306134A492492600090100DDB878230AA00;
defparam rom_rom_0_18_s.INIT_RAM_09=256'h6FBDF777FFFF77D7FFFFFFF0000FFFFF4EBFFFFFABEFFFFF00002B75330C1082;
defparam rom_rom_0_18_s.INIT_RAM_0A=256'h80555562AC6D4D75D75D75D75ABA6CDA69A6BAEB96A8E810FFFFEA96A6CD95BB;
defparam rom_rom_0_18_s.INIT_RAM_0B=256'h95C01804D368B78D550018372FB815180101FFD92F100FCE22E735186C01D1BF;
defparam rom_rom_0_18_s.INIT_RAM_0C=256'hB98F57003CD0542A0C04A82F22CEF7282002A39171750BAFB500015E02A00433;
defparam rom_rom_0_18_s.INIT_RAM_0D=256'hDEE8BBE8FFECF3C01F78C68FCA3F7EFEADAD5B5EC36502008D010E7B6BEC2FBF;
defparam rom_rom_0_18_s.INIT_RAM_0E=256'h05DFFFE6D2FF36806F7EFC400044C00037DFE020F8FB5040FF2E2FB9B6DD7DCF;
defparam rom_rom_0_18_s.INIT_RAM_0F=256'h00C8CC7EABF83CD55556397FFE0003DF7060FF80000015B28A41BE006DEAEA8D;
defparam rom_rom_0_18_s.INIT_RAM_10=256'hFA6AFF5EDD457473FBDCFFE70C0FF9F59FF64449FFFFFFFFF2360F37D3FFFE20;
defparam rom_rom_0_18_s.INIT_RAM_11=256'h7F885A5FF000FFC006B9DDDE0814808ABA5F8A7A665B5E7A5BA373EC746B2B5E;
defparam rom_rom_0_18_s.INIT_RAM_12=256'hFFEC8FC5BFFC0451AFFFF3FE3AFFF8FEB481484FDB49B8528179686D2E1B9F50;
defparam rom_rom_0_18_s.INIT_RAM_13=256'hFFFC037F917402BAFB4EBED9CAFF7F5FF7FDFF7FDFF9FFDF5F5F5F5F5F7FF461;
defparam rom_rom_0_18_s.INIT_RAM_14=256'h0EFBD82BEF600EEFABBDE0B2106FF0D7ABFDC00527FF9B7DDBAFAB47D56C1957;
defparam rom_rom_0_18_s.INIT_RAM_15=256'h5DEF880B5718F5401DE4FFFEF1022001B5C0BBE3FE1443ED70D70F640FFC0000;
defparam rom_rom_0_18_s.INIT_RAM_16=256'h06DAEDFFE6E2E3B260D8FDDF7E00160D9FF7DE1F90E2DBDE0678483716FE11DC;
defparam rom_rom_0_18_s.INIT_RAM_17=256'h0C01052BFA9A6184D6AABB98F736E39FD4FDB9EFFF4E4FDDC17D007006F6B690;
defparam rom_rom_0_18_s.INIT_RAM_18=256'h8F1F889B6D9B6776E03DF7810EF8508421087FAC7FCA67A287FE251E00F71FFD;
defparam rom_rom_0_18_s.INIT_RAM_19=256'hFFECD965F74C0066BFD61FFFE6037DBB77F45BFFFFFFFFEEFDFFFFEF36B7BF70;
defparam rom_rom_0_18_s.INIT_RAM_1A=256'hFDEBFC80353FAE0000453C002571F2CBFFFDF2CBFFDEB087D616006B6034F3FF;
defparam rom_rom_0_18_s.INIT_RAM_1B=256'hC3F2701FFF7C7F1FAC7C55F08003F9D012046C600122ABDF5FFFBEDFFFFDB76B;
defparam rom_rom_0_18_s.INIT_RAM_1C=256'h72D7FF7EFDFBF7EFDFBFFC56FFCBCA9EFFF79FDB6DB6D6F5CDBD7AAF951D305F;
defparam rom_rom_0_18_s.INIT_RAM_1D=256'h607105DDE30FFFDF4720006FFDE7D1956DCE33FBF33ADAB6139DD7E3B52CC7AC;
defparam rom_rom_0_18_s.INIT_RAM_1E=256'h7E7B561FFBF2DFFD3F37FCF88000AAD674D7FFE7FF000280FFFFFFFF8D600F30;
defparam rom_rom_0_18_s.INIT_RAM_1F=256'h9FE926CD3EFFFD24D94489ED6AB22D700003FF7F7F7FDFF000000BF7F1DFBFFD;
defparam rom_rom_0_18_s.INIT_RAM_20=256'hFFFFEBFFC0000DB5821F7CFE0006005FBF8EFE0A0DFFCFFC1661EDFD7F2884F7;
defparam rom_rom_0_18_s.INIT_RAM_21=256'h7AEF5DEBBD77AEABD7A3A7007BDF7FFFFFFFFFFFFFFFFE4000B57FFFF2A67FEE;
defparam rom_rom_0_18_s.INIT_RAM_22=256'h45E7FCDB7BEB2FDFDC7F1FC7F1FC7FFA6FBFFFDF7EDDFFFFEF977AEFB5DEBBD7;
defparam rom_rom_0_18_s.INIT_RAM_23=256'h7599B566ADD54075744ADCAE5032F54FA79FA79FA79FA79FA7BF9FEDFAF5FFF6;
defparam rom_rom_0_18_s.INIT_RAM_24=256'h0A3AEDA572CB9540FB83FFF86FD95055072AD018E55A8707FFF8010CEACD83C3;
defparam rom_rom_0_18_s.INIT_RAM_25=256'h08003B5106FFD226F000100054800FB57BBDFEA1ED5ED4000FFF03FF80001E01;
defparam rom_rom_0_18_s.INIT_RAM_26=256'h28C743FFE7FC6A1E3BFF9FBFA840FFE1CC000007FEFFE4BF420C00014D5FF9FD;
defparam rom_rom_0_18_s.INIT_RAM_27=256'hC30042860000000000000000000A15EBDBED82E785F0B2F6F324EC138C09ED5C;
defparam rom_rom_0_18_s.INIT_RAM_28=256'h4146E45FA491914A8EA80002C2000802D0956815852999A1CA68FE7289069E11;
defparam rom_rom_0_18_s.INIT_RAM_29=256'h21DD8333081049E12C4E454010104442AA44468444454D74A55F4F653A5FDCD1;
defparam rom_rom_0_18_s.INIT_RAM_2A=256'h80020F29FDEB3EBD6CAF97035E0006187C0E47C7A083BB82270AA01118332000;
defparam rom_rom_0_18_s.INIT_RAM_2B=256'h00000000000000000000000000000028000000000001C000000000000000001F;
defparam rom_rom_0_18_s.INIT_RAM_2C=256'h9696966969969669696969969600000000000000000000000000000000000000;
defparam rom_rom_0_18_s.INIT_RAM_2D=256'h00216D5512363B33A11B49B6D069699696969669699696696969699696696996;
defparam rom_rom_0_18_s.INIT_RAM_2E=256'hEBC4181628016001A07101CDCCCDED4B090664EE364E00C04D2837ED042A7D20;
defparam rom_rom_0_18_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000000000000A3334B9E87A06AAAAA;
defparam rom_rom_0_18_s.READ_MODE=1'b0;
defparam rom_rom_0_18_s.RESET_MODE="SYNC";
  pROM rom_rom_0_19_s (
    .DO({DO_36[31:1],rom_dat0[19]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_19_s.BIT_WIDTH=1;
defparam rom_rom_0_19_s.INIT_RAM_00=256'h05C00000D2300222000010001012000800013010000800101000000000000000;
defparam rom_rom_0_19_s.INIT_RAM_01=256'h32BA01D8C6270763F28C361B0D868099850418A116580946128B05DD00803E00;
defparam rom_rom_0_19_s.INIT_RAM_02=256'h7310424000C9081A00196D0410020081020000080001600000000000052EB02F;
defparam rom_rom_0_19_s.INIT_RAM_03=256'h0840001A480444280000100000008E000008000008000002268C80480E400091;
defparam rom_rom_0_19_s.INIT_RAM_04=256'hC20000088000000000000000000000228320372E609111200000008010200800;
defparam rom_rom_0_19_s.INIT_RAM_05=256'h0088040000000000000000000000000000000000E10000819600000000000000;
defparam rom_rom_0_19_s.INIT_RAM_06=256'h0010000000000001048002020000440002000000110000001112020D00800000;
defparam rom_rom_0_19_s.INIT_RAM_07=256'h20000000001A00000051100000000000E0000000200100100000020010038000;
defparam rom_rom_0_19_s.INIT_RAM_08=256'h4002000000000000000840000000000001000000000000000000000000008800;
defparam rom_rom_0_19_s.INIT_RAM_09=256'h2E82080088880817FC2AAAB000055555862D555510EFC3FF0010231151000840;
defparam rom_rom_0_19_s.INIT_RAM_0A=256'h00555541C83E9A69A69A69A69D320C18E38E38E39EB7D41B55554A5C334000A9;
defparam rom_rom_0_19_s.INIT_RAM_0B=256'h00B2442306C08000804C45080002A00002000000080002118D4040C710000840;
defparam rom_rom_0_19_s.INIT_RAM_0C=256'h0220124C4081904989C500C8B10080244E3384100020130002000001373E5820;
defparam rom_rom_0_19_s.INIT_RAM_0D=256'h0011040000011C2000063800000000000000000220ACC4E296842040004F1004;
defparam rom_rom_0_19_s.INIT_RAM_0E=256'h3320000080000084000000000040420200000020000800000000000000028030;
defparam rom_rom_0_19_s.INIT_RAM_0F=256'h00658B12CBE7D480001706B0000000018102000000200A4D34B40000482A0000;
defparam rom_rom_0_19_s.INIT_RAM_10=256'h514CD337D944A22E1BDFA39F59F5A7B9F2B31BB5D2B294A4D99ED9CC84004A20;
defparam rom_rom_0_19_s.INIT_RAM_11=256'h8047808000010000000002200000000E8812DA666D5B45F24C117FE6045DA994;
defparam rom_rom_0_19_s.INIT_RAM_12=256'h00000004000004500000002A0000001944AEF9D0A404096C3688A78043E46086;
defparam rom_rom_0_19_s.INIT_RAM_13=256'h00000380C0000080000000000800802008020080200200208020802080000180;
defparam rom_rom_0_19_s.INIT_RAM_14=256'h0004040810000010084000320000172018020004000030088100020001000050;
defparam rom_rom_0_19_s.INIT_RAM_15=256'hE40B8C4A1FF7832099DD492272120001273362FC25E80AE9DFBFF09424000000;
defparam rom_rom_0_19_s.INIT_RAM_16=256'h043050000CA0033B7B81006082401FB800000004111412980000487DF81C159F;
defparam rom_rom_0_19_s.INIT_RAM_17=256'h00010400000000000000C0410080001000000100000000020001004004840530;
defparam rom_rom_0_19_s.INIT_RAM_18=256'h000080000000000000000001F70FBFFFFFFFC00880210000000000000018A200;
defparam rom_rom_0_19_s.INIT_RAM_19=256'h0008165905840199402160000000000088030000000000110000000004000000;
defparam rom_rom_0_19_s.INIT_RAM_1A=256'h08F403604CCE500001BA4000044E0C1440020C144021077820E8000000061800;
defparam rom_rom_0_19_s.INIT_RAM_1B=256'h3404C00000618001B2417E50800180CC0092B200002E34318C00418D1008029E;
defparam rom_rom_0_19_s.INIT_RAM_1C=256'h8E40808102040810204003C9023010A18000602492492909324200002B466A02;
defparam rom_rom_0_19_s.INIT_RAM_1D=256'h40010000000A82822BE000089988008D55C7F3E08FD49809FC52041401028001;
defparam rom_rom_0_19_s.INIT_RAM_1E=256'h049039E3144DA802C0CB03908000209B84282010000002808000000000200200;
defparam rom_rom_0_19_s.INIT_RAM_1F=256'h70100D3AC4000201A71013121873020100000000C08040000000000000505944;
defparam rom_rom_0_19_s.INIT_RAM_20=256'hB839A210C0000C66C21C02000000000000028008010000100201538AC0D00988;
defparam rom_rom_0_19_s.INIT_RAM_21=256'h0000000000000000103798A0025800000000000000000240009044C040219CE8;
defparam rom_rom_0_19_s.INIT_RAM_22=256'h00782014A83440DED380E0380E0380E582000058956208000000000000000000;
defparam rom_rom_0_19_s.INIT_RAM_23=256'h0000000001010040400010080002F51018201820182018201820380500040028;
defparam rom_rom_0_19_s.INIT_RAM_24=256'h0030C0806C406900811C000880010040020203101A4002380000010480000000;
defparam rom_rom_0_19_s.INIT_RAM_25=256'h840000012681322200001207E48078010008014000000000700008000007C000;
defparam rom_rom_0_19_s.INIT_RAM_26=256'h0071EC0004000F61FB02000018440000404003F8008007400004000155E00600;
defparam rom_rom_0_19_s.INIT_RAM_27=256'h1420622C0000000000000000000C34AF68ACA0EB035013F0F408298400000004;
defparam rom_rom_0_19_s.INIT_RAM_28=256'h6066801D200600401EB8204880040C0290500004904110108021000188261FD8;
defparam rom_rom_0_19_s.INIT_RAM_29=256'h21DD8333089A002962004540101000022A04042C0484845481174BE438485850;
defparam rom_rom_0_19_s.INIT_RAM_2A=256'h8000A13FF5E87FFC033F9F1050C6862804A41FEF8023BB82270AA01118332000;
defparam rom_rom_0_19_s.INIT_RAM_2B=256'h000000000000000000000000000000600000000000000030000000000000001F;
defparam rom_rom_0_19_s.INIT_RAM_2C=256'h3C3CC33CC33CC33CC3C33CC33C00000000000000000000000000000000000000;
defparam rom_rom_0_19_s.INIT_RAM_2D=256'h04BCB44100900230808208800D3CC33CC3C33CC33CC33CC33C3CC33CC3C33CC3;
defparam rom_rom_0_19_s.INIT_RAM_2E=256'h7296001437FFF800288B46EC2B4C0D83D13878F038703827122F41C815610E20;
defparam rom_rom_0_19_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000000000000A77771D8B62D333333;
defparam rom_rom_0_19_s.READ_MODE=1'b0;
defparam rom_rom_0_19_s.RESET_MODE="SYNC";
  pROM rom_rom_0_20_s (
    .DO({DO_37[31:1],rom_dat0[20]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_20_s.BIT_WIDTH=1;
defparam rom_rom_0_20_s.INIT_RAM_00=256'h885680005602FA07D2A0C0400850000500A28008002450121281000002AAAB00;
defparam rom_rom_0_20_s.INIT_RAM_01=256'h843020D7BDE7BA00867C5E2B178AB24088083A68B7049A0C08A5A1F652DF8F02;
defparam rom_rom_0_20_s.INIT_RAM_02=256'h41A108B0363611062004270124B04404A2000024AAD000000281251089EBD53C;
defparam rom_rom_0_20_s.INIT_RAM_03=256'hBA5820DBFF0EEF2EA86424092C444A0062450A60882A29A340150851628410C4;
defparam rom_rom_0_20_s.INIT_RAM_04=256'h0081148CCCD108880000000C000001ED6D865AD8A0A88A406D4A048401338881;
defparam rom_rom_0_20_s.INIT_RAM_05=256'h1428001404810000000000006020000008000142A8000E10002C200212400000;
defparam rom_rom_0_20_s.INIT_RAM_06=256'h84180100240080101082000007004400B00000001100010931123A0500000000;
defparam rom_rom_0_20_s.INIT_RAM_07=256'h28020844411030E10159981184400801041013027009C0208C30830094000461;
defparam rom_rom_0_20_s.INIT_RAM_08=256'h24020E0016008007842580101010440824949249250A8120203A4420380DCC01;
defparam rom_rom_0_20_s.INIT_RAM_09=256'h5014C4444444440000000000000000008400000000404000AA06A31111010008;
defparam rom_rom_0_20_s.INIT_RAM_0A=256'h4B57F7C00A05A8A28A28A28A2853060C30C30C30C38048020000001739075814;
defparam rom_rom_0_20_s.INIT_RAM_0B=256'h9FA92081C2B401B2FB252115322BBE82AC08001209A007A115D27A059401A400;
defparam rom_rom_0_20_s.INIT_RAM_0C=256'h33C47B460CB01C0D05801808A00212340A13E11A60034227220000402302043B;
defparam rom_rom_0_20_s.INIT_RAM_0D=256'h651E186036071D600C000150112418B870F1E1E2016682C0AE81006047480585;
defparam rom_rom_0_20_s.INIT_RAM_0E=256'h03820B3237F928C0019080A02B10600019040A70940F0A40408401880823A908;
defparam rom_rom_0_20_s.INIT_RAM_0F=256'h0141D8102C28405FDFC2571A1A9022E90000405568001C84C10F41A968AA0002;
defparam rom_rom_0_20_s.INIT_RAM_10=256'h81411194CD8601B308C008C2A8108082141A20109414A5A851B91AD5136AD000;
defparam rom_rom_0_20_s.INIT_RAM_11=256'hAFC5100600008035001250CE0104402A88528A40A556D025E0090075102D7D2A;
defparam rom_rom_0_20_s.INIT_RAM_12=256'h45050806915C0651CF11102A06C01038E485495AA8C808E61A18252A031EF9E5;
defparam rom_rom_0_20_s.INIT_RAM_13=256'hD234030E9001540C044301100CD62BAAE2B2AE2B24B0A5C30ACB02CB0AC34831;
defparam rom_rom_0_20_s.INIT_RAM_14=256'h02417A0AA1D00790894014B2003135DC0A001516057A10088B01360501280847;
defparam rom_rom_0_20_s.INIT_RAM_15=256'h0F668C8F4404EC6111004209932000000400120108446020410404840001AF00;
defparam rom_rom_0_20_s.INIT_RAM_16=256'h0414095E84341332058502400200004051E43B00400D0001D002482403821110;
defparam rom_rom_0_20_s.INIT_RAM_17=256'h4455160060102090080082000400C21B90E90102EA0824738001004004842431;
defparam rom_rom_0_20_s.INIT_RAM_18=256'h0420880F3C8F2C91600220711678F084210850280B22211340A0020100719260;
defparam rom_rom_0_20_s.INIT_RAM_19=256'h8AAA30C30DA4401600885C0F2802651EF8B14B14304A9534D741214A8460280B;
defparam rom_rom_0_20_s.INIT_RAM_1A=256'h033228720526C000011002AB87E6819048A44192416064740CAC80788B1E5514;
defparam rom_rom_0_20_s.INIT_RAM_1B=256'h21195407FF21B083B8D055880000A18AA8853894DC23F2183514C03493480C7C;
defparam rom_rom_0_20_s.INIT_RAM_1C=256'h07E1FF77FDDFF77FDDEFBD7B0700054690EA800C30C30C3764C451F2E3E0D1E2;
defparam rom_rom_0_20_s.INIT_RAM_1D=256'h7101010084ABA767FAC0002BABBC40F5CC57952808918BCBDCC1C025910AB4AE;
defparam rom_rom_0_20_s.INIT_RAM_1E=256'h431895C4839764EBB11ABD600005F0308A98942000AAAA8883909430C090020D;
defparam rom_rom_0_20_s.INIT_RAM_1F=256'h19A09A0CDB45301349F826ECAAB83A20000827068028800AAA92012008773965;
defparam rom_rom_0_20_s.INIT_RAM_20=256'h131204CC0000520C65A0C480AAB090090042D24E0590605800154E03C920035F;
defparam rom_rom_0_20_s.INIT_RAM_21=256'h278CF09E33C278D40811C958042637FEDFFB7FEDFFBBD00001FDB1A00150DAA4;
defparam rom_rom_0_20_s.INIT_RAM_22=256'h28F11733AD200598BF39CE739CE75AD445E7C4D089088222483C27891F09E33C;
defparam rom_rom_0_20_s.INIT_RAM_23=256'h8A08DA8201018142410550480010952102C302C302C302C304D4054D05042320;
defparam rom_rom_0_20_s.INIT_RAM_24=256'h20208026C004840001120005282000400336001121400224000583048446C101;
defparam rom_rom_0_20_s.INIT_RAM_25=256'h0000112121E403028EB51E286EEA0937938AE5D04DE44800342E892504B040E8;
defparam rom_rom_0_20_s.INIT_RAM_26=256'h105B1582124A88A4054844E4CD54E4504400005824C901520B04B549672410C2;
defparam rom_rom_0_20_s.INIT_RAM_27=256'h0081280200000000000000000002000000010E08880004F9F54100CB0840448C;
defparam rom_rom_0_20_s.INIT_RAM_28=256'h34311115490010920AE3E0FE762F83C022830090010888910031942051810128;
defparam rom_rom_0_20_s.INIT_RAM_29=256'h0B99973324012D128084AA0162E0888E04698101A8A8A1084496F92850142524;
defparam rom_rom_0_20_s.INIT_RAM_2A=256'h80000CB5E3E13F7C008E0F4904775106230357FFB48999D226A001511AA22500;
defparam rom_rom_0_20_s.INIT_RAM_2B=256'h000000000000000000000000000000080000000202023C00000000000000001F;
defparam rom_rom_0_20_s.INIT_RAM_2C=256'hFFFF0000FF00FFFF0000FFFF0000000000000000000000000000000000000000;
defparam rom_rom_0_20_s.INIT_RAM_2D=256'h004348000420098200894136D800FFFF0000FFFF00FF0000FFFF0000FFFF0000;
defparam rom_rom_0_20_s.INIT_RAM_2E=256'h3C161360B0B27D4003FE08F20BF92E53AF407F003F802C6E2622CBFD37D3C020;
defparam rom_rom_0_20_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000000000000400010004091BC3C3C;
defparam rom_rom_0_20_s.READ_MODE=1'b0;
defparam rom_rom_0_20_s.RESET_MODE="SYNC";
  pROM rom_rom_0_21_s (
    .DO({DO_38[31:1],rom_dat0[21]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_21_s.BIT_WIDTH=1;
defparam rom_rom_0_21_s.INIT_RAM_00=256'hC80280015E01BA14BB3000000000000000200000000090020080080000C33C00;
defparam rom_rom_0_21_s.INIT_RAM_01=256'hC11AA94739D990A8217C562B178B41406D092E40322898934AA5A860229108AA;
defparam rom_rom_0_21_s.INIT_RAM_02=256'h00000000000280142022360820A001000A000000CC8800000208245AC801414C;
defparam rom_rom_0_21_s.INIT_RAM_03=256'h100A11880179102229160B0457060C00012800C3480812800002010001008200;
defparam rom_rom_0_21_s.INIT_RAM_04=256'h00001800001C00408000001100000180718880E020ACCA404990240000000013;
defparam rom_rom_0_21_s.INIT_RAM_05=256'h184C000205000000000000000040000000200000100008210018080000000000;
defparam rom_rom_0_21_s.INIT_RAM_06=256'h4020000000000001080000000409800080000000118000814001400100000000;
defparam rom_rom_0_21_s.INIT_RAM_07=256'h00000040600020500A0000419000000006000500800080000808040000000040;
defparam rom_rom_0_21_s.INIT_RAM_08=256'h2482000010000003002000000000000100000000000C00000008400000100000;
defparam rom_rom_0_21_s.INIT_RAM_09=256'h5000000000000010000000000000000000000000000000003184800000000000;
defparam rom_rom_0_21_s.INIT_RAM_0A=256'h220A0200700B8208208208208100000000000000040088280000000010001E00;
defparam rom_rom_0_21_s.INIT_RAM_0B=256'h9620000DC1630A90F30401332302FC04C880000202200D010D02280704010040;
defparam rom_rom_0_21_s.INIT_RAM_0C=256'h330509463C300C07050018010006121C2810418878030286000000402B08845B;
defparam rom_rom_0_21_s.INIT_RAM_0D=256'h6A1A80E024040A4009000020103020003037C060030382802B01000805000502;
defparam rom_rom_0_21_s.INIT_RAM_0E=256'h98260BA08131204011800E004C1020001800705090361A40400229089B4040D9;
defparam rom_rom_0_21_s.INIT_RAM_0F=256'h0101D001040840080A0A418A6AE62100040402E644000C8080074192041040CB;
defparam rom_rom_0_21_s.INIT_RAM_10=256'h51195297C0A22111048408C080100002000829008000000011A910180B740200;
defparam rom_rom_0_21_s.INIT_RAM_11=256'h6A42CE0200018022461818CE00060000000000218D0C10012808001110AC5409;
defparam rom_rom_0_21_s.INIT_RAM_12=256'h86050C00880C0000F2D110043D201037102701881784003E131082E70122CC4E;
defparam rom_rom_0_21_s.INIT_RAM_13=256'hB5F400140001608038600E1104DCCE03A0E2388E8CE0870E874ECF068F6E0831;
defparam rom_rom_0_21_s.INIT_RAM_14=256'h05C628001C8005D982E488800070053892C35800014AA0B01E172C0510201807;
defparam rom_rom_0_21_s.INIT_RAM_15=256'h0F100C11C003086020800005430400000002010102004000008003C40022C940;
defparam rom_rom_0_21_s.INIT_RAM_16=256'h00200152A818000000097A800000000096CAD22980E700056004000203601008;
defparam rom_rom_0_21_s.INIT_RAM_17=256'h2460100068C000001C002250C4A0860A90C90002CA0840531008000000108080;
defparam rom_rom_0_21_s.INIT_RAM_18=256'h0860419D2F8BF5A5C020054814408000020000A009422232C0C805050063B460;
defparam rom_rom_0_21_s.INIT_RAM_19=256'h1864810410E00018202041576E026029238790F5756290901D518B8B2840000C;
defparam rom_rom_0_21_s.INIT_RAM_1A=256'h006008744323400001118330C3A340100A30C012046004C4008800550C11CE16;
defparam rom_rom_0_21_s.INIT_RAM_1B=256'h722B4607FF2FC89204A0AB400004FD02A9C104996410D9C00346580482180151;
defparam rom_rom_0_21_s.INIT_RAM_1C=256'h2D8176DAB56EDDAB56FED63604DBCE4D502F80F27F27F212A80455D1A06001E0;
defparam rom_rom_0_21_s.INIT_RAM_1D=256'h315001012CC125C568C000231E5CC85A1CA3A5D81887CA82CC8011180440759C;
defparam rom_rom_0_21_s.INIT_RAM_1E=256'hFB800245E15387ABA11B05200000B0004898000500CCC0400342C801C2900008;
defparam rom_rom_0_21_s.INIT_RAM_1F=256'h08408286C85184105858204167BD2E000000269E4200180CCC00000600280023;
defparam rom_rom_0_21_s.INIT_RAM_20=256'h0A2215FC4000060169A08041331000003000100204B4E148001010F38060201C;
defparam rom_rom_0_21_s.INIT_RAM_21=256'h4A81502A2544A8200DC721490C666F2F5CFDF2F5CFED6000004CE075C189AE01;
defparam rom_rom_0_21_s.INIT_RAM_22=256'h192AE183430559240E7084E1384E328C5849A5891130472338944A836502A254;
defparam rom_rom_0_21_s.INIT_RAM_23=256'h168945A230580014160BC482629100208700C1468106C1468304D28003102160;
defparam rom_rom_0_21_s.INIT_RAM_24=256'h0000082C8017FC0000BFEC8620000000056C0003FF00017FD9060081284A0202;
defparam rom_rom_0_21_s.INIT_RAM_25=256'h8000026030E0850904D88E48324C00268280E09009C098003404CA0445104142;
defparam rom_rom_0_21_s.INIT_RAM_26=256'h001A05809C1A802181C341E1D50040901400005805011142814CD9A000208390;
defparam rom_rom_0_21_s.INIT_RAM_27=256'hC7856E4A0000000000000000000F37EFDEEDBFEFF5F0B6FFF7FDEFFBC8000990;
defparam rom_rom_0_21_s.INIT_RAM_28=256'hFFFFFFFFEFDFDFDFD7FBFEF83FCFF3FCFFD7EBFDDD7ABBB9EF7DFF76DF67FFBF;
defparam rom_rom_0_21_s.INIT_RAM_29=256'hFA6674CCEF3B2DCB9EEFEB54B6B6EEEDEFEDEFEDEDEDEDFDF7EFFEFDEFDFFFF7;
defparam rom_rom_0_21_s.INIT_RAM_2A=256'h8002AFADFFEFBEBDEFEFF74A1E15557A7D9D77C7BFCE665DD9BFFF6EE6DDDDFF;
defparam rom_rom_0_21_s.INIT_RAM_2B=256'h0000000000000000000000000000006800000000000003FC000000000000001F;
defparam rom_rom_0_21_s.INIT_RAM_2C=256'h0F0F0FF0F0F0F00F0F0F0FF0F000000000000000000000000000000000000000;
defparam rom_rom_0_21_s.INIT_RAM_2D=256'h07FB6DF7DFFF73B7B5D3FFB6D40F0FF0F0F0F00F0F0F0FF0F0F0F00F0FF0F00F;
defparam rom_rom_0_21_s.INIT_RAM_2E=256'h80161E2730E2019105FC20E22FB6D0039E007FFFD0002C18F40134A29D6DEFE0;
defparam rom_rom_0_21_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000000000000F7775DDF37CC3FC03F;
defparam rom_rom_0_21_s.READ_MODE=1'b0;
defparam rom_rom_0_21_s.RESET_MODE="SYNC";
  pROM rom_rom_0_22_s (
    .DO({DO_39[31:1],rom_dat0[22]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_22_s.BIT_WIDTH=1;
defparam rom_rom_0_22_s.INIT_RAM_00=256'hED060AAB5620BA2CC3C0181585500A8788204060549000995E15015554F3CE00;
defparam rom_rom_0_22_s.INIT_RAM_01=256'h299BA317BDDC9D6B31742A15088430606DAC9EC0365834CD6AB7B86E9398E1BA;
defparam rom_rom_0_22_s.INIT_RAM_02=256'h452160B486A5A0050033270140A107051A1555300F0008001000255BED0153CA;
defparam rom_rom_0_22_s.INIT_RAM_03=256'h2001B408B24805A0293044810240042A9107408340141C000004024068841405;
defparam rom_rom_0_22_s.INIT_RAM_04=256'h0470E0000499005800542809C0AAAC9621A4E05036F6560031E1000551B340B0;
defparam rom_rom_0_22_s.INIT_RAM_05=256'h2218746120540550B0B021D19010405022050380A485598C07107014AC00A8A8;
defparam rom_rom_0_22_s.INIT_RAM_06=256'h20002B85461542B0DC00282A28404415E80942B0B50A8840000A22298A61502B;
defparam rom_rom_0_22_s.INIT_RAM_07=256'h24551D0A42B021880244002B0A61502B042A28803050C161B86403851C1609C2;
defparam rom_rom_0_22_s.INIT_RAM_08=256'h160A3C1951C51847452010F070706540165C514516000B11517944746400EE2B;
defparam rom_rom_0_22_s.INIT_RAM_09=256'h804444444444444000000002AAA000008380000042300C003C103A411554118E;
defparam rom_rom_0_22_s.INIT_RAM_0A=256'h445F7D602403FBAEBAEBAEBAE99964C61861861894E08008000006541005E016;
defparam rom_rom_0_22_s.INIT_RAM_0B=256'h3F28199DC9361290D32419C162ABB400D008001A0AAACD1B1142698804AB18C0;
defparam rom_rom_0_22_s.INIT_RAM_0C=256'h3B1759660DB82E1F67001E1948179ABE3896D9A9060387A6A30554C02640041F;
defparam rom_rom_0_22_s.INIT_RAM_0D=256'h8C0680F02C151D854F800140202020A020F78063CC27A388AB41583A6F0C8506;
defparam rom_rom_0_22_s.INIT_RAM_0E=256'h01020B2216716542858400014E28212158400071908F6A5140000140D243B0B3;
defparam rom_rom_0_22_s.INIT_RAM_0F=256'hAB01C1010402405F7542051858C96260052601078016B880C107411C600800CB;
defparam rom_rom_0_22_s.INIT_RAM_10=256'h141853944986019908C400D0C090040240182A018000802000C11880327D8816;
defparam rom_rom_0_22_s.INIT_RAM_11=256'hEB4FCC260155A003844412CE070C034C0A4042012820D10CE009001106800422;
defparam rom_rom_0_22_s.INIT_RAM_12=256'h05000034840C2C41C20D101A240C1030D484081A7FC2080012380FE683026C6F;
defparam rom_rom_0_22_s.INIT_RAM_13=256'h7D3457856101820A30428C118C96AB2ACAB8AE2B84B0A58A8B4ACB4ACB0B0810;
defparam rom_rom_0_22_s.INIT_RAM_14=256'h5D852808368055D08AC0008224FDA3FE0990200D057A11D00FB9A40501217155;
defparam rom_rom_0_22_s.INIT_RAM_15=256'h0B31080A514109C0004048052200555381104201220840251431409C0080F000;
defparam rom_rom_0_22_s.INIT_RAM_16=256'hAE00415E8680039907497ACA2856D8608458800180271A058A04001103841104;
defparam rom_rom_0_22_s.INIT_RAM_17=256'h04801C003012022414000A50B4A0A28AD4CD8004CACC403B60000AE0AC040400;
defparam rom_rom_0_22_s.INIT_RAM_18=256'h892002A9AFB9A57402C400401658A0802208622403B2209340802701157B1263;
defparam rom_rom_0_22_s.INIT_RAM_19=256'h2265104104C26A1C82A05EA8845661290214582C01789D945DD408CB64000400;
defparam rom_rom_0_22_s.INIT_RAM_1A=256'h90618860012172555491003C07E1001CFA81001EF0B2074240C20AE910049340;
defparam rom_rom_0_22_s.INIT_RAM_1B=256'h28013207FF3F00028D8304085AAC9D22EBC50D8184A2DFD803502007AB2E61F0;
defparam rom_rom_0_22_s.INIT_RAM_1C=256'h216C9E7AF5EFDFBF7EAEF46F03AB4C4C55C1A1927FFC92073CA491F3C76013E0;
defparam rom_rom_0_22_s.INIT_RAM_1D=256'h60C2492504092547F28AAB221A18E8F50F45217409827BC29C8099188248B4DD;
defparam rom_rom_0_22_s.INIT_RAM_1E=256'h7314876EE317F4BBDC4BC3F86AA8B504EC9E0087000F01458956FD70323652C0;
defparam rom_rom_0_22_s.INIT_RAM_1F=256'h6852439CA8540A487A5970836AB02802A953A7260B021C00F0008447007C313D;
defparam rom_rom_0_22_s.INIT_RAM_20=256'h1D0A45988AAA86006FA090E03C0004223801C61717B8190B0B801973A0F5686C;
defparam rom_rom_0_22_s.INIT_RAM_21=256'h5D0BA1740E81D03E1D05E8481E6765AB56EDDBB76AEB4095585DF08BAB189584;
defparam rom_rom_0_22_s.INIT_RAM_22=256'h185DF5112121650D1F7BC6F78C6F1ADD2B65804395186783E1E81D046A0742E8;
defparam rom_rom_0_22_s.INIT_RAM_23=256'h9489D522315900D4560B1482601010405656505616101016504546252B18206B;
defparam rom_rom_0_22_s.INIT_RAM_24=256'h0830C02C80500D160120696020010B40B16408D203415040D2C00500284E8303;
defparam rom_rom_0_22_s.INIT_RAM_25=256'h0AAD4A65A8B2050080E05EF8665F8CA7CA08B31929D2982AB4988C9C47F06184;
defparam rom_rom_0_22_s.INIT_RAM_26=256'h48120589552A9A3281E572F2C500D318442AB45898A719CC014C1E21043248B8;
defparam rom_rom_0_22_s.INIT_RAM_27=256'hF1E06AEC00000000000000000006B3E7D3EDBFEFCDF0B60605FDE41B880B2984;
defparam rom_rom_0_22_s.INIT_RAM_28=256'hE9EFEEEAEFDFDDDFDD58210FC0340802FED76A97D77BBBB5EF5DFF721BA39F9B;
defparam rom_rom_0_22_s.INIT_RAM_29=256'h019983330EDB6DFBA6EEEF55F6F6EEEAEEEDEFEDEDEDED7DF5F9B7DD7BDFF5F1;
defparam rom_rom_0_22_s.INIT_RAM_2A=256'h80000F881C0B01C1EFA1F8334660266CB6A6703000E199822600001118222000;
defparam rom_rom_0_22_s.INIT_RAM_2B=256'h00000000000000000000000000000028000000000C0C0000000000000000001F;
defparam rom_rom_0_22_s.INIT_RAM_2C=256'hF0F00FF00FF00FF00F0FF00FF000000000000000000000000000000000000000;
defparam rom_rom_0_22_s.INIT_RAM_2D=256'h00F36C5147363993A0994BB6D80FF00FF0F00FF00FF00FF00F0FF00FF00FF00F;
defparam rom_rom_0_22_s.INIT_RAM_2E=256'h49449D1780FC7E00F6FE00E10FB6DC5C0F3F80000000B00149E1FF0F80E3FFE0;
defparam rom_rom_0_22_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000000000000A77753DEF7BC3FFFC0;
defparam rom_rom_0_22_s.READ_MODE=1'b0;
defparam rom_rom_0_22_s.RESET_MODE="SYNC";
  pROM rom_rom_0_23_s (
    .DO({DO_40[31:1],rom_dat0[23]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_23_s.BIT_WIDTH=1;
defparam rom_rom_0_23_s.INIT_RAM_00=256'hC90F86677E62AE24FC08D033031419C111244000CC404103129480CCCCF3F000;
defparam rom_rom_0_23_s.INIT_RAM_01=256'h1134201FFFD0910462FC763B1D8E02DBCA48FEE33242118898A5A466839761EA;
defparam rom_rom_0_23_s.INIT_RAM_02=256'h0C2049B716E491040026269924A105002A133320F06100001111255EC921DB08;
defparam rom_rom_0_23_s.INIT_RAM_03=256'h334AFC18634999252FBB5C0818400819B06048C34842A14040060A416D050042;
defparam rom_rom_0_23_s.INIT_RAM_04=256'h08A100C00499005880062E11D2A666F821A0945062F762003E0C2001511B00F4;
defparam rom_rom_0_23_s.INIT_RAM_05=256'hB808707901068318707821413250E1D02626030081433D980144000E10619998;
defparam rom_rom_0_23_s.INIT_RAM_06=256'h24A4670CE033067018002A2822C17713AA0DA2789D0E0E484406E66D0EA33067;
defparam rom_rom_0_23_s.INIT_RAM_07=256'h004E158EC29021092A40406B1E833067042820929830A0C128649503120E0D42;
defparam rom_rom_0_23_s.INIT_RAM_08=256'h748A0C1313879B07A22590A222220100331A522522030720E0EA40706C908827;
defparam rom_rom_0_23_s.INIT_RAM_09=256'hD04744444444445000000002666000008500000044504000C1561A55055539C0;
defparam rom_rom_0_23_s.INIT_RAM_0A=256'h1164C420440BBA2A20A20A20A949264810810810B2800228000002441145FE16;
defparam rom_rom_0_23_s.INIT_RAM_0B=256'hB724395DCC624B90FB3639B3722FFC070540001A0A065F391D4A2B8504673840;
defparam rom_rom_0_23_s.INIT_RAM_0C=256'h3B6659363D3E2E9F73001F1028039A16981651AB7E83E726B20332C3284C50BB;
defparam rom_rom_0_23_s.INIT_RAM_0D=256'h841280F02C0519032F800100053020A030E7C041CB07A9804F4954336F00819E;
defparam rom_rom_0_23_s.INIT_RAM_0E=256'h08060BB217612441918001218E302060D8000C739207CA73484029089243A0B8;
defparam rom_rom_0_23_s.INIT_RAM_0F=256'h67073003242C825DD542441A1AF7E2400F24007830526AC8C10D0041203B5083;
defparam rom_rom_0_23_s.INIT_RAM_10=256'h0511C2976DA60133CC8408C0832000A2100839821010900040C2E88033380052;
defparam rom_rom_0_23_s.INIT_RAM_11=256'hBB4FCE2600CCA01807FD1FFF172E224F0AF208C389E7900DE009105131B47C29;
defparam rom_rom_0_23_s.INIT_RAM_12=256'h85C51FFCEEAE3D45E2015428BC08513DD4B7080AFFC6482E13388FE70182EA54;
defparam rom_rom_0_23_s.INIT_RAM_13=256'h7F34CD8D15111A0A38428E1104D76B4AF2BCAF2BCEB035AA6A2A2A2A2A0B89E1;
defparam rom_rom_0_23_s.INIT_RAM_14=256'h3DC52C0236A03DD082C006A20DF8013C90C20609074BB1705B2F2F8511273415;
defparam rom_rom_0_23_s.INIT_RAM_15=256'h0F92080A59C1CAC00520099142001337B180A840241040259D59C1AC000305A0;
defparam rom_rom_0_23_s.INIT_RAM_16=256'h982009D2EAA01BBB06497AECB2F2787094DA9001802718000303481983C81152;
defparam rom_rom_0_23_s.INIT_RAM_17=256'h04191800F09002005400A250F4A2878AD4CD9942CAC8417B612109A09A022000;
defparam rom_rom_0_23_s.INIT_RAM_18=256'h49E001E92D8927E6E18490641650A004201062380F2A2232C0880505337BB063;
defparam rom_rom_0_23_s.INIT_RAM_19=256'hBB0C814414E2661DF2B760000C4F6139218300F5FCFB9F94FDF60CE724010122;
defparam rom_rom_0_23_s.INIT_RAM_1A=256'h94FD696041737E4CCCB303C233B3025F8EC3025D82A2976252FA19E90190D3DF;
defparam rom_rom_0_23_s.INIT_RAM_1B=256'h2A2BF647FF3F00828DA20BD14998FD02EBD50D9E1208DBD049D8684F70BE73D9;
defparam rom_rom_0_23_s.INIT_RAM_1C=256'h3D017CF9F3E3C78F1E3CE47F06DBEE4FD677A0FFC92492177A05D1F7A5612BF2;
defparam rom_rom_0_23_s.INIT_RAM_1D=256'h71C2C9213CC9256762A999AB7E78EA510F214D180C827E82ACA1119106593CDD;
defparam rom_rom_0_23_s.INIT_RAM_1E=256'h7BDCCBADE9D384BBF14BCBF0599EB54E6C8C001400F0320B0B75FD95B09632CE;
defparam rom_rom_0_23_s.INIT_RAM_1F=256'h6CD4E7FC9AF61A9CF65A79FB02B028309B3FA766C300500F03139414041C1231;
defparam rom_rom_0_23_s.INIT_RAM_20=256'h1EA2C49CC999E613FBA48281C0D09CA0A0215872359ED85B2B985EF3CAF66CFE;
defparam rom_rom_0_23_s.INIT_RAM_21=256'h1A83506A0D41A82A190628481E774F9F3E3C78F1E3CE428CCD7DF1F7EFB9FFA4;
defparam rom_rom_0_23_s.INIT_RAM_22=256'h73DBF591EA206E1D1DEF7B18C63DED6193758797517DF1E7E9945A8D6516A0D4;
defparam rom_rom_0_23_s.INIT_RAM_23=256'h968BD5A231D94094360BD486601255409F1E9F18D958D95EDF4BD8A12B10216B;
defparam rom_rom_0_23_s.INIT_RAM_24=256'h003808A5E04FF553001FB820292549809D2E0869FD00583F70414500285E8303;
defparam rom_rom_0_23_s.INIT_RAM_25=256'h1A64C263A0B1050287069B7D704FD427C208B01109D09819B78CCE8C65D36231;
defparam rom_rom_0_23_s.INIT_RAM_26=256'hC21305B8DD1A9831116251D1D10CD1913C266C5B8DA30DC6817CE03D403145B4;
defparam rom_rom_0_23_s.INIT_RAM_27=256'h00000000000000000000000000000000000000000000000000000000080E0994;
defparam rom_rom_0_23_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2C=256'hFFFF0000FF00FFFF0000FFFF0000000000000000000000000000000000000000;
defparam rom_rom_0_23_s.INIT_RAM_2D=256'h0000000000000000000000000000FFFF0000FFFF00FF0000FFFF0000FFFF0000;
defparam rom_rom_0_23_s.INIT_RAM_2E=256'hB6802107B0FE001078FF26DEF04923A00F3FFFFFAFFF40182FFC00003DFFFFE0;
defparam rom_rom_0_23_s.INIT_RAM_2F=256'h00000000000000000800000000000000000000000000000000000000003FFFFF;
defparam rom_rom_0_23_s.READ_MODE=1'b0;
defparam rom_rom_0_23_s.RESET_MODE="SYNC";
  pROM rom_rom_0_24_s (
    .DO({DO_41[31:1],rom_dat0[24]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_24_s.BIT_WIDTH=1;
defparam rom_rom_0_24_s.INIT_RAM_00=256'h8884A1E18000706CFFF0A0B08A1C584590040202C18099114054203C3CFC0001;
defparam rom_rom_0_24_s.INIT_RAM_01=256'h60007C573DF54482027E572B95CA22405808A6C024218816ADC480272023C957;
defparam rom_rom_0_24_s.INIT_RAM_02=256'h0001420E51C150152011B6424C6150441330F020FF8C00004208053589096006;
defparam rom_rom_0_24_s.INIT_RAM_03=256'hEA018BE1A8140D805000A7854F5004F8109E5464004A1E98009400101C000046;
defparam rom_rom_0_24_s.INIT_RAM_04=256'h081078080000001000306300061E1F665A8DA8A01A8888C24FF0340719AB680F;
defparam rom_rom_0_24_s.INIT_RAM_05=256'h0000000226624740E0E120000008C148100A40011500F1211218782000107878;
defparam rom_rom_0_24_s.INIT_RAM_06=256'h401CE11C16704E09040010101C0C533000042609800404818D000000040708E1;
defparam rom_rom_0_24_s.INIT_RAM_07=256'h0CC3080400000050104D0C10040708E100101D0100F983E00008018F063E0400;
defparam rom_rom_0_24_s.INIT_RAM_08=256'h4002100A410A8205260084820302050B14464209940C4F11D1EA580000000E61;
defparam rom_rom_0_24_s.INIT_RAM_09=256'h000000000000000000000001E1E000001000000044000800FD84881809A29586;
defparam rom_rom_0_24_s.INIT_RAM_0A=256'h66414100880588220A08228A000004083040083086208B040000040400000140;
defparam rom_rom_0_24_s.INIT_RAM_0B=256'h42211090653240A079A5114080841C07DA8C00020091D60A11034B0A2C1E10A0;
defparam rom_rom_0_24_s.INIT_RAM_0C=256'h883009E70A10950924214849441480ED218A0057020940009190F0014209D4AC;
defparam rom_rom_0_24_s.INIT_RAM_0D=256'h84008070849006C0E080016030200000202180438020821040208041254C4418;
defparam rom_rom_0_24_s.INIT_RAM_0E=256'h0100BEB100B02050018002493004280818001154910C0AC44010000000000028;
defparam rom_rom_0_24_s.INIT_RAM_0F=256'h1F14F180B8E083A20816410E4B8C20000102007FC4CE1580C105019E92201042;
defparam rom_rom_0_24_s.INIT_RAM_10=256'h05011E97A7060813CB18034002208022001813838002840011A84014233B004E;
defparam rom_rom_0_24_s.INIT_RAM_11=256'h6A400522003D0023C800C006A0411459BDAE8800E5945000204562B03F3C7C02;
defparam rom_rom_0_24_s.INIT_RAM_12=256'h30001021115C084002001EE180010092000049D080804850001800028032586D;
defparam rom_rom_0_24_s.INIT_RAM_13=256'h41243F102000E290402410080C840200A0280A02842041430283028302820CC0;
defparam rom_rom_0_24_s.INIT_RAM_14=256'h0030880140010006801809002381A4C0021038258030081C430086010100E429;
defparam rom_rom_0_24_s.INIT_RAM_15=256'h0422480A41801240083040044A004F0F01D0806102124029484181240003F9C1;
defparam rom_rom_0_24_s.INIT_RAM_16=256'h7E00000C041A03A341108350438E0A090000000200C1004DEB148821C0411117;
defparam rom_rom_0_24_s.INIT_RAM_17=256'h00E13480000A0402420001480290A1920440902151060089410507A07C460400;
defparam rom_rom_0_24_s.INIT_RAM_18=256'h00601004892006100820054A660B1735CC6BC10401014091460722190F210222;
defparam rom_rom_0_24_s.INIT_RAM_19=256'h84E8100005101E035FF8C8CAE03D180A10704B006A0081B394A9E00C0400000C;
defparam rom_rom_0_24_s.INIT_RAM_1A=256'h8001E460008102C3C10003FCCE81400085014000B47000C6000207801C2010A7;
defparam rom_rom_0_24_s.INIT_RAM_1B=256'h6805C000002D2000A140458938789802C891211FE4A040E806A0280023180031;
defparam rom_rom_0_24_s.INIT_RAM_1C=256'h0DC03050A142850A1428843281031484098694000000000080A50340862011B0;
defparam rom_rom_0_24_s.INIT_RAM_1D=256'h088208000C0B1F3C22A787822A3860300407716098C00000BC2008000901E84C;
defparam rom_rom_0_24_s.INIT_RAM_1E=256'h351004407B1471004040012A47801000A892500000FFC4878428F269B4027240;
defparam rom_rom_0_24_s.INIT_RAM_1F=256'h3040001264A8080003080002607106068700A0DE0820000FFC44200002502328;
defparam rom_rom_0_24_s.INIT_RAM_20=256'h802A87E8D878020141240001FF1821000013A6804000DA014282003A0C201004;
defparam rom_rom_0_24_s.INIT_RAM_21=256'h00600C018030060194C157480432050A142850A142884183C0D8254191208080;
defparam rom_rom_0_24_s.INIT_RAM_22=256'hA820C913012101001E739CE739C2108500C1818805418E5BC003006080C01803;
defparam rom_rom_0_24_s.INIT_RAM_23=256'h0008000201015220008008080016542156D756D756D756D150D141240107F820;
defparam rom_rom_0_24_s.INIT_RAM_24=256'h800800A09040090F018069CE420147807B0684E002013B00D386090040400000;
defparam rom_rom_0_24_s.INIT_RAM_25=256'h81E3C0251AE1850B07F8D08366903003808DE198008008F837008000022603C7;
defparam rom_rom_0_24_s.INIT_RAM_26=256'h01426DB0901009619BC361614C000018049E1DDB000009400164FFB067218704;
defparam rom_rom_0_24_s.INIT_RAM_27=256'h50A022440000000000000000000093870D8C9342144024FD70D4650804100085;
defparam rom_rom_0_24_s.INIT_RAM_28=256'hA0A186682BD5D9DDC4680101C0300400F406C3C21D6AA92CEB11A7340D02D184;
defparam rom_rom_0_24_s.INIT_RAM_29=256'h0B99D7BB25710DC280E4AE146626E6ED85458485AD454DC4F4EAAE446E415750;
defparam rom_rom_0_24_s.INIT_RAM_2A=256'h0002A119EEE23EFCA6EE9F6852B773061B1B07DF926999D772A003445AA23522;
defparam rom_rom_0_24_s.INIT_RAM_2B=256'h000000000000000000000000000000200000000001FC00000000000000000000;
defparam rom_rom_0_24_s.INIT_RAM_2C=256'hA5A5A55A5A5A5AA5A5A5A55A5A00000000000000000000000000000000000000;
defparam rom_rom_0_24_s.INIT_RAM_2D=256'h03B000B28D4421808481F72484A5A55A5A5A5AA5A5A5A55A5A5A5AA5A55A5AA5;
defparam rom_rom_0_24_s.INIT_RAM_2E=256'hFF54C037B0FE7FE080FF6EE2204923A03F7FFFFFAFFF7EE08FDFFFFFE2100000;
defparam rom_rom_0_24_s.INIT_RAM_2F=256'h00000000000000000000000000000000000000000000000111418200C07FFFFF;
defparam rom_rom_0_24_s.READ_MODE=1'b0;
defparam rom_rom_0_24_s.RESET_MODE="SYNC";
  pROM rom_rom_0_25_s (
    .DO({DO_42[31:1],rom_dat0[25]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_25_s.BIT_WIDTH=1;
defparam rom_rom_0_25_s.INIT_RAM_00=256'h8B27A01F030078142038508F191C47C9900201423F78C01150448003FE00FF01;
defparam rom_rom_0_25_s.INIT_RAM_01=256'h000AE04E35B000000AE4029301A080F87C1843800C000030FF848A26311083FE;
defparam rom_rom_0_25_s.INIT_RAM_02=256'h03014288412C52240018767410E2529516300F28807900004000857599015000;
defparam rom_rom_0_25_s.INIT_RAM_03=256'h2050800920848824000A2410084880879001A008210A83604105004012042057;
defparam rom_rom_0_25_s.INIT_RAM_04=256'h101140281101210600400110C5BE010E11CC3030128008006F01318518392000;
defparam rom_rom_0_25_s.INIT_RAM_05=256'h2000201E0142C8D1091028008151121910A20301A11000A10300020200140200;
defparam rom_rom_0_25_s.INIT_RAM_06=256'h005C9E93C24F09FA040011011389142F808005F96C00078844D261044444F49F;
defparam rom_rom_0_25_s.INIT_RAM_07=256'hA4BF088050102031281904000464F49F04011612210C840082000A9040404411;
defparam rom_rom_0_25_s.INIT_RAM_08=256'h2C02001B00EFC041A52080F22173128B129C096D930850B2023B42022054205F;
defparam rom_rom_0_25_s.INIT_RAM_09=256'h0104442244220440024454001FE00AA045008282400048001ED2A9D9719E800C;
defparam rom_rom_0_25_s.INIT_RAM_0A=256'h009540220C0492A202A0280A814A264020420C101660A8092228A2C8B4000000;
defparam rom_rom_0_25_s.INIT_RAM_0B=256'h83609080543220A0D1649101202A9607DB0C005B28D00C281163090005001000;
defparam rom_rom_0_25_s.INIT_RAM_0C=256'hAB223966AC50D5030509AA602000800C28C088031015092AB30FF05100C8590C;
defparam rom_rom_0_25_s.INIT_RAM_0D=256'h8C50A0E0048510080040000000A86040A1218A43800992848E00001367200802;
defparam rom_rom_0_25_s.INIT_RAM_0E=256'h8100BA7307F0A5C043821048BE3C200038008170910C0A40C410044002482028;
defparam rom_rom_0_25_s.INIT_RAM_0F=256'hFF9444AC4020AA6AAA82E0580EEEC0200A008403FC81FB808101406348287206;
defparam rom_rom_0_25_s.INIT_RAM_10=256'h000042D60002048008C400808228A8A2080C81000810C021648C45063299A001;
defparam rom_rom_0_25_s.INIT_RAM_11=256'h2800292AC401200020040000800110D2082208102043120060851C5080000C2A;
defparam rom_rom_0_25_s.INIT_RAM_12=256'h0008200400014090020011220011005004800052005801414018601016400800;
defparam rom_rom_0_25_s.INIT_RAM_13=256'h0000FCF07440FC200068001104844200A4280A029428410202020202020218C0;
defparam rom_rom_0_25_s.INIT_RAM_14=256'h0000082800000000A200019240400420924200848000A18C4E3025C00047E600;
defparam rom_rom_0_25_s.INIT_RAM_15=256'h000208004800024004518000020040FF904008A00010410DC01D080406407E60;
defparam rom_rom_0_25_s.INIT_RAM_16=256'h028049002A20061B60C102008141EA081082141401C508883213083D400810C5;
defparam rom_rom_0_25_s.INIT_RAM_17=256'h08021080109000028000105010A080025045200040C008012001204202860212;
defparam rom_rom_0_25_s.INIT_RAM_18=256'h9848800D091364C0E03411420C08018C0308C128093000314088020140310229;
defparam rom_rom_0_25_s.INIT_RAM_19=256'h50000140205080C00000130CE4812089051059066004A190F480100E00810310;
defparam rom_rom_0_25_s.INIT_RAM_1A=256'h10C8E8E00801643FC08901FC8F8160594001605940B21644429020680050A200;
defparam rom_rom_0_25_s.INIT_RAM_1B=256'h62894317FFEF20C020E0857B78019E52A080209E0442E7DC0C00280E542D2391;
defparam rom_rom_0_25_s.INIT_RAM_1C=256'h01D1D050A142850A14288426546306948000AAC96D925695111649C8C3603BEA;
defparam rom_rom_0_25_s.INIT_RAM_1D=256'hAA04110509194307749F80231B485CB024616138988A4A70BE0090008400A00C;
defparam rom_rom_0_25_s.INIT_RAM_1E=256'h3182085665300002706441713F80380A1CA00010027F8410800000001B188010;
defparam rom_rom_0_25_s.INIT_RAM_1F=256'h505007200A000B00E51C1191483020427F00303E00904297F840001402CC1960;
defparam rom_rom_0_25_s.INIT_RAM_20=256'h06024C0847F80603CF230215FE080000A01400BA740004E0682C453650B008E4;
defparam rom_rom_0_25_s.INIT_RAM_21=256'h8410821042084110200040484666050A142850A14288443FC068681BA1A28122;
defparam rom_rom_0_25_s.INIT_RAM_22=256'h984CC19500E000911E100420084000800141884203A200000420841049210420;
defparam rom_rom_0_25_s.INIT_RAM_23=256'h00180806808150402080000C0002946060E040C060E060C040C0602141002024;
defparam rom_rom_0_25_s.INIT_RAM_24=256'h087020A8905000C0012000180003807003478002006002400420200400C04000;
defparam rom_rom_0_25_s.INIT_RAM_25=256'h101FE02102E82502807F520062000203A008A81880880887B44082400000D03A;
defparam rom_rom_0_25_s.INIT_RAM_26=256'h098385C414800E2801506848540CC8111D3E005C409003600114F03200282190;
defparam rom_rom_0_25_s.INIT_RAM_27=256'h34600A8800000000000000000009340E150534884580A400045D8E0248018094;
defparam rom_rom_0_25_s.INIT_RAM_28=256'h9192666029D6CD4DD008210280040400C040A906092BB9246B10A3521645A900;
defparam rom_rom_0_25_s.INIT_RAM_29=256'h0199C3BB09A24081206A42152424EE698A848484840404C4336D12842E521211;
defparam rom_rom_0_25_s.INIT_RAM_2A=256'h0002A8140C048081432080101002060C8E2E3018292199877200020458223022;
defparam rom_rom_0_25_s.INIT_RAM_2B=256'h0000000000000000000000000000002000000001FC0000000000000000000000;
defparam rom_rom_0_25_s.INIT_RAM_2C=256'h9696699669966996696996699600000000000000000000000000000000000000;
defparam rom_rom_0_25_s.INIT_RAM_2D=256'h0498004106010800B01A0932D469966996966996699669966969966996699669;
defparam rom_rom_0_25_s.INIT_RAM_2E=256'hB6048047B7FEFFF800FF6EFDDBB4DC5F80000000500080E7DFC0000002000000;
defparam rom_rom_0_25_s.INIT_RAM_2F=256'h00000000000000000800000000000000000000000000000444131224C8FFFFFF;
defparam rom_rom_0_25_s.READ_MODE=1'b0;
defparam rom_rom_0_25_s.RESET_MODE="SYNC";
  pROM rom_rom_0_26_s (
    .DO({DO_43[31:1],rom_dat0[26]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_26_s.BIT_WIDTH=1;
defparam rom_rom_0_26_s.INIT_RAM_00=256'h882680010020310C400120BF9B4C5F8C20800042FDE8D0115000A40003FFFF00;
defparam rom_rom_0_26_s.INIT_RAM_01=256'h010A604D2D5000002A560703C9E020C878183FE20C000035FF8480A63001E3FE;
defparam rom_rom_0_26_s.INIT_RAM_02=256'h4023108600C901140000361044224214122FFF487FF90805D01085758B03C040;
defparam rom_rom_0_26_s.INIT_RAM_03=256'h135C8000D310CC0380023410870000002421C028014A8018009102400C8D0412;
defparam rom_rom_0_26_s.INIT_RAM_04=256'h108100209002010000500100C781FF0A1BE4B4248280000000FE040001396000;
defparam rom_rom_0_26_s.INIT_RAM_05=256'h180020000302C048181108080110000000A24301850008B01000420200100000;
defparam rom_rom_0_26_s.INIT_RAM_06=256'h005C000026000003100011000004550080440000014444009D92200240600400;
defparam rom_rom_0_26_s.INIT_RAM_07=256'h8C02080041100800181D05014040040005111001900D80080A200880D6024450;
defparam rom_rom_0_26_s.INIT_RAM_08=256'h64020009C3CF8005E71084217272030436DC410437284000301B460200440000;
defparam rom_rom_0_26_s.INIT_RAM_09=256'h24A410547632500554667714000EEEE6544CEC46840A82AA00006150811C400A;
defparam rom_rom_0_26_s.INIT_RAM_0A=256'h0080154208048009AEA040A6A061A30924114534B2C82405E4E6625CB0080088;
defparam rom_rom_0_26_s.INIT_RAM_0B=256'h0260000045322082596401002010340024C1555B20800400016208020C000008;
defparam rom_rom_0_26_s.INIT_RAM_0C=256'hAB325B4728D0540B2500A8042088802D289280000285010AB3100EC12080582C;
defparam rom_rom_0_26_s.INIT_RAM_0D=256'h8411A0E0440020000000010000A86040A1218242040980884E00081367680802;
defparam rom_rom_0_26_s.INIT_RAM_0E=256'h00000EA402F124C00380100A800260003808817091440A404018040000022028;
defparam rom_rom_0_26_s.INIT_RAM_0F=256'hFF8000000130AA2FEBC1006E0C8FC2520000807FFC00028080010000C0029202;
defparam rom_rom_0_26_s.INIT_RAM_10=256'h2A0063D4000300002084A4A208228123980C214018108215E08040021660805F;
defparam rom_rom_0_26_s.INIT_RAM_11=256'h280009224000040020000000820110D882F00040200218307000117800000402;
defparam rom_rom_0_26_s.INIT_RAM_12=256'h00090004000104C002001108000300580C900000804241001058402006400800;
defparam rom_rom_0_26_s.INIT_RAM_13=256'h000502E0C04403A0000800090C840210A4280A429428410202020202020218E1;
defparam rom_rom_0_26_s.INIT_RAM_14=256'h0800082A00000800820001B2004134E00200808080300084C7110D4101C40050;
defparam rom_rom_0_26_s.INIT_RAM_15=256'h300208085DC800400D70200042028000B5C10866001040249C5DC82400000010;
defparam rom_rom_0_26_s.INIT_RAM_16=256'h0410490C04A206280081026082400204000000140001000002108008CC081043;
defparam rom_rom_0_26_s.INIT_RAM_17=256'h0B021180101051664000C2F115E480125045008840480A012051000004860200;
defparam rom_rom_0_26_s.INIT_RAM_18=256'h18000080BF36C4B0000004420400118C42000128510220304080000100BD62A1;
defparam rom_rom_0_26_s.INIT_RAM_19=256'h80689140004000E000000008E401000802105800007860101401E30100800000;
defparam rom_rom_0_26_s.INIT_RAM_1A=256'h400021E0110100803C00200352C1000000010000002000410000002800543007;
defparam rom_rom_0_26_s.INIT_RAM_1B=256'h2A07F010006D2000216940D207F9D812C0942101FA8040C00400200014090010;
defparam rom_rom_0_26_s.INIT_RAM_1C=256'h0350B050A142850A1428843068030E14800080800024920408060168512001AA;
defparam rom_rom_0_26_s.INIT_RAM_1D=256'h000000012119410030907F8A1E18409524675140888000408C0590018100E808;
defparam rom_rom_0_26_s.INIT_RAM_1E=256'h3332005065100000706401220078180018B00004520078170000000000C0F017;
defparam rom_rom_0_26_s.INIT_RAM_1F=256'h104000080A000800010800814830000400F030262090000007800000A2DC0064;
defparam rom_rom_0_26_s.INIT_RAM_20=256'h00474480100783014531000001E000000514000A000804300203007250200004;
defparam rom_rom_0_26_s.INIT_RAM_21=256'h0400801002004010000488480426050A142850A1428843003CFC028381209080;
defparam rom_rom_0_26_s.INIT_RAM_22=256'h0C00D10528E800108E1000010840000401410000010000000420040008010020;
defparam rom_rom_0_26_s.INIT_RAM_23=256'h001A000601811000608000040012013CE0E04040C0C04060E0E0600140050420;
defparam rom_rom_0_26_s.INIT_RAM_24=256'h8818A0A9B01000408020001000034010014E8002004002400420200080D00000;
defparam rom_rom_0_26_s.INIT_RAM_25=256'h2000202106A8050280002000A0008203A010E8188088080074408A400008C000;
defparam rom_rom_0_26_s.INIT_RAM_26=256'h09C7478414800A2821D06848400CC8100581FE7C4090036011140FEC00A82190;
defparam rom_rom_0_26_s.INIT_RAM_27=256'h912026860000000000000000000435AB58A8BB8F315016FB70F929A244018094;
defparam rom_rom_0_26_s.INIT_RAM_28=256'hA9AEEAAAA74F5E454558200B800000005844AAA410400208A569D14640A25C9E;
defparam rom_rom_0_26_s.INIT_RAM_29=256'h0B99D7BB2ACA29D812AB0755F4F422246D2C6C6C456D6D4597AB961DC9D89491;
defparam rom_rom_0_26_s.INIT_RAM_2A=256'h00000909E2EC3EBCAA2E67794A117172511167D7916999D772A003445AA23522;
defparam rom_rom_0_26_s.INIT_RAM_2B=256'h00000000000000000000000000000028000000000000C0000000000000000000;
defparam rom_rom_0_26_s.INIT_RAM_2C=256'h6969969669966969969669699600000000000000000000000000000000000000;
defparam rom_rom_0_26_s.INIT_RAM_2D=256'h02A025A6D95420910481B7B64096696996966969966996966969969669699696;
defparam rom_rom_0_26_s.INIT_RAM_2E=256'hEE16FF07B7FEFFF97F000000040200000000000000000000001FFFFFE0000000;
defparam rom_rom_0_26_s.INIT_RAM_2F=256'h00000000000000000800000000000000000000000000002333515A769D6AAAAA;
defparam rom_rom_0_26_s.READ_MODE=1'b0;
defparam rom_rom_0_26_s.RESET_MODE="SYNC";
  pROM rom_rom_0_27_s (
    .DO({DO_44[31:1],rom_dat0[27]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_27_s.BIT_WIDTH=1;
defparam rom_rom_0_27_s.INIT_RAM_00=256'h9A2A000151203304000030008B580000A012C100010008511050000001FFFF01;
defparam rom_rom_0_27_s.INIT_RAM_01=256'h004A600F3DDC080008F72793C9E00060FC089B4648000005FF848026A00001F6;
defparam rom_rom_0_27_s.INIT_RAM_02=256'h4200088E41ED51140019764454605094063FFF30FFF900044010857588215040;
defparam rom_rom_0_27_s.INIT_RAM_03=256'h010480196A400480800A3419834004001501800001560008010008101E840080;
defparam rom_rom_0_27_s.INIT_RAM_04=256'h100080289000010000108308C680010813E05C34928000002001010411396800;
defparam rom_rom_0_27_s.INIT_RAM_05=256'h380802200302C048080020808158100800810301B40008A0050002022C100000;
defparam rom_rom_0_27_s.INIT_RAM_06=256'h006401802400400104100111100410008080401000440400C452024404600400;
defparam rom_rom_0_27_s.INIT_RAM_07=256'hA40040A41100080018049C100460040101000001B00DA00000000F00D4000400;
defparam rom_rom_0_27_s.INIT_RAM_08=256'hA423001BC3EF092100059062626203060308DA4DA62780901039442020548800;
defparam rom_rom_0_27_s.INIT_RAM_09=256'h07040011005522019A46D7A00000505801125052C44344CC001072C9E01D18C0;
defparam rom_rom_0_27_s.INIT_RAM_0A=256'h00D5550000609A69A280830C255A040C30410410B0EA20000FA5069022800009;
defparam rom_rom_0_27_s.INIT_RAM_0B=256'h0C693080552020A25945310110303600000466020880060811324B000C001000;
defparam rom_rom_0_27_s.INIT_RAM_0C=256'h000059672CD0540B05102A0C0080002C28000893129500002000000020C00808;
defparam rom_rom_0_27_s.INIT_RAM_0D=256'h8401A0E0440010000001010000A86040A12182438021808002113C4005CC0C04;
defparam rom_rom_0_27_s.INIT_RAM_0E=256'h01000EA602F124C0038000088002600038000170910C0A404010040000002028;
defparam rom_rom_0_27_s.INIT_RAM_0F=256'h0184402C00208C540542605E0C0002520000800002001A8080010000C0000283;
defparam rom_rom_0_27_s.INIT_RAM_10=256'h280062D40007042220C7408000290082100C01000A200421618C44028305C080;
defparam rom_rom_0_27_s.INIT_RAM_11=256'h28000002C000080020000000820111DA001282000450180070011C5820082E02;
defparam rom_rom_0_27_s.INIT_RAM_12=256'h00000000000104D00200102A0001001804104840010240005010000492410800;
defparam rom_rom_0_27_s.INIT_RAM_13=256'h001003E5811401A0000800010C840200A0290A429420410202020202020208C1;
defparam rom_rom_0_27_s.INIT_RAM_14=256'h0800080A00000800AA010132004004209A4280858000A8000280060055240100;
defparam rom_rom_0_27_s.INIT_RAM_15=256'h3002080A59C80240153180000200000094C0A8E680004044CC4CC8040A000010;
defparam rom_rom_0_27_s.INIT_RAM_16=256'h020041002E20060840010220024006001000000400110A0002108039CC001153;
defparam rom_rom_0_27_s.INIT_RAM_17=256'h03031580101A514600AAD3F9D3F02198548591099546021A6100006006C42010;
defparam rom_rom_0_27_s.INIT_RAM_18=256'h99080092408024A0000010420C0001086308C128410000310180820000BD6021;
defparam rom_rom_0_27_s.INIT_RAM_19=256'h000493482100010000000008E401208800104A42000020101400008300810100;
defparam rom_rom_0_27_s.INIT_RAM_1A=256'h0080C96004014000004520000A81004040012040082010400200002000443000;
defparam rom_rom_0_27_s.INIT_RAM_1B=256'h2204C000006D2080202904280001D80200942000006260C00800240814090210;
defparam rom_rom_0_27_s.INIT_RAM_1C=256'h43809050A142850A1428842202034E14800082800000004808060160412021A0;
defparam rom_rom_0_27_s.INIT_RAM_1D=256'hE00001050011450430A0001A0F080130040541128A8A4850BE0114000100A208;
defparam rom_rom_0_27_s.INIT_RAM_1E=256'h71000800E1300000704001200000100C08812814520004000000000009400210;
defparam rom_rom_0_27_s.INIT_RAM_1F=256'h004004080A0009008108010100300240000020070000529000400010025C1160;
defparam rom_rom_0_27_s.INIT_RAM_20=256'h000204820000020245200294000A000080128000080000800223407250280084;
defparam rom_rom_0_27_s.INIT_RAM_21=256'h04008010020040120002C8484D26050A142850A14288400000FC2101A3A29084;
defparam rom_rom_0_27_s.INIT_RAM_22=256'h0840C595280000101E1000000002108601418041012000000424040008010020;
defparam rom_rom_0_27_s.INIT_RAM_23=256'h001A0006010150200080180800020578E0E040404040C0C0C0C0400400C52020;
defparam rom_rom_0_27_s.INIT_RAM_24=256'h80086020F04004400000021800034010010480100140020000202004C0D00000;
defparam rom_rom_0_27_s.INIT_RAM_25=256'h0000202004E825060000360054000A03A018E81880880800744082400020C000;
defparam rom_rom_0_27_s.INIT_RAM_26=256'h0143C78414800028315068485808C8111C000078409003600114000244A82190;
defparam rom_rom_0_27_s.INIT_RAM_27=256'h14214A640000000000000000000C378B188138CA014004F974D908CA08008080;
defparam rom_rom_0_27_s.INIT_RAM_28=256'hD5D3422021465ED551080001C01081002DC7E800000002012120814210840C29;
defparam rom_rom_0_27_s.INIT_RAM_29=256'h0B99D7BB2BD20002002B8A14A6242225090404042C444445912B328484515055;
defparam rom_rom_0_27_s.INIT_RAM_2A=256'h00000911EAE23EBC03EEB7794297770E972747DFA12999D772A003445AA23522;
defparam rom_rom_0_27_s.INIT_RAM_2B=256'h0000000000000000000000000000002800000000000000100000000000000000;
defparam rom_rom_0_27_s.INIT_RAM_2C=256'h33CC3333CC33CCCC33CC3333CC00000000000000000000000000000000000000;
defparam rom_rom_0_27_s.INIT_RAM_2D=256'h05880104100001042592C116C0CC3333CC33CCCC33CC3333CC33CCCC3333CCCC;
defparam rom_rom_0_27_s.INIT_RAM_2E=256'h3716FE07B0FE7FF8000000000402000000000000000000000000000000000000;
defparam rom_rom_0_27_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000E22210912409333333;
defparam rom_rom_0_27_s.READ_MODE=1'b0;
defparam rom_rom_0_27_s.RESET_MODE="SYNC";
  pROM rom_rom_0_28_s (
    .DO({DO_45[31:1],rom_dat0[28]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_28_s.BIT_WIDTH=1;
defparam rom_rom_0_28_s.INIT_RAM_00=256'h9B2B000151201024000030000A1800403080000001000890B00FB80003FFFF00;
defparam rom_rom_0_28_s.INIT_RAM_01=256'h000A601B98D0080022332190C86020A8FC18D98648080081FD8D8AA2B00003FE;
defparam rom_rom_0_28_s.INIT_RAM_02=256'h03215A8600ED00000011241044300215123FFFA2FFF9080C900085758923D040;
defparam rom_rom_0_28_s.INIT_RAM_03=256'h01048014000441B400089019886024FF950181000314BFF0000002010C0114C1;
defparam rom_rom_0_28_s.INIT_RAM_04=256'h1010C02890000100005083080600000813601424128000004001110401196000;
defparam rom_rom_0_28_s.INIT_RAM_05=256'h800220200240C0901019200001100020108C031AB0000920070002022C100000;
defparam rom_rom_0_28_s.INIT_RAM_06=256'h005000800200C011140100000005450080842008000404009992630600400000;
defparam rom_rom_0_28_s.INIT_RAM_07=256'h240048840110000010D9D90000400000001010012801C00000000B0094000001;
defparam rom_rom_0_28_s.INIT_RAM_08=256'h2C2200A002009245C60590C24242030610420004916041202032040000408800;
defparam rom_rom_0_28_s.INIT_RAM_09=256'h2824001111004009E013A8400000550205105502C00C0CF000117B8DF01918CA;
defparam rom_rom_0_28_s.INIT_RAM_0A=256'h00D5550600C4BAAAAAB0C30C285F366C3041041000A82200AFF004FCB0200009;
defparam rom_rom_0_28_s.INIT_RAM_0B=256'h04E9108044100122894431412030000003047877F090062801634B0004001020;
defparam rom_rom_0_28_s.INIT_RAM_0C=256'hEF208B672850842B0501A84C2080000D088008010015006AFB400071A0C80824;
defparam rom_rom_0_28_s.INIT_RAM_0D=256'h8400A0E0440010000000010000A86040A1218242800980808E013C05F70C0882;
defparam rom_rom_0_28_s.INIT_RAM_0E=256'h410004A000D000C0038000480006600038000170010C0A000010040000002028;
defparam rom_rom_0_28_s.INIT_RAM_0F=256'h018440080830880555422056040002520000800002001A0000010000E82A82A3;
defparam rom_rom_0_28_s.INIT_RAM_10=256'h200062D4010200220084008400201002822C01001018C6302080440201068000;
defparam rom_rom_0_28_s.INIT_RAM_11=256'h280008028000080020000000820111DA8A4282000002004020A01078200A2E02;
defparam rom_rom_0_28_s.INIT_RAM_12=256'h00000004000104D00200002A0000081804804840000000004010202090010800;
defparam rom_rom_0_28_s.INIT_RAM_13=256'h00180265019801210088402904800000200802008401000000000000000008C1;
defparam rom_rom_0_28_s.INIT_RAM_14=256'h08000822000008008A0001B2004124E00200008080305008830006027F2401C0;
defparam rom_rom_0_28_s.INIT_RAM_15=256'h30020802440802401941A0004202000000008206000043695055080400400010;
defparam rom_rom_0_28_s.INIT_RAM_16=256'h0200400C1082079340C302608200080430000000310132C80010C0310C081100;
defparam rom_rom_0_28_s.INIT_RAM_17=256'h1303118A171F514241FFD7FD8BF931F83683D789913792184F83004006C60210;
defparam rom_rom_0_28_s.INIT_RAM_18=256'hB800808000802020000018430E08118C6308C12C400804210080020000BD6021;
defparam rom_rom_0_28_s.INIT_RAM_19=256'h4008020D3404000000000008E001A0E804105E42000020100400000100810190;
defparam rom_rom_0_28_s.INIT_RAM_1A=256'h4080A9E894014000000000000A81006000010060402818410300000800441000;
defparam rom_rom_0_28_s.INIT_RAM_1B=256'h0284F000006C2000A06944680001980000902000006260C00800200800080210;
defparam rom_rom_0_28_s.INIT_RAM_1C=256'h0000A000000000000000001040034E04800080124924924D0106806001202428;
defparam rom_rom_0_28_s.INIT_RAM_1D=256'hE000010700124604002000180C02002020667040000000001601140000000008;
defparam rom_rom_0_28_s.INIT_RAM_1E=256'h7110080061180000706401200000100818800018000006808000000000600200;
defparam rom_rom_0_28_s.INIT_RAM_1F=256'h1048040040000900800C018128304040000020060000600000400018024C1160;
defparam rom_rom_0_28_s.INIT_RAM_20=256'h20020180000002024010030000080000C012800A090000000003607600200084;
defparam rom_rom_0_28_s.INIT_RAM_21=256'h00000000000000020000C04045240000000000000000060000200081A12280A4;
defparam rom_rom_0_28_s.INIT_RAM_22=256'h0840C50528E80000061000000000000000018840010000000004000000000000;
defparam rom_rom_0_28_s.INIT_RAM_23=256'h0038080E02021040C0A03018082000000000A0A0A0A0A0A0A0A0201000852000;
defparam rom_rom_0_28_s.INIT_RAM_24=256'h8C2080A4C0400500C00000084003000003240010011002000000200081C00000;
defparam rom_rom_0_28_s.INIT_RAM_25=256'h000024080688088080003600440002402410880A9009020050401A4008204000;
defparam rom_rom_0_28_s.INIT_RAM_26=256'h0D450684048106283110280808A8C8031800026840900260249500030D282190;
defparam rom_rom_0_28_s.INIT_RAM_27=256'h224148C8000000000000000000000024442005452490B2F2720084680F019030;
defparam rom_rom_0_28_s.INIT_RAM_28=256'h56550008281017C0141941D8BE0787E0A012012A831999240850305050211133;
defparam rom_rom_0_28_s.INIT_RAM_29=256'h008883BB002860093A0B49401010888DA22C85ACAC2C24140206128D064A1016;
defparam rom_rom_0_28_s.INIT_RAM_2A=256'h0002A015ECE03F7DC10ECF001042066C0E2E37EF9E4199822200000018222000;
defparam rom_rom_0_28_s.INIT_RAM_2B=256'h000000000000000000000000000000000000000202033C000000000000000000;
defparam rom_rom_0_28_s.INIT_RAM_2C=256'hAAAAAA5555AAAA55555555AAAA00000000000000000000000000000000000000;
defparam rom_rom_0_28_s.INIT_RAM_2D=256'h0050244107110880B1580980045555AAAAAAAA5555AAAA55555555AAAA5555AA;
defparam rom_rom_0_28_s.INIT_RAM_2E=256'h78168007B0FE7FF8000000000000000000000000000000000000000000000000;
defparam rom_rom_0_28_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000001FFFFFCD1114A4A12C5BC3C3C;
defparam rom_rom_0_28_s.READ_MODE=1'b0;
defparam rom_rom_0_28_s.RESET_MODE="SYNC";
  pROM rom_rom_0_29_s (
    .DO({DO_46[31:1],rom_dat0[29]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_29_s.BIT_WIDTH=1;
defparam rom_rom_0_29_s.INIT_RAM_00=256'h9B0900010600102C000020BF12185F8C30020042FCE8D0901005A80003FFFF00;
defparam rom_rom_0_29_s.INIT_RAM_01=256'h000A605B9CD008000032010080448020780A09A44C080095FF8D8AA6300003FE;
defparam rom_rom_0_29_s.INIT_RAM_02=256'h0121180610ED11000011341044234200123FFF1AFFF9000D000085758923D040;
defparam rom_rom_0_29_s.INIT_RAM_03=256'h2A5080196A04CD24000A341988402400050781000314000A441508500E841054;
defparam rom_rom_0_29_s.INIT_RAM_04=256'h180000289000010000508300C600010A13603424128000000001010108802000;
defparam rom_rom_0_29_s.INIT_RAM_05=256'h8000202002524090101020000110002000800311B00008200000020200100000;
defparam rom_rom_0_29_s.INIT_RAM_06=256'h005C01802600C011140000000004550080802008000000009512634604200801;
defparam rom_rom_0_29_s.INIT_RAM_07=256'h280348840100000010D9D90000400001000000012801802080200A0010000401;
defparam rom_rom_0_29_s.INIT_RAM_08=256'h2C2200BAC36A1B65E7151453535320000000000490604010100100202044EE01;
defparam rom_rom_0_29_s.INIT_RAM_09=256'h00241100000004060028002000050000441D00028000030000006B05710839C6;
defparam rom_rom_0_29_s.INIT_RAM_0A=256'h00D555020060A082082AAAAABD7A24482000000082A82000500AA084828000A0;
defparam rom_rom_0_29_s.INIT_RAM_0B=256'h84E0301054000000816531410002820000058002088006080162490004003000;
defparam rom_rom_0_29_s.INIT_RAM_0C=256'h00100B460CD4552B2510AA0C0088800D08800801001500202200001000880830;
defparam rom_rom_0_29_s.INIT_RAM_0D=256'h8400A0E0440010000000010000A86040A12182408021808002000C0005240020;
defparam rom_rom_0_29_s.INIT_RAM_0E=256'h010004A000D000C0038000088002600038000170010C0A000010040000002028;
defparam rom_rom_0_29_s.INIT_RAM_0F=256'h018440000020B05554022004040002400122840002001A0041000200E82A8202;
defparam rom_rom_0_29_s.INIT_RAM_10=256'h200052D60003002230840482002410A2809C0140008000016080480495606000;
defparam rom_rom_0_29_s.INIT_RAM_11=256'h2800012B0000000020000000820111D0040008502410462070211C7800082E02;
defparam rom_rom_0_29_s.INIT_RAM_12=256'h00080004000104D00200002A0000081000000000804008400018200002410800;
defparam rom_rom_0_29_s.INIT_RAM_13=256'h00100360C00001A1008840290C800000200802008408400000000000000018E1;
defparam rom_rom_0_29_s.INIT_RAM_14=256'h0800082A000008008A00013200400420924200818000E8044280054000440050;
defparam rom_rom_0_29_s.INIT_RAM_15=256'h3000080259C800401C71A0004200000014C08A6600004240CC4CC80408400010;
defparam rom_rom_0_29_s.INIT_RAM_16=256'h060002003C2205B300C3026082000C04300000002001225002108028CC0011C7;
defparam rom_rom_0_29_s.INIT_RAM_17=256'h0303158A131051424100D6F111E1001050050388006012002803002002420618;
defparam rom_rom_0_29_s.INIT_RAM_18=256'h1908808000802030C00000430E08118C6308C128400804200080000000AD6221;
defparam rom_rom_0_29_s.INIT_RAM_19=256'h400C12492404000000001FF70001000002144800000000584400009224008010;
defparam rom_rom_0_29_s.INIT_RAM_1A=256'h0000A96014000000000000000EC0000040000000400000000000000000402000;
defparam rom_rom_0_29_s.INIT_RAM_1B=256'h0A860000006C2080A06944700001980000902000004040D00400000014000000;
defparam rom_rom_0_29_s.INIT_RAM_1C=256'h40D00000000000000000004012030E9480000892492492410802804000200022;
defparam rom_rom_0_29_s.INIT_RAM_1D=256'hE000000100124606422000180D00008068065022020A40101401040004004008;
defparam rom_rom_0_29_s.INIT_RAM_1E=256'h7312000061280000704001000000100001110000000006808000000000400200;
defparam rom_rom_0_29_s.INIT_RAM_1F=256'h100800080A0001000108000108300240000000060000000000400000021C1004;
defparam rom_rom_0_29_s.INIT_RAM_20=256'h200000800000020040020000000A00000012800A080000000203003050080000;
defparam rom_rom_0_29_s.INIT_RAM_21=256'h00000000000000000000004044240000000000000000000000B00083A3A290A0;
defparam rom_rom_0_29_s.INIT_RAM_22=256'h0C00C58128E80000040084210842108601018801202000000404000000000000;
defparam rom_rom_0_29_s.INIT_RAM_23=256'h0038000E83031040C0A030180800104080808080808080808080000400852000;
defparam rom_rom_0_29_s.INIT_RAM_24=256'h8030C0A4E0400540800000080003000001240000010000000000200401C00000;
defparam rom_rom_0_29_s.INIT_RAM_25=256'h00002408068838A00000260010800A4124108802900902005040124008201000;
defparam rom_rom_0_29_s.INIT_RAM_26=256'h0104C68404800E283110080800A8C8034800026840900260049500034DE82190;
defparam rom_rom_0_29_s.INIT_RAM_27=256'hC3816E8C00000000000000000007B7EFD2ECBFEFEDF0B6FFF3FDEFFBC0009020;
defparam rom_rom_0_29_s.INIT_RAM_28=256'hFFFFEEEFCFDFCF9DDFF3FEFC3FCFFBFEFDD7EBFF9D7BBBADEF7DF776DFA3FFBF;
defparam rom_rom_0_29_s.INIT_RAM_29=256'hFB777444EF9B2DEB9EEFEF54F6B6EEEAEFE9E9E9E9E9E9F1F7EDFCF9EB9FE7E7;
defparam rom_rom_0_29_s.INIT_RAM_2A=256'h0002AF25F7EFBFFDEFEF7F485E51557A7D3D67F79ECE665DDDBFFF7FE6DDDDFF;
defparam rom_rom_0_29_s.INIT_RAM_2B=256'h0000000000000000000000000000002800000000000003FC0000000000000000;
defparam rom_rom_0_29_s.INIT_RAM_2C=256'h6699999999999999996666666600000000000000000000000000000000000000;
defparam rom_rom_0_29_s.INIT_RAM_2D=256'h07FB6DF7DF763BB7A1D9FE924499999999666666666666666699999999666666;
defparam rom_rom_0_29_s.INIT_RAM_2E=256'h8016FF300000000000000000040200000000000000000007D01FFFFFE2000000;
defparam rom_rom_0_29_s.INIT_RAM_2F=256'h0000000000000000080000000000000000000000000000F33359DFB7EC3FC03F;
defparam rom_rom_0_29_s.READ_MODE=1'b0;
defparam rom_rom_0_29_s.RESET_MODE="SYNC";
  pROM rom_rom_0_30_s (
    .DO({DO_47[31:1],rom_dat0[30]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_30_s.BIT_WIDTH=1;
defparam rom_rom_0_30_s.INIT_RAM_00=256'h9B0800010000102C00003000835C0040B0824040010008101044A00003FFFF00;
defparam rom_rom_0_30_s.INIT_RAM_01=256'h002AE053DEFC08000AB201008040A0A8F80A99A64C000015FF8D8AA6200003FE;
defparam rom_rom_0_30_s.INIT_RAM_02=256'h4320522E05ED00000011345040705A05123FFF22FFF908014010857588094000;
defparam rom_rom_0_30_s.INIT_RAM_03=256'h295480196A04CCA4800A34198840A400350181002316A01A459502505E810487;
defparam rom_rom_0_30_s.INIT_RAM_04=256'h1010C0289000010000508301C68001281360142412800000000111090C8A6000;
defparam rom_rom_0_30_s.INIT_RAM_05=256'h0000000002004000000120808100203010820311B40009A0070002022C100000;
defparam rom_rom_0_30_s.INIT_RAM_06=256'h0058010034008019100000000004440082800000000000009112630600000000;
defparam rom_rom_0_30_s.INIT_RAM_07=256'h240140800000008010D5151004200800001010013009E02080200B8096020401;
defparam rom_rom_0_30_s.INIT_RAM_08=256'h244300B381CF924142009072727200000208000493004010103104000042AA00;
defparam rom_rom_0_30_s.INIT_RAM_09=256'h002400000000004002555540000000020412AAA880000C00000071C9B11C2104;
defparam rom_rom_0_30_s.INIT_RAM_0A=256'h00D555600C058A28A28A28A28D01020410C30C309288200000000294A0000000;
defparam rom_rom_0_30_s.INIT_RAM_0B=256'h94E00011540001008144014300B000000304000A0810062001734A0104002000;
defparam rom_rom_0_30_s.INIT_RAM_0C=256'h000259671854850321112A440000002D28928890528501000400000020C85832;
defparam rom_rom_0_30_s.INIT_RAM_0D=256'h8402A0E0C4001A400001010000B860C0A1218243002590884711305005440094;
defparam rom_rom_0_30_s.INIT_RAM_0E=256'h090004A000D000C0038000480006600038000170010C0A0000102C0000012038;
defparam rom_rom_0_30_s.INIT_RAM_0F=256'h0181012C6830A85000032004040002400122800002001A0041050000E82A8202;
defparam rom_rom_0_30_s.INIT_RAM_10=256'h110843D70C06043388C400C2082080A2181C33409818C63170804C0615606000;
defparam rom_rom_0_30_s.INIT_RAM_11=256'h280042020000000024A0D466820111DC005800502550802F20001058042C2407;
defparam rom_rom_0_30_s.INIT_RAM_12=256'h00080A81B0CD00906200002A0C00081814804840824408420018204102418C14;
defparam rom_rom_0_30_s.INIT_RAM_13=256'h003002E040000321008840213C800000200802008400400000000000000008C1;
defparam rom_rom_0_30_s.INIT_RAM_14=256'h088028220080088082000120004934E40A000081803048444088410000440051;
defparam rom_rom_0_30_s.INIT_RAM_15=256'h3112080A48C80A401431A00142000001B1C0A8E60000400D9C59C80404000010;
defparam rom_rom_0_30_s.INIT_RAM_16=256'h0600400C16A207BB45C3026082400C543008000030012A400210C828CC881143;
defparam rom_rom_0_30_s.INIT_RAM_17=256'h01031180101000064100965010A0021050050188006012002803006006C60610;
defparam rom_rom_0_30_s.INIT_RAM_18=256'h1800808000802020000000430618B18C6308C128400004200080000000A92021;
defparam rom_rom_0_30_s.INIT_RAM_19=256'h400C830C31040000000000000001000000104880000000100400000004000000;
defparam rom_rom_0_30_s.INIT_RAM_1A=256'h0000A96014000000000000000EC0000040000000400000000000000000443000;
defparam rom_rom_0_30_s.INIT_RAM_1B=256'h0A82F000006C2080A06844600001980000802000006260D00400000014000000;
defparam rom_rom_0_30_s.INIT_RAM_1C=256'h4280A00000000000000000401203049400000292492492410002004001200028;
defparam rom_rom_0_30_s.INIT_RAM_1D=256'hE001000100124606420000180D0000002006502080000000060194008500C008;
defparam rom_rom_0_30_s.INIT_RAM_1E=256'h7312040061282008704003000000100040080000000006808000000000600000;
defparam rom_rom_0_30_s.INIT_RAM_1F=256'h1008000A0A0001000108000108310040000004860000000000400000025C1944;
defparam rom_rom_0_30_s.INIT_RAM_20=256'h200000800000020040000000000800000012800A080000100003607450080000;
defparam rom_rom_0_30_s.INIT_RAM_21=256'h00000000000000020047084045240000000000000000020000B40083A38290A4;
defparam rom_rom_0_30_s.INIT_RAM_22=256'h4840C51528000000040000000000000000018000000000000000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_23=256'h0078001E82827020A0A0281408021158A0A0A0A0A0A0A0A0A0A0200140C52000;
defparam rom_rom_0_30_s.INIT_RAM_24=256'h8038E084704D0740C09400084003401000208009419001280000201241C00000;
defparam rom_rom_0_30_s.INIT_RAM_25=256'h00002409068838820000360054800A4124108802900902005240124008200200;
defparam rom_rom_0_30_s.INIT_RAM_26=256'h014586A404800C282110080800A0C8030800026A409002602485000349A82190;
defparam rom_rom_0_30_s.INIT_RAM_27=256'hF1E1466E00000000000000000005B3A74DACB7C774D0B60B00FCE6EA40009024;
defparam rom_rom_0_30_s.INIT_RAM_28=256'hC9CFEEEAAFDFD9DDD5782103C0308500FDD7EBEC9F7AAB21EF78F7320F63FD93;
defparam rom_rom_0_30_s.INIT_RAM_29=256'h0A8897BB2EFB6DDBB2E4EF55F6F66665EFEDEDEDED6D6DD5F7EFAEDDEFCBD7D1;
defparam rom_rom_0_30_s.INIT_RAM_2A=256'h0002A918060E8081EFE070791833717249297018016999D222A001401AA22500;
defparam rom_rom_0_30_s.INIT_RAM_2B=256'h00000000000000000000000000000028000000000C0C00000000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_2C=256'h9999999999666666666666666600000000000000000000000000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_2D=256'h01F02575D71529919109EFA49466666666666666669999999999999999999999;
defparam rom_rom_0_30_s.INIT_RAM_2E=256'h4D44800000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_30_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000E77747CB72DC3FFFC0;
defparam rom_rom_0_30_s.READ_MODE=1'b0;
defparam rom_rom_0_30_s.RESET_MODE="SYNC";
  pROM rom_rom_0_31_s (
    .DO({DO_48[31:1],rom_dat0[31]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .AD(main_basesoc_adr[13:0]) 
);
defparam rom_rom_0_31_s.BIT_WIDTH=1;
defparam rom_rom_0_31_s.INIT_RAM_00=256'h9B0800010000102C0000200011140008A0004000000808511044A00001FFFF00;
defparam rom_rom_0_31_s.INIT_RAM_01=256'h002AE05BDEFC08000AB201008040A0A8F80A99A64C000015FF8D8AA6200003FE;
defparam rom_rom_0_31_s.INIT_RAM_02=256'h430052004024400000087504102200810600000A0005000440108575892BD040;
defparam rom_rom_0_31_s.INIT_RAM_03=256'h09408018480444A0000A10108000A400150081002314801A0584024002010493;
defparam rom_rom_0_31_s.INIT_RAM_04=256'h1010C0289000010000100100C480010A13603424128000000001118118A86800;
defparam rom_rom_0_31_s.INIT_RAM_05=256'h000000000200400000000000010000A000800311B00008A0060002022C100000;
defparam rom_rom_0_31_s.INIT_RAM_06=256'h0050000000000001000000000004440080800000000000009112630600000000;
defparam rom_rom_0_31_s.INIT_RAM_07=256'h200040800010000010D1110000000000000000012001800000000A0010020000;
defparam rom_rom_0_31_s.INIT_RAM_08=256'h644334E940A509212100042121212306134A4920022040000000000000408800;
defparam rom_rom_0_31_s.INIT_RAM_09=256'h002400000000000000000000000000004410000080000C0000006B55710C18C2;
defparam rom_rom_0_31_s.INIT_RAM_0A=256'h00D5554208448A28A28A28A28D1204082082082092A8200000000294A0000000;
defparam rom_rom_0_31_s.INIT_RAM_0B=256'h84E0100054000100814411010080000003040002081006080163490004001000;
defparam rom_rom_0_31_s.INIT_RAM_0C=256'h00005B460CD0D42B0501A84C2080802C28128091100500000000000020885830;
defparam rom_rom_0_31_s.INIT_RAM_0D=256'h8400A0E0440010000000000000A86040A12182428025808086012C40056C08A4;
defparam rom_rom_0_31_s.INIT_RAM_0E=256'h010004A000D000C0038000480006600038000170010C0A000010040000002028;
defparam rom_rom_0_31_s.INIT_RAM_0F=256'h018000000820800000022004040002400122000002001A0000010000E82A8202;
defparam rom_rom_0_31_s.INIT_RAM_10=256'h200043D60907042208C40082082080A2181C21401818C63160804C0615606000;
defparam rom_rom_0_31_s.INIT_RAM_11=256'h2800000200000000200000008000109A8A528A502452422070211C7800082E02;
defparam rom_rom_0_31_s.INIT_RAM_12=256'h00080004000104D00200002A0000081804804840804008400018200002410800;
defparam rom_rom_0_31_s.INIT_RAM_13=256'h001003E080000321008840210C800000200802008400400000000000000008C1;
defparam rom_rom_0_31_s.INIT_RAM_14=256'h0800082A000008008A000132004014209A4200848000F0088100024001040050;
defparam rom_rom_0_31_s.INIT_RAM_15=256'h3002081AD50802403941A00042040001A500A2860000402D5055080400000010;
defparam rom_rom_0_31_s.INIT_RAM_16=256'h041040003EA0073A60830260824016083000002030013A880010C8350C081194;
defparam rom_rom_0_31_s.INIT_RAM_17=256'h03031480001051465700FEF101E00010100101EC082053840827004004840410;
defparam rom_rom_0_31_s.INIT_RAM_18=256'h1800808000802030000000430608118C6308C02C400804A00080200000B56220;
defparam rom_rom_0_31_s.INIT_RAM_19=256'h400C934D35040000000000000000000000104800000000100400000004000000;
defparam rom_rom_0_31_s.INIT_RAM_1A=256'h0000A96014000000000000000EC0000040000000400000000000000000443000;
defparam rom_rom_0_31_s.INIT_RAM_1B=256'h02040000006C2000A06944700001980000902000006260D00400000014000000;
defparam rom_rom_0_31_s.INIT_RAM_1C=256'h42D0A00000000000000000401203049480000292492492410002004001200022;
defparam rom_rom_0_31_s.INIT_RAM_1D=256'hE0010001001A4606422000180D00008568665032820A4010160194008500C008;
defparam rom_rom_0_31_s.INIT_RAM_1E=256'h7312000061280000704001000000100000000000000006808000000000600200;
defparam rom_rom_0_31_s.INIT_RAM_1F=256'h100800080A0001000108000108300040000000060000000000400000025C1944;
defparam rom_rom_0_31_s.INIT_RAM_20=256'h200000800000020040000000000800000012800A090000100203607450080000;
defparam rom_rom_0_31_s.INIT_RAM_21=256'h00000000000000000000802005200000000000000000020000B00081A12290A0;
defparam rom_rom_0_31_s.INIT_RAM_22=256'h0840D51528E80090961084210842108401018841002000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_23=256'h0038000E83835060E0A0381C08029558A0A0A0A0A0A0A0A0A0A0A02540C52000;
defparam rom_rom_0_31_s.INIT_RAM_24=256'h8038E08470400500C100000840034050022280100150020000002104C1C00000;
defparam rom_rom_0_31_s.INIT_RAM_25=256'h88002F59069ADA820000360054800EF56FB89AE3BD5BD60050D712D588200000;
defparam rom_rom_0_31_s.INIT_RAM_26=256'h0155C68D65A84E3BF1359BBBA8E0DAE348000268D6B546EB468D00034DBBEFB9;
defparam rom_rom_0_31_s.INIT_RAM_27=256'h000000000000000000000000000000000000000000000000000000000008BD64;
defparam rom_rom_0_31_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2C=256'hCCCCCCCCCCCCCCCCCCCCCCCCCC00000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2D=256'h0000000000000000000000000033333333333333333333333333333333CCCCCC;
defparam rom_rom_0_31_s.INIT_RAM_2E=256'hB280800000000000000000000000000000000000000000000000000000000000;
defparam rom_rom_0_31_s.INIT_RAM_2F=256'h00000000000000000000000000000000000000000000000000000000003FFFFF;
defparam rom_rom_0_31_s.READ_MODE=1'b0;
defparam rom_rom_0_31_s.RESET_MODE="SYNC";
  SDPB storage_7_storage_7_0_0_s (
    .DO({DO_49[31:1],main_vfb_dma_res_fifo_rdport_dat_r[2]}),
    .CLKA(main_clkout0),
    .CEA(main_vfb_dma_res_fifo_wrport_we),
    .CLKB(main_clkout0),
    .CEB(VCC),
    .OCE(GND),
    .RESET(GND),
    .ADA(main_vfb_dma_res_fifo_produce[13:0]),
    .ADB(main_vfb_dma_res_fifo_consume_c[13:0]),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_vfb_dma_sink_sink_last}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}) 
);
defparam storage_7_storage_7_0_0_s.BIT_WIDTH_0=1;
defparam storage_7_storage_7_0_0_s.BIT_WIDTH_1=1;
defparam storage_7_storage_7_0_0_s.READ_MODE=1'b0;
defparam storage_7_storage_7_0_0_s.RESET_MODE="SYNC";
defparam storage_7_storage_7_0_0_s.BLK_SEL_0=3'b000;
defparam storage_7_storage_7_0_0_s.BLK_SEL_1=3'b000;
  SP sram_3_sram_3_0_0_s (
    .DO({DO_50[31:8],main_ram_dat_r[31:24]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_ram_we[3]),
    .AD({main_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_ram_bus_w_payload_data[31:24]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_3_sram_3_0_0_s.BIT_WIDTH=8;
defparam sram_3_sram_3_0_0_s.BLK_SEL=3'b000;
defparam sram_3_sram_3_0_0_s.READ_MODE=1'b0;
defparam sram_3_sram_3_0_0_s.RESET_MODE="SYNC";
defparam sram_3_sram_3_0_0_s.WRITE_MODE=2'b01;
  SP sram_2_sram_2_0_0_s (
    .DO({DO_51[31:8],main_ram_dat_r[23:16]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_ram_we[2]),
    .AD({main_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_ram_bus_w_payload_data[23:16]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_2_sram_2_0_0_s.BIT_WIDTH=8;
defparam sram_2_sram_2_0_0_s.BLK_SEL=3'b000;
defparam sram_2_sram_2_0_0_s.READ_MODE=1'b0;
defparam sram_2_sram_2_0_0_s.RESET_MODE="SYNC";
defparam sram_2_sram_2_0_0_s.WRITE_MODE=2'b01;
  SP sram_1_sram_1_0_0_s (
    .DO({DO_52[31:8],main_ram_dat_r[15:8]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_ram_we[1]),
    .AD({main_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_ram_bus_w_payload_data[15:8]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_1_sram_1_0_0_s.BIT_WIDTH=8;
defparam sram_1_sram_1_0_0_s.BLK_SEL=3'b000;
defparam sram_1_sram_1_0_0_s.READ_MODE=1'b0;
defparam sram_1_sram_1_0_0_s.RESET_MODE="SYNC";
defparam sram_1_sram_1_0_0_s.WRITE_MODE=2'b01;
  SP sram_0_sram_0_0_0_s (
    .DO({DO_53[31:8],main_ram_dat_r[7:0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_ram_we[0]),
    .AD({main_ram_adr[10:0],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_ram_bus_w_payload_data[7:0]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam sram_0_sram_0_0_0_s.BIT_WIDTH=8;
defparam sram_0_sram_0_0_0_s.BLK_SEL=3'b000;
defparam sram_0_sram_0_0_0_s.READ_MODE=1'b0;
defparam sram_0_sram_0_0_0_s.RESET_MODE="SYNC";
defparam sram_0_sram_0_0_0_s.WRITE_MODE=2'b01;
  SP tag_mem_tag_mem_0_0_s (
    .DO({DO_54[31:20],main_tag_port_dat_r[21],main_tag_port_dat_r[18:0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_tag_port_we_10),
    .AD({main_adapted_interface_adapted_interface_adr[12:4],GND,VCC,VCC,VCC,VCC}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_tag_di_dirty,main_adapted_interface_adapted_interface_adr[31:13]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam tag_mem_tag_mem_0_0_s.BIT_WIDTH=32;
defparam tag_mem_tag_mem_0_0_s.BLK_SEL=3'b000;
defparam tag_mem_tag_mem_0_0_s.READ_MODE=1'b0;
defparam tag_mem_tag_mem_0_0_s.RESET_MODE="SYNC";
defparam tag_mem_tag_mem_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain15_data_mem_grain15_0_0_s (
    .DO({DO_55[31:8],main_data_port_dat_r[127:120]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[15]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[127:120]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain15_data_mem_grain15_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain15_data_mem_grain15_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain15_data_mem_grain15_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain15_data_mem_grain15_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain15_data_mem_grain15_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain14_data_mem_grain14_0_0_s (
    .DO({DO_56[31:8],main_data_port_dat_r[119:112]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[14]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[119:112]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain14_data_mem_grain14_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain14_data_mem_grain14_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain14_data_mem_grain14_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain14_data_mem_grain14_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain14_data_mem_grain14_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain13_data_mem_grain13_0_0_s (
    .DO({DO_57[31:8],main_data_port_dat_r[111:104]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[13]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[111:104]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain13_data_mem_grain13_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain13_data_mem_grain13_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain13_data_mem_grain13_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain13_data_mem_grain13_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain13_data_mem_grain13_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain12_data_mem_grain12_0_0_s (
    .DO({DO_58[31:8],main_data_port_dat_r[103:96]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[12]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[103:96]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain12_data_mem_grain12_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain12_data_mem_grain12_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain12_data_mem_grain12_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain12_data_mem_grain12_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain12_data_mem_grain12_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain11_data_mem_grain11_0_0_s (
    .DO({DO_59[31:8],main_data_port_dat_r[95:88]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[11]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[95:88]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain11_data_mem_grain11_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain11_data_mem_grain11_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain11_data_mem_grain11_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain11_data_mem_grain11_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain11_data_mem_grain11_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain10_data_mem_grain10_0_0_s (
    .DO({DO_60[31:8],main_data_port_dat_r[87:80]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[10]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[87:80]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain10_data_mem_grain10_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain10_data_mem_grain10_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain10_data_mem_grain10_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain10_data_mem_grain10_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain10_data_mem_grain10_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain9_data_mem_grain9_0_0_s (
    .DO({DO_61[31:8],main_data_port_dat_r[79:72]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[9]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[79:72]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain9_data_mem_grain9_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain9_data_mem_grain9_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain9_data_mem_grain9_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain9_data_mem_grain9_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain9_data_mem_grain9_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain8_data_mem_grain8_0_0_s (
    .DO({DO_62[31:8],main_data_port_dat_r[71:64]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[8]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[71:64]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain8_data_mem_grain8_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain8_data_mem_grain8_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain8_data_mem_grain8_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain8_data_mem_grain8_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain8_data_mem_grain8_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain7_data_mem_grain7_0_0_s (
    .DO({DO_63[31:8],main_data_port_dat_r[63:56]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[7]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[63:56]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain7_data_mem_grain7_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain7_data_mem_grain7_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain7_data_mem_grain7_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain7_data_mem_grain7_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain7_data_mem_grain7_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain6_data_mem_grain6_0_0_s (
    .DO({DO_64[31:8],main_data_port_dat_r[55:48]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[6]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[55:48]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain6_data_mem_grain6_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain6_data_mem_grain6_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain6_data_mem_grain6_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain6_data_mem_grain6_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain6_data_mem_grain6_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain5_data_mem_grain5_0_0_s (
    .DO({DO_65[31:8],main_data_port_dat_r[47:40]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[5]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[47:40]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain5_data_mem_grain5_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain5_data_mem_grain5_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain5_data_mem_grain5_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain5_data_mem_grain5_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain5_data_mem_grain5_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain4_data_mem_grain4_0_0_s (
    .DO({DO_66[31:8],main_data_port_dat_r[39:32]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[4]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[39:32]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain4_data_mem_grain4_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain4_data_mem_grain4_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain4_data_mem_grain4_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain4_data_mem_grain4_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain4_data_mem_grain4_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain3_data_mem_grain3_0_0_s (
    .DO({DO_67[31:8],main_data_port_dat_r[31:24]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[3]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[31:24]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain3_data_mem_grain3_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain3_data_mem_grain3_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain3_data_mem_grain3_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain3_data_mem_grain3_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain3_data_mem_grain3_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain2_data_mem_grain2_0_0_s (
    .DO({DO_68[31:8],main_data_port_dat_r[23:16]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[2]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[23:16]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain2_data_mem_grain2_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain2_data_mem_grain2_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain2_data_mem_grain2_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain2_data_mem_grain2_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain2_data_mem_grain2_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain1_data_mem_grain1_0_0_s (
    .DO({DO_69[31:8],main_data_port_dat_r[15:8]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[1]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[15:8]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain1_data_mem_grain1_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain1_data_mem_grain1_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain1_data_mem_grain1_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain1_data_mem_grain1_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain1_data_mem_grain1_0_0_s.WRITE_MODE=2'b01;
  SP data_mem_grain0_data_mem_grain0_0_0_s (
    .DO({DO_70[31:8],main_data_port_dat_r[7:0]}),
    .CLK(main_clkout0),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND),
    .WRE(main_data_port_we[0]),
    .AD({GND,GND,main_adapted_interface_adapted_interface_adr[12:4],GND,GND,GND}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_data_port_dat_w[7:0]}),
    .BLKSEL({GND,GND,GND}) 
);
defparam data_mem_grain0_data_mem_grain0_0_0_s.BIT_WIDTH=8;
defparam data_mem_grain0_data_mem_grain0_0_0_s.BLK_SEL=3'b000;
defparam data_mem_grain0_data_mem_grain0_0_0_s.READ_MODE=1'b0;
defparam data_mem_grain0_data_mem_grain0_0_0_s.RESET_MODE="SYNC";
defparam data_mem_grain0_data_mem_grain0_0_0_s.WRITE_MODE=2'b01;
  RAM16SDP4 storage_5_storage_5_0_0_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI({builder_comb_rhs_self58[2:0],builder_comb_rhs_self59}),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_1_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[6:3]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_2_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[10:7]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_3_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[14:11]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_4_s (
    .DO(main_sdram_bankmachine2_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI(builder_comb_rhs_self58[18:15]),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_5_storage_5_0_5_s (
    .DO({DO_71[3:2],main_sdram_bankmachine2_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine2_wrport_we),
    .WAD({GND,main_sdram_bankmachine2_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self58[20:19]}),
    .RAD({GND,main_sdram_bankmachine2_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_0_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI({builder_comb_rhs_self61[2:0],builder_comb_rhs_self62}),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_1_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[6:3]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_2_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[10:7]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_3_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[14:11]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_4_s (
    .DO(main_sdram_bankmachine3_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI(builder_comb_rhs_self61[18:15]),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_6_storage_6_0_5_s (
    .DO({DO_72[3:2],main_sdram_bankmachine3_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine3_wrport_we),
    .WAD({GND,main_sdram_bankmachine3_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self61[20:19]}),
    .RAD({GND,main_sdram_bankmachine3_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_0_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI({builder_comb_rhs_self55[2:0],builder_comb_rhs_self56}),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_1_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[6:3]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_2_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[10:7]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_3_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[14:11]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_4_s (
    .DO(main_sdram_bankmachine1_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI(builder_comb_rhs_self55[18:15]),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_4_storage_4_0_5_s (
    .DO({DO_73[3:2],main_sdram_bankmachine1_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine1_wrport_we),
    .WAD({GND,main_sdram_bankmachine1_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self55[20:19]}),
    .RAD({GND,main_sdram_bankmachine1_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_0_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[3:0]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI({builder_comb_rhs_self52[2:0],builder_comb_rhs_self53}),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_1_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[7:4]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[6:3]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_2_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[11:8]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[10:7]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_3_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[15:12]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[14:11]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_4_s (
    .DO(main_sdram_bankmachine0_rdport_dat_r[19:16]),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI(builder_comb_rhs_self52[18:15]),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_3_storage_3_0_5_s (
    .DO({DO_74[3:2],main_sdram_bankmachine0_rdport_dat_r[21:20]}),
    .CLK(main_clkout0),
    .WRE(main_sdram_bankmachine0_wrport_we),
    .WAD({GND,main_sdram_bankmachine0_produce[2:0]}),
    .DI({GND,GND,builder_comb_rhs_self52[20:19]}),
    .RAD({GND,main_sdram_bankmachine0_consume[2:0]}) 
);
  RAM16SDP4 storage_2_storage_2_0_0_s (
    .DO({n29178_2,n29179_2,n29180_2,n29181_2}),
    .CLK(main_clkout0),
    .WRE(main_uart_rx_fifo_wrport_we),
    .WAD(main_uart_rx_fifo_produce[3:0]),
    .DI(main_rx_source_payload_data[3:0]),
    .RAD(main_uart_rx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_2_storage_2_0_1_s (
    .DO({n29174_2,n29175_2,n29176_2,n29177_2}),
    .CLK(main_clkout0),
    .WRE(main_uart_rx_fifo_wrport_we),
    .WAD(main_uart_rx_fifo_produce[3:0]),
    .DI(main_rx_source_payload_data[7:4]),
    .RAD(main_uart_rx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_1_storage_1_0_0_s (
    .DO({n29104_2,n29105_2,n29106_2,n29107_2}),
    .CLK(main_clkout0),
    .WRE(main_uart_tx_fifo_wrport_we),
    .WAD(main_uart_tx_fifo_produce[3:0]),
    .DI(builder_basesoc_axiliteinterface_w_payload_data[3:0]),
    .RAD(main_uart_tx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_1_storage_1_0_1_s (
    .DO({n29100_2,n29101_2,n29102_2,n29103_2}),
    .CLK(main_clkout0),
    .WRE(main_uart_tx_fifo_wrport_we),
    .WAD(main_uart_tx_fifo_produce[3:0]),
    .DI(builder_basesoc_axiliteinterface_w_payload_data[7:4]),
    .RAD(main_uart_tx_fifo_consume[3:0]) 
);
  RAM16SDP4 storage_9_storage_9_0_0_s (
    .DO({n30014_2,n30015_2,n30016_2,n30017_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI(storage_8_dat1[5:2]),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_1_s (
    .DO({n30008_2,n30009_2,n30012_2,n30013_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI({storage_8_dat1[11:10],storage_8_dat1[7:6]}),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_2_s (
    .DO({n30004_2,n30005_2,n30006_2,n30007_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI(storage_8_dat1[15:12]),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_3_s (
    .DO({n29998_2,n29999_2,n30000_2,n30001_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI(storage_8_dat1[21:18]),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  RAM16SDP4 storage_9_storage_9_0_4_s (
    .DO({DO_75[3],n29986_4,n29996_2,n29997_2}),
    .CLK(main_clkout0),
    .WRE(main_vfb_cdc_cdc_graycounter0_ce),
    .WAD({GND,GND,main_vfb_cdc_cdc_graycounter0_q_binary[1:0]}),
    .DI({GND,main_vfb_dma_source_source_last,storage_8_dat1[23:22]}),
    .RAD({GND,GND,main_vfb_cdc_cdc_graycounter1_q_next_binary[1:0]}) 
);
  PLL PLL (
    .LOCK(main_locked),
    .CLKOUT0(main_clkout0),
    .CLKOUT1(main_clkout1),
    .CLKOUT2(main_clkout2),
    .CLKOUT3(main_clkout3),
    .CLKOUT4(main_clkout4),
    .CLKOUT5(builder_basesoc_gw5apll0),
    .CLKOUT6(builder_basesoc_gw5apll1),
    .CLKFBOUT(builder_basesoc_gw5apll2),
    .CLKIN(clk50_d),
    .CLKFB(GND),
    .RESET(main_reset),
    .PLLPWD(GND),
    .RESET_I(GND),
    .RESET_O(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .MDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .MDSEL_FRAC({GND,GND,GND}),
    .ODSEL0({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL0_FRAC({GND,GND,GND}),
    .ODSEL1({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL2({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL3({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL4({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL5({GND,GND,GND,GND,GND,GND,GND}),
    .ODSEL6({GND,GND,GND,GND,GND,GND,GND}),
    .DT0({GND,GND,GND,GND}),
    .DT1({GND,GND,GND,GND}),
    .DT2({GND,GND,GND,GND}),
    .DT3({GND,GND,GND,GND}),
    .ICPSEL({GND,GND,GND,GND,GND,GND}),
    .LPFRES({GND,GND,GND}),
    .LPFCAP({GND,GND}),
    .PSSEL({GND,GND,GND}),
    .PSDIR(GND),
    .PSPULSE(GND),
    .ENCLK0(VCC),
    .ENCLK1(VCC),
    .ENCLK2(VCC),
    .ENCLK3(VCC),
    .ENCLK4(VCC),
    .ENCLK5(VCC),
    .ENCLK6(VCC),
    .SSCPOL(GND),
    .SSCON(GND),
    .SSCMDSEL({GND,GND,GND,GND,GND,GND,GND}),
    .SSCMDSEL_FRAC({GND,GND,GND}) 
);
defparam PLL.CLK0_IN_SEL=1'b0;
defparam PLL.CLK0_OUT_SEL=1'b0;
defparam PLL.CLK1_IN_SEL=1'b0;
defparam PLL.CLK1_OUT_SEL=1'b0;
defparam PLL.CLK2_IN_SEL=1'b0;
defparam PLL.CLK2_OUT_SEL=1'b0;
defparam PLL.CLK3_IN_SEL=1'b0;
defparam PLL.CLK3_OUT_SEL=1'b0;
defparam PLL.CLK4_IN_SEL=2'b00;
defparam PLL.CLK4_OUT_SEL=1'b0;
defparam PLL.CLK5_IN_SEL=1'b0;
defparam PLL.CLK5_OUT_SEL=1'b0;
defparam PLL.CLKFB_SEL="INTERNAL";
defparam PLL.CLKOUT0_DT_DIR=1'b1;
defparam PLL.CLKOUT0_DT_STEP=0;
defparam PLL.CLKOUT0_EN="TRUE";
defparam PLL.CLKOUT0_PE_COARSE=0;
defparam PLL.CLKOUT0_PE_FINE=0;
defparam PLL.CLKOUT1_DT_DIR=1'b1;
defparam PLL.CLKOUT1_DT_STEP=0;
defparam PLL.CLKOUT1_EN="TRUE";
defparam PLL.CLKOUT1_PE_COARSE=0;
defparam PLL.CLKOUT1_PE_FINE=0;
defparam PLL.CLKOUT2_DT_DIR=1'b1;
defparam PLL.CLKOUT2_DT_STEP=0;
defparam PLL.CLKOUT2_EN="TRUE";
defparam PLL.CLKOUT2_PE_COARSE=0;
defparam PLL.CLKOUT2_PE_FINE=0;
defparam PLL.CLKOUT3_DT_DIR=1'b1;
defparam PLL.CLKOUT3_DT_STEP=0;
defparam PLL.CLKOUT3_EN="TRUE";
defparam PLL.CLKOUT3_PE_COARSE=0;
defparam PLL.CLKOUT3_PE_FINE=0;
defparam PLL.CLKOUT4_EN="TRUE";
defparam PLL.CLKOUT4_PE_COARSE=4;
defparam PLL.CLKOUT4_PE_FINE=0;
defparam PLL.CLKOUT5_EN="FALSE";
defparam PLL.CLKOUT5_PE_COARSE=0;
defparam PLL.CLKOUT5_PE_FINE=0;
defparam PLL.CLKOUT6_EN="FALSE";
defparam PLL.CLKOUT6_PE_COARSE=0;
defparam PLL.CLKOUT6_PE_FINE=0;
defparam PLL.DE0_EN="FALSE";
defparam PLL.DE1_EN="FALSE";
defparam PLL.DE2_EN="FALSE";
defparam PLL.DE3_EN="FALSE";
defparam PLL.DE4_EN="FALSE";
defparam PLL.DE5_EN="FALSE";
defparam PLL.DE6_EN="FALSE";
defparam PLL.DYN_DPA_EN="FALSE";
defparam PLL.DYN_DT0_SEL="FALSE";
defparam PLL.DYN_DT1_SEL="FALSE";
defparam PLL.DYN_DT2_SEL="FALSE";
defparam PLL.DYN_DT3_SEL="FALSE";
defparam PLL.DYN_FBDIV_SEL="FALSE";
defparam PLL.DYN_ICP_SEL="FALSE";
defparam PLL.DYN_IDIV_SEL="FALSE";
defparam PLL.DYN_LPF_SEL="FALSE";
defparam PLL.DYN_ODIV0_SEL="FALSE";
defparam PLL.DYN_ODIV1_SEL="FALSE";
defparam PLL.DYN_ODIV2_SEL="FALSE";
defparam PLL.DYN_ODIV3_SEL="FALSE";
defparam PLL.DYN_ODIV4_SEL="FALSE";
defparam PLL.DYN_ODIV5_SEL="FALSE";
defparam PLL.DYN_ODIV6_SEL="FALSE";
defparam PLL.DYN_PE0_SEL="FALSE";
defparam PLL.DYN_PE1_SEL="FALSE";
defparam PLL.DYN_PE2_SEL="FALSE";
defparam PLL.DYN_PE3_SEL="FALSE";
defparam PLL.DYN_PE4_SEL="FALSE";
defparam PLL.DYN_PE5_SEL="FALSE";
defparam PLL.DYN_PE6_SEL="FALSE";
defparam PLL.FBDIV_SEL=1;
defparam PLL.FCLKIN="50.0";
defparam PLL.IDIV_SEL=1;
defparam PLL.MDIV_FRAC_SEL=0;
defparam PLL.MDIV_SEL=16;
defparam PLL.ODIV0_FRAC_SEL=0;
defparam PLL.ODIV0_SEL=16;
defparam PLL.ODIV1_SEL=24;
defparam PLL.ODIV2_SEL=16;
defparam PLL.ODIV3_SEL=8;
defparam PLL.ODIV4_SEL=8;
defparam PLL.ODIV5_SEL=8;
defparam PLL.ODIV6_SEL=8;
defparam PLL.RESET_I_EN="FALSE";
defparam PLL.RESET_O_EN="FALSE";
defparam PLL.SSC_EN="FALSE";
  ODDR ODDR (
    .Q0(sdram_clock_d),
    .Q1(builder_gowinddroutputimpl0),
    .D0(VCC),
    .D1(GND),
    .TX(GND),
    .CLK(main_clkout4) 
);
  ODDR ODDR_1 (
    .Q0(lcd_clk_d),
    .Q1(builder_gowinddroutputimpl1),
    .D0(VCC),
    .D1(GND),
    .TX(GND),
    .CLK(main_clkout1) 
);
  ALU n20152_1_s (
    .SUM(n20152_2),
    .COUT(n20152_1_1),
    .I0(builder_wr_lock_counter[0]),
    .I1(VCC),
    .I3(n20123_3),
    .CIN(n20123_1_4) 
);
defparam n20152_1_s.ALU_MODE=2;
  ALU n20151_1_s (
    .SUM(n20151_2),
    .COUT(n20151_1_1),
    .I0(builder_wr_lock_counter[1]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20152_1_1) 
);
defparam n20151_1_s.ALU_MODE=2;
  ALU n20150_1_s (
    .SUM(n20150_2),
    .COUT(n20150_1_1),
    .I0(builder_wr_lock_counter[2]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20151_1_1) 
);
defparam n20150_1_s.ALU_MODE=2;
  ALU n20149_1_s (
    .SUM(n20149_2),
    .COUT(n20149_1_1),
    .I0(builder_wr_lock_counter[3]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20150_1_1) 
);
defparam n20149_1_s.ALU_MODE=2;
  ALU n20148_1_s (
    .SUM(n20148_2),
    .COUT(n20148_1_1),
    .I0(builder_wr_lock_counter[4]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20149_1_1) 
);
defparam n20148_1_s.ALU_MODE=2;
  ALU n20147_1_s (
    .SUM(n20147_2),
    .COUT(n20147_1_1),
    .I0(builder_wr_lock_counter[5]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20148_1_1) 
);
defparam n20147_1_s.ALU_MODE=2;
  ALU n20146_1_s (
    .SUM(n20146_2),
    .COUT(n20146_1_1),
    .I0(builder_wr_lock_counter[6]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20147_1_1) 
);
defparam n20146_1_s.ALU_MODE=2;
  ALU n20145_1_s (
    .SUM(n20145_2),
    .COUT(n20145_1_0_COUT),
    .I0(builder_wr_lock_counter[7]),
    .I1(GND),
    .I3(n20123_3),
    .CIN(n20146_1_1) 
);
defparam n20145_1_s.ALU_MODE=2;
  ALU n20205_1_s (
    .SUM(n20205_2),
    .COUT(n20205_1_1),
    .I0(builder_rd_lock_counter[0]),
    .I1(VCC),
    .I3(n20175_3),
    .CIN(n20175_1_4) 
);
defparam n20205_1_s.ALU_MODE=2;
  ALU n20204_1_s (
    .SUM(n20204_2),
    .COUT(n20204_1_1),
    .I0(builder_rd_lock_counter[1]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20205_1_1) 
);
defparam n20204_1_s.ALU_MODE=2;
  ALU n20203_1_s (
    .SUM(n20203_2),
    .COUT(n20203_1_1),
    .I0(builder_rd_lock_counter[2]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20204_1_1) 
);
defparam n20203_1_s.ALU_MODE=2;
  ALU n20202_1_s (
    .SUM(n20202_2),
    .COUT(n20202_1_1),
    .I0(builder_rd_lock_counter[3]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20203_1_1) 
);
defparam n20202_1_s.ALU_MODE=2;
  ALU n20201_1_s (
    .SUM(n20201_2),
    .COUT(n20201_1_1),
    .I0(builder_rd_lock_counter[4]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20202_1_1) 
);
defparam n20201_1_s.ALU_MODE=2;
  ALU n20200_1_s (
    .SUM(n20200_2),
    .COUT(n20200_1_1),
    .I0(builder_rd_lock_counter[5]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20201_1_1) 
);
defparam n20200_1_s.ALU_MODE=2;
  ALU n20199_1_s (
    .SUM(n20199_2),
    .COUT(n20199_1_1),
    .I0(builder_rd_lock_counter[6]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20200_1_1) 
);
defparam n20199_1_s.ALU_MODE=2;
  ALU n20198_1_s (
    .SUM(n20198_2),
    .COUT(n20198_1_0_COUT),
    .I0(builder_rd_lock_counter[7]),
    .I1(GND),
    .I3(n20175_3),
    .CIN(n20199_1_1) 
);
defparam n20198_1_s.ALU_MODE=2;
  ALU n20264_1_s (
    .SUM(n20264_2),
    .COUT(n20264_1_1),
    .I0(builder_axirequestcounter0_counter[0]),
    .I1(VCC),
    .I3(n20235_3),
    .CIN(n20235_1_4) 
);
defparam n20264_1_s.ALU_MODE=2;
  ALU n20263_1_s (
    .SUM(n20263_2),
    .COUT(n20263_1_1),
    .I0(builder_axirequestcounter0_counter[1]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20264_1_1) 
);
defparam n20263_1_s.ALU_MODE=2;
  ALU n20262_1_s (
    .SUM(n20262_2),
    .COUT(n20262_1_1),
    .I0(builder_axirequestcounter0_counter[2]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20263_1_1) 
);
defparam n20262_1_s.ALU_MODE=2;
  ALU n20261_1_s (
    .SUM(n20261_2),
    .COUT(n20261_1_1),
    .I0(builder_axirequestcounter0_counter[3]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20262_1_1) 
);
defparam n20261_1_s.ALU_MODE=2;
  ALU n20260_1_s (
    .SUM(n20260_2),
    .COUT(n20260_1_1),
    .I0(builder_axirequestcounter0_counter[4]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20261_1_1) 
);
defparam n20260_1_s.ALU_MODE=2;
  ALU n20259_1_s (
    .SUM(n20259_2),
    .COUT(n20259_1_1),
    .I0(builder_axirequestcounter0_counter[5]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20260_1_1) 
);
defparam n20259_1_s.ALU_MODE=2;
  ALU n20258_1_s (
    .SUM(n20258_2),
    .COUT(n20258_1_1),
    .I0(builder_axirequestcounter0_counter[6]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20259_1_1) 
);
defparam n20258_1_s.ALU_MODE=2;
  ALU n20257_1_s (
    .SUM(n20257_2),
    .COUT(n20257_1_0_COUT),
    .I0(builder_axirequestcounter0_counter[7]),
    .I1(GND),
    .I3(n20235_3),
    .CIN(n20258_1_1) 
);
defparam n20257_1_s.ALU_MODE=2;
  ALU n20317_1_s (
    .SUM(n20317_2),
    .COUT(n20317_1_1),
    .I0(builder_axirequestcounter1_counter[0]),
    .I1(VCC),
    .I3(n20287_3),
    .CIN(n20287_1_4) 
);
defparam n20317_1_s.ALU_MODE=2;
  ALU n20316_1_s (
    .SUM(n20316_2),
    .COUT(n20316_1_1),
    .I0(builder_axirequestcounter1_counter[1]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20317_1_1) 
);
defparam n20316_1_s.ALU_MODE=2;
  ALU n20315_1_s (
    .SUM(n20315_2),
    .COUT(n20315_1_1),
    .I0(builder_axirequestcounter1_counter[2]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20316_1_1) 
);
defparam n20315_1_s.ALU_MODE=2;
  ALU n20314_1_s (
    .SUM(n20314_2),
    .COUT(n20314_1_1),
    .I0(builder_axirequestcounter1_counter[3]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20315_1_1) 
);
defparam n20314_1_s.ALU_MODE=2;
  ALU n20313_1_s (
    .SUM(n20313_2),
    .COUT(n20313_1_1),
    .I0(builder_axirequestcounter1_counter[4]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20314_1_1) 
);
defparam n20313_1_s.ALU_MODE=2;
  ALU n20312_1_s (
    .SUM(n20312_2),
    .COUT(n20312_1_1),
    .I0(builder_axirequestcounter1_counter[5]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20313_1_1) 
);
defparam n20312_1_s.ALU_MODE=2;
  ALU n20311_1_s (
    .SUM(n20311_2),
    .COUT(n20311_1_1),
    .I0(builder_axirequestcounter1_counter[6]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20312_1_1) 
);
defparam n20311_1_s.ALU_MODE=2;
  ALU n20310_1_s (
    .SUM(n20310_2),
    .COUT(n20310_1_0_COUT),
    .I0(builder_axirequestcounter1_counter[7]),
    .I1(GND),
    .I3(n20287_3),
    .CIN(n20311_1_1) 
);
defparam n20310_1_s.ALU_MODE=2;
  ALU n20890_1_s (
    .SUM(n20890_2),
    .COUT(n20890_1_1),
    .I0(main_uart_tx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_uart_tx_fifo_wrport_we),
    .CIN(main_uart_tx_fifo_wrport_we_1_4) 
);
defparam n20890_1_s.ALU_MODE=2;
  ALU n20889_1_s (
    .SUM(n20889_2),
    .COUT(n20889_1_1),
    .I0(main_uart_tx_fifo_level0[1]),
    .I1(GND),
    .I3(main_uart_tx_fifo_wrport_we),
    .CIN(n20890_1_1) 
);
defparam n20889_1_s.ALU_MODE=2;
  ALU n20888_1_s (
    .SUM(n20888_2),
    .COUT(n20888_1_1),
    .I0(main_uart_tx_fifo_level0[2]),
    .I1(GND),
    .I3(main_uart_tx_fifo_wrport_we),
    .CIN(n20889_1_1) 
);
defparam n20888_1_s.ALU_MODE=2;
  ALU n20887_1_s (
    .SUM(n20887_2),
    .COUT(n20887_1_1),
    .I0(main_uart_tx_fifo_level0[3]),
    .I1(GND),
    .I3(main_uart_tx_fifo_wrport_we),
    .CIN(n20888_1_1) 
);
defparam n20887_1_s.ALU_MODE=2;
  ALU n20886_1_s (
    .SUM(n20886_2),
    .COUT(n20886_1_0_COUT),
    .I0(main_uart_tx_fifo_level0[4]),
    .I1(GND),
    .I3(main_uart_tx_fifo_wrport_we),
    .CIN(n20887_1_1) 
);
defparam n20886_1_s.ALU_MODE=2;
  ALU n20940_1_s (
    .SUM(n20940_2),
    .COUT(n20940_1_1),
    .I0(main_uart_rx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_uart_rx_fifo_wrport_we),
    .CIN(main_uart_rx_fifo_wrport_we_1_4) 
);
defparam n20940_1_s.ALU_MODE=2;
  ALU n20939_1_s (
    .SUM(n20939_2),
    .COUT(n20939_1_1),
    .I0(main_uart_rx_fifo_level0[1]),
    .I1(GND),
    .I3(main_uart_rx_fifo_wrport_we),
    .CIN(n20940_1_1) 
);
defparam n20939_1_s.ALU_MODE=2;
  ALU n20938_1_s (
    .SUM(n20938_2),
    .COUT(n20938_1_1),
    .I0(main_uart_rx_fifo_level0[2]),
    .I1(GND),
    .I3(main_uart_rx_fifo_wrport_we),
    .CIN(n20939_1_1) 
);
defparam n20938_1_s.ALU_MODE=2;
  ALU n20937_1_s (
    .SUM(n20937_2),
    .COUT(n20937_1_1),
    .I0(main_uart_rx_fifo_level0[3]),
    .I1(GND),
    .I3(main_uart_rx_fifo_wrport_we),
    .CIN(n20938_1_1) 
);
defparam n20937_1_s.ALU_MODE=2;
  ALU n20936_1_s (
    .SUM(n20936_2),
    .COUT(n20936_1_0_COUT),
    .I0(main_uart_rx_fifo_level0[4]),
    .I1(GND),
    .I3(main_uart_rx_fifo_wrport_we),
    .CIN(n20937_1_1) 
);
defparam n20936_1_s.ALU_MODE=2;
  ALU n22719_1_s (
    .SUM(n22719_2),
    .COUT(n22719_1_1),
    .I0(main_vfb_dma_res_fifo_level[0]),
    .I1(VCC),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(main_vfb_dma_res_fifo_wrport_we_1_2) 
);
defparam n22719_1_s.ALU_MODE=2;
  ALU n22718_1_s (
    .SUM(n22718_2),
    .COUT(n22718_1_1),
    .I0(main_vfb_dma_res_fifo_level[1]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22719_1_1) 
);
defparam n22718_1_s.ALU_MODE=2;
  ALU n22717_1_s (
    .SUM(n22717_2),
    .COUT(n22717_1_1),
    .I0(main_vfb_dma_res_fifo_level[2]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22718_1_1) 
);
defparam n22717_1_s.ALU_MODE=2;
  ALU n22716_1_s (
    .SUM(n22716_2),
    .COUT(n22716_1_1),
    .I0(main_vfb_dma_res_fifo_level[3]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22717_1_1) 
);
defparam n22716_1_s.ALU_MODE=2;
  ALU n22715_1_s (
    .SUM(n22715_2),
    .COUT(n22715_1_1),
    .I0(main_vfb_dma_res_fifo_level[4]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22716_1_1) 
);
defparam n22715_1_s.ALU_MODE=2;
  ALU n22714_1_s (
    .SUM(n22714_2),
    .COUT(n22714_1_1),
    .I0(main_vfb_dma_res_fifo_level[5]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22715_1_1) 
);
defparam n22714_1_s.ALU_MODE=2;
  ALU n22713_1_s (
    .SUM(n22713_2),
    .COUT(n22713_1_1),
    .I0(main_vfb_dma_res_fifo_level[6]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22714_1_1) 
);
defparam n22713_1_s.ALU_MODE=2;
  ALU n22712_1_s (
    .SUM(n22712_2),
    .COUT(n22712_1_1),
    .I0(main_vfb_dma_res_fifo_level[7]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22713_1_1) 
);
defparam n22712_1_s.ALU_MODE=2;
  ALU n22711_1_s (
    .SUM(n22711_2),
    .COUT(n22711_1_1),
    .I0(main_vfb_dma_res_fifo_level[8]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22712_1_1) 
);
defparam n22711_1_s.ALU_MODE=2;
  ALU n22710_1_s (
    .SUM(n22710_2),
    .COUT(n22710_1_1),
    .I0(main_vfb_dma_res_fifo_level[9]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22711_1_1) 
);
defparam n22710_1_s.ALU_MODE=2;
  ALU n22709_1_s (
    .SUM(n22709_2),
    .COUT(n22709_1_1),
    .I0(main_vfb_dma_res_fifo_level[10]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22710_1_1) 
);
defparam n22709_1_s.ALU_MODE=2;
  ALU n22708_1_s (
    .SUM(n22708_2),
    .COUT(n22708_1_1),
    .I0(main_vfb_dma_res_fifo_level[11]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22709_1_1) 
);
defparam n22708_1_s.ALU_MODE=2;
  ALU n22707_1_s (
    .SUM(n22707_2),
    .COUT(n22707_1_1),
    .I0(main_vfb_dma_res_fifo_level[12]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22708_1_1) 
);
defparam n22707_1_s.ALU_MODE=2;
  ALU n22706_1_s (
    .SUM(n22706_2),
    .COUT(n22706_1_1),
    .I0(main_vfb_dma_res_fifo_level[13]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22707_1_1) 
);
defparam n22706_1_s.ALU_MODE=2;
  ALU n22705_1_s (
    .SUM(n22705_2),
    .COUT(n22705_1_0_COUT),
    .I0(main_vfb_dma_res_fifo_level[14]),
    .I1(GND),
    .I3(main_vfb_dma_res_fifo_wrport_we),
    .CIN(n22706_1_1) 
);
defparam n22705_1_s.ALU_MODE=2;
  ALU n22859_1_s (
    .SUM(n22859_2),
    .COUT(n22859_1_1),
    .I0(main_vfb_dma_fifo_level0[0]),
    .I1(VCC),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(main_vfb_dma_fifo_wrport_we_1_4) 
);
defparam n22859_1_s.ALU_MODE=2;
  ALU n22858_1_s (
    .SUM(n22858_2),
    .COUT(n22858_1_1),
    .I0(main_vfb_dma_fifo_level0[1]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22859_1_1) 
);
defparam n22858_1_s.ALU_MODE=2;
  ALU n22857_1_s (
    .SUM(n22857_2),
    .COUT(n22857_1_1),
    .I0(main_vfb_dma_fifo_level0[2]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22858_1_1) 
);
defparam n22857_1_s.ALU_MODE=2;
  ALU n22856_1_s (
    .SUM(n22856_2),
    .COUT(n22856_1_1),
    .I0(main_vfb_dma_fifo_level0[3]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22857_1_1) 
);
defparam n22856_1_s.ALU_MODE=2;
  ALU n22855_1_s (
    .SUM(n22855_2),
    .COUT(n22855_1_1),
    .I0(main_vfb_dma_fifo_level0[4]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22856_1_1) 
);
defparam n22855_1_s.ALU_MODE=2;
  ALU n22854_1_s (
    .SUM(n22854_2),
    .COUT(n22854_1_1),
    .I0(main_vfb_dma_fifo_level0[5]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22855_1_1) 
);
defparam n22854_1_s.ALU_MODE=2;
  ALU n22853_1_s (
    .SUM(n22853_2),
    .COUT(n22853_1_1),
    .I0(main_vfb_dma_fifo_level0[6]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22854_1_1) 
);
defparam n22853_1_s.ALU_MODE=2;
  ALU n22852_1_s (
    .SUM(n22852_2),
    .COUT(n22852_1_1),
    .I0(main_vfb_dma_fifo_level0[7]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22853_1_1) 
);
defparam n22852_1_s.ALU_MODE=2;
  ALU n22851_1_s (
    .SUM(n22851_2),
    .COUT(n22851_1_1),
    .I0(main_vfb_dma_fifo_level0[8]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22852_1_1) 
);
defparam n22851_1_s.ALU_MODE=2;
  ALU n22850_1_s (
    .SUM(n22850_2),
    .COUT(n22850_1_1),
    .I0(main_vfb_dma_fifo_level0[9]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22851_1_1) 
);
defparam n22850_1_s.ALU_MODE=2;
  ALU n22849_1_s (
    .SUM(n22849_2),
    .COUT(n22849_1_1),
    .I0(main_vfb_dma_fifo_level0[10]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22850_1_1) 
);
defparam n22849_1_s.ALU_MODE=2;
  ALU n22848_1_s (
    .SUM(n22848_2),
    .COUT(n22848_1_1),
    .I0(main_vfb_dma_fifo_level0[11]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22849_1_1) 
);
defparam n22848_1_s.ALU_MODE=2;
  ALU n22847_1_s (
    .SUM(n22847_2),
    .COUT(n22847_1_1),
    .I0(main_vfb_dma_fifo_level0[12]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22848_1_1) 
);
defparam n22847_1_s.ALU_MODE=2;
  ALU n22846_1_s (
    .SUM(n22846_2),
    .COUT(n22846_1_1),
    .I0(main_vfb_dma_fifo_level0[13]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22847_1_1) 
);
defparam n22846_1_s.ALU_MODE=2;
  ALU n22845_1_s (
    .SUM(n22845_2),
    .COUT(n22845_1_0_COUT),
    .I0(main_vfb_dma_fifo_level0[14]),
    .I1(GND),
    .I3(main_vfb_dma_fifo_wrport_we),
    .CIN(n22846_1_1) 
);
defparam n22845_1_s.ALU_MODE=2;
  ALU n13983_s (
    .SUM(n13983_1),
    .COUT(n13983_2),
    .I0(main_vfb_litedramdmareader_base_storage[2]),
    .I1(main_vfb_litedramdmareader_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13983_s.ALU_MODE=0;
  ALU n13982_s (
    .SUM(n13982_1),
    .COUT(n13982_2),
    .I0(main_vfb_litedramdmareader_base_storage[3]),
    .I1(main_vfb_litedramdmareader_offset[1]),
    .I3(GND),
    .CIN(n13983_2) 
);
defparam n13982_s.ALU_MODE=0;
  ALU n13981_s (
    .SUM(n13981_1),
    .COUT(n13981_2),
    .I0(main_vfb_litedramdmareader_base_storage[4]),
    .I1(main_vfb_litedramdmareader_offset[2]),
    .I3(GND),
    .CIN(n13982_2) 
);
defparam n13981_s.ALU_MODE=0;
  ALU n13980_s (
    .SUM(n13980_1),
    .COUT(n13980_2),
    .I0(main_vfb_litedramdmareader_base_storage[5]),
    .I1(main_vfb_litedramdmareader_offset[3]),
    .I3(GND),
    .CIN(n13981_2) 
);
defparam n13980_s.ALU_MODE=0;
  ALU n13979_s (
    .SUM(n13979_1),
    .COUT(n13979_2),
    .I0(main_vfb_litedramdmareader_base_storage[6]),
    .I1(main_vfb_litedramdmareader_offset[4]),
    .I3(GND),
    .CIN(n13980_2) 
);
defparam n13979_s.ALU_MODE=0;
  ALU n13978_s (
    .SUM(n13978_1),
    .COUT(n13978_2),
    .I0(main_vfb_litedramdmareader_base_storage[7]),
    .I1(main_vfb_litedramdmareader_offset[5]),
    .I3(GND),
    .CIN(n13979_2) 
);
defparam n13978_s.ALU_MODE=0;
  ALU n13977_s (
    .SUM(n13977_1),
    .COUT(n13977_2),
    .I0(main_vfb_litedramdmareader_base_storage[8]),
    .I1(main_vfb_litedramdmareader_offset[6]),
    .I3(GND),
    .CIN(n13978_2) 
);
defparam n13977_s.ALU_MODE=0;
  ALU n13976_s (
    .SUM(n13976_1),
    .COUT(n13976_2),
    .I0(main_vfb_litedramdmareader_base_storage[9]),
    .I1(main_vfb_litedramdmareader_offset[7]),
    .I3(GND),
    .CIN(n13977_2) 
);
defparam n13976_s.ALU_MODE=0;
  ALU n13975_s (
    .SUM(n13975_1),
    .COUT(n13975_2),
    .I0(main_vfb_litedramdmareader_base_storage[10]),
    .I1(main_vfb_litedramdmareader_offset[8]),
    .I3(GND),
    .CIN(n13976_2) 
);
defparam n13975_s.ALU_MODE=0;
  ALU n13974_s (
    .SUM(n13974_1),
    .COUT(n13974_2),
    .I0(main_vfb_litedramdmareader_base_storage[11]),
    .I1(main_vfb_litedramdmareader_offset[9]),
    .I3(GND),
    .CIN(n13975_2) 
);
defparam n13974_s.ALU_MODE=0;
  ALU n13973_s (
    .SUM(n13973_1),
    .COUT(n13973_2),
    .I0(main_vfb_litedramdmareader_base_storage[12]),
    .I1(main_vfb_litedramdmareader_offset[10]),
    .I3(GND),
    .CIN(n13974_2) 
);
defparam n13973_s.ALU_MODE=0;
  ALU n13972_s (
    .SUM(n13972_1),
    .COUT(n13972_2),
    .I0(main_vfb_litedramdmareader_base_storage[13]),
    .I1(main_vfb_litedramdmareader_offset[11]),
    .I3(GND),
    .CIN(n13973_2) 
);
defparam n13972_s.ALU_MODE=0;
  ALU n13971_s (
    .SUM(n13971_1),
    .COUT(n13971_2),
    .I0(main_vfb_litedramdmareader_base_storage[14]),
    .I1(main_vfb_litedramdmareader_offset[12]),
    .I3(GND),
    .CIN(n13972_2) 
);
defparam n13971_s.ALU_MODE=0;
  ALU n13970_s (
    .SUM(n13970_1),
    .COUT(n13970_2),
    .I0(main_vfb_litedramdmareader_base_storage[15]),
    .I1(main_vfb_litedramdmareader_offset[13]),
    .I3(GND),
    .CIN(n13971_2) 
);
defparam n13970_s.ALU_MODE=0;
  ALU n13969_s (
    .SUM(n13969_1),
    .COUT(n13969_2),
    .I0(main_vfb_litedramdmareader_base_storage[16]),
    .I1(main_vfb_litedramdmareader_offset[14]),
    .I3(GND),
    .CIN(n13970_2) 
);
defparam n13969_s.ALU_MODE=0;
  ALU n13968_s (
    .SUM(n13968_1),
    .COUT(n13968_2),
    .I0(main_vfb_litedramdmareader_base_storage[17]),
    .I1(main_vfb_litedramdmareader_offset[15]),
    .I3(GND),
    .CIN(n13969_2) 
);
defparam n13968_s.ALU_MODE=0;
  ALU n13967_s (
    .SUM(n13967_1),
    .COUT(n13967_2),
    .I0(main_vfb_litedramdmareader_base_storage[18]),
    .I1(main_vfb_litedramdmareader_offset[16]),
    .I3(GND),
    .CIN(n13968_2) 
);
defparam n13967_s.ALU_MODE=0;
  ALU n13966_s (
    .SUM(n13966_1),
    .COUT(n13966_2),
    .I0(main_vfb_litedramdmareader_base_storage[19]),
    .I1(main_vfb_litedramdmareader_offset[17]),
    .I3(GND),
    .CIN(n13967_2) 
);
defparam n13966_s.ALU_MODE=0;
  ALU n13965_s (
    .SUM(n13965_1),
    .COUT(n13965_2),
    .I0(main_vfb_litedramdmareader_base_storage[20]),
    .I1(main_vfb_litedramdmareader_offset[18]),
    .I3(GND),
    .CIN(n13966_2) 
);
defparam n13965_s.ALU_MODE=0;
  ALU n13964_s (
    .SUM(n13964_1),
    .COUT(n13964_2),
    .I0(main_vfb_litedramdmareader_base_storage[21]),
    .I1(main_vfb_litedramdmareader_offset[19]),
    .I3(GND),
    .CIN(n13965_2) 
);
defparam n13964_s.ALU_MODE=0;
  ALU n13963_s (
    .SUM(n13963_1),
    .COUT(n13963_2),
    .I0(main_vfb_litedramdmareader_base_storage[22]),
    .I1(main_vfb_litedramdmareader_offset[20]),
    .I3(GND),
    .CIN(n13964_2) 
);
defparam n13963_s.ALU_MODE=0;
  ALU n13962_s (
    .SUM(n13962_1),
    .COUT(n13962_2),
    .I0(main_vfb_litedramdmareader_base_storage[23]),
    .I1(main_vfb_litedramdmareader_offset[21]),
    .I3(GND),
    .CIN(n13963_2) 
);
defparam n13962_s.ALU_MODE=0;
  ALU n13961_s (
    .SUM(n13961_1),
    .COUT(n13961_0_COUT),
    .I0(main_vfb_litedramdmareader_base_storage[24]),
    .I1(main_vfb_litedramdmareader_offset[22]),
    .I3(GND),
    .CIN(n13962_2) 
);
defparam n13961_s.ALU_MODE=0;
  ALU n19237_s (
    .SUM(n19237_1),
    .COUT(n19237_2),
    .I0(main_basesoc_socbushandler_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19238_4) 
);
defparam n19237_s.ALU_MODE=0;
  ALU n19236_s (
    .SUM(n19236_1),
    .COUT(n19236_2),
    .I0(main_basesoc_socbushandler_beat_offset[2]),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19237_2) 
);
defparam n19236_s.ALU_MODE=0;
  ALU n19235_s (
    .SUM(n19235_1),
    .COUT(n19235_2),
    .I0(main_basesoc_socbushandler_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19236_2) 
);
defparam n19235_s.ALU_MODE=0;
  ALU n19234_s (
    .SUM(n19234_1),
    .COUT(n19234_2),
    .I0(main_basesoc_socbushandler_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19235_2) 
);
defparam n19234_s.ALU_MODE=0;
  ALU n19233_s (
    .SUM(n19233_1),
    .COUT(n19233_2),
    .I0(main_basesoc_socbushandler_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19234_2) 
);
defparam n19233_s.ALU_MODE=0;
  ALU n19232_s (
    .SUM(n19232_1),
    .COUT(n19232_2),
    .I0(main_basesoc_socbushandler_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19233_2) 
);
defparam n19232_s.ALU_MODE=0;
  ALU n19231_s (
    .SUM(n19231_1),
    .COUT(n19231_2),
    .I0(main_basesoc_socbushandler_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19232_2) 
);
defparam n19231_s.ALU_MODE=0;
  ALU n19230_s (
    .SUM(n19230_1),
    .COUT(n19230_2),
    .I0(main_basesoc_socbushandler_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19231_2) 
);
defparam n19230_s.ALU_MODE=0;
  ALU n19229_s (
    .SUM(n19229_1),
    .COUT(n19229_2),
    .I0(main_basesoc_socbushandler_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19230_2) 
);
defparam n19229_s.ALU_MODE=0;
  ALU n19228_s (
    .SUM(n19228_1),
    .COUT(n19228_2),
    .I0(main_basesoc_socbushandler_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19229_2) 
);
defparam n19228_s.ALU_MODE=0;
  ALU n19227_s (
    .SUM(n19227_1),
    .COUT(n19227_2),
    .I0(main_basesoc_socbushandler_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19228_2) 
);
defparam n19227_s.ALU_MODE=0;
  ALU n19471_s (
    .SUM(n19471_1),
    .COUT(n19471_2),
    .I0(main_socbushandler_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19472_4) 
);
defparam n19471_s.ALU_MODE=0;
  ALU n19470_s (
    .SUM(n19470_1),
    .COUT(n19470_2),
    .I0(main_socbushandler_beat_offset[2]),
    .I1(main_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19471_2) 
);
defparam n19470_s.ALU_MODE=0;
  ALU n19469_s (
    .SUM(n19469_1),
    .COUT(n19469_2),
    .I0(main_socbushandler_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19470_2) 
);
defparam n19469_s.ALU_MODE=0;
  ALU n19468_s (
    .SUM(n19468_1),
    .COUT(n19468_2),
    .I0(main_socbushandler_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19469_2) 
);
defparam n19468_s.ALU_MODE=0;
  ALU n19467_s (
    .SUM(n19467_1),
    .COUT(n19467_2),
    .I0(main_socbushandler_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19468_2) 
);
defparam n19467_s.ALU_MODE=0;
  ALU n19466_s (
    .SUM(n19466_1),
    .COUT(n19466_2),
    .I0(main_socbushandler_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19467_2) 
);
defparam n19466_s.ALU_MODE=0;
  ALU n19465_s (
    .SUM(n19465_1),
    .COUT(n19465_2),
    .I0(main_socbushandler_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19466_2) 
);
defparam n19465_s.ALU_MODE=0;
  ALU n19464_s (
    .SUM(n19464_1),
    .COUT(n19464_2),
    .I0(main_socbushandler_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19465_2) 
);
defparam n19464_s.ALU_MODE=0;
  ALU n19463_s (
    .SUM(n19463_1),
    .COUT(n19463_2),
    .I0(main_socbushandler_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19464_2) 
);
defparam n19463_s.ALU_MODE=0;
  ALU n19462_s (
    .SUM(n19462_1),
    .COUT(n19462_2),
    .I0(main_socbushandler_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19463_2) 
);
defparam n19462_s.ALU_MODE=0;
  ALU n19461_s (
    .SUM(n19461_1),
    .COUT(n19461_2),
    .I0(main_socbushandler_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19462_2) 
);
defparam n19461_s.ALU_MODE=0;
  ALU n19705_s (
    .SUM(n19705_1),
    .COUT(n19705_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19706_4) 
);
defparam n19705_s.ALU_MODE=0;
  ALU n19704_s (
    .SUM(n19704_1),
    .COUT(n19704_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[2]),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19705_2) 
);
defparam n19704_s.ALU_MODE=0;
  ALU n19703_s (
    .SUM(n19703_1),
    .COUT(n19703_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19704_2) 
);
defparam n19703_s.ALU_MODE=0;
  ALU n19702_s (
    .SUM(n19702_1),
    .COUT(n19702_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19703_2) 
);
defparam n19702_s.ALU_MODE=0;
  ALU n19701_s (
    .SUM(n19701_1),
    .COUT(n19701_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19702_2) 
);
defparam n19701_s.ALU_MODE=0;
  ALU n19700_s (
    .SUM(n19700_1),
    .COUT(n19700_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19701_2) 
);
defparam n19700_s.ALU_MODE=0;
  ALU n19699_s (
    .SUM(n19699_1),
    .COUT(n19699_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19700_2) 
);
defparam n19699_s.ALU_MODE=0;
  ALU n19698_s (
    .SUM(n19698_1),
    .COUT(n19698_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19699_2) 
);
defparam n19698_s.ALU_MODE=0;
  ALU n19697_s (
    .SUM(n19697_1),
    .COUT(n19697_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19698_2) 
);
defparam n19697_s.ALU_MODE=0;
  ALU n19696_s (
    .SUM(n19696_1),
    .COUT(n19696_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19697_2) 
);
defparam n19696_s.ALU_MODE=0;
  ALU n19695_s (
    .SUM(n19695_1),
    .COUT(n19695_2),
    .I0(main_bridge_axi2axi_lite_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19696_2) 
);
defparam n19695_s.ALU_MODE=0;
  ALU n19972_s (
    .SUM(n19972_1),
    .COUT(n19972_2),
    .I0(builder_basesoc_socbushandler_beat_offset[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n19973_4) 
);
defparam n19972_s.ALU_MODE=0;
  ALU n19971_s (
    .SUM(n19971_1),
    .COUT(n19971_2),
    .I0(builder_basesoc_socbushandler_beat_offset[2]),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(n19972_2) 
);
defparam n19971_s.ALU_MODE=0;
  ALU n19970_s (
    .SUM(n19970_1),
    .COUT(n19970_2),
    .I0(builder_basesoc_socbushandler_beat_offset[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n19971_2) 
);
defparam n19970_s.ALU_MODE=0;
  ALU n19969_s (
    .SUM(n19969_1),
    .COUT(n19969_2),
    .I0(builder_basesoc_socbushandler_beat_offset[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19970_2) 
);
defparam n19969_s.ALU_MODE=0;
  ALU n19968_s (
    .SUM(n19968_1),
    .COUT(n19968_2),
    .I0(builder_basesoc_socbushandler_beat_offset[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n19969_2) 
);
defparam n19968_s.ALU_MODE=0;
  ALU n19967_s (
    .SUM(n19967_1),
    .COUT(n19967_2),
    .I0(builder_basesoc_socbushandler_beat_offset[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n19968_2) 
);
defparam n19967_s.ALU_MODE=0;
  ALU n19966_s (
    .SUM(n19966_1),
    .COUT(n19966_2),
    .I0(builder_basesoc_socbushandler_beat_offset[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n19967_2) 
);
defparam n19966_s.ALU_MODE=0;
  ALU n19965_s (
    .SUM(n19965_1),
    .COUT(n19965_2),
    .I0(builder_basesoc_socbushandler_beat_offset[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n19966_2) 
);
defparam n19965_s.ALU_MODE=0;
  ALU n19964_s (
    .SUM(n19964_1),
    .COUT(n19964_2),
    .I0(builder_basesoc_socbushandler_beat_offset[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n19965_2) 
);
defparam n19964_s.ALU_MODE=0;
  ALU n19963_s (
    .SUM(n19963_1),
    .COUT(n19963_2),
    .I0(builder_basesoc_socbushandler_beat_offset[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n19964_2) 
);
defparam n19963_s.ALU_MODE=0;
  ALU n19962_s (
    .SUM(n19962_1),
    .COUT(n19962_2),
    .I0(builder_basesoc_socbushandler_beat_offset[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n19963_2) 
);
defparam n19962_s.ALU_MODE=0;
  ALU n20522_s (
    .SUM(n20522_1),
    .COUT(n20522_2),
    .I0(main_bus_errors[1]),
    .I1(main_bus_errors[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n20522_s.ALU_MODE=0;
  ALU n20521_s (
    .SUM(n20521_1),
    .COUT(n20521_2),
    .I0(main_bus_errors[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n20522_2) 
);
defparam n20521_s.ALU_MODE=0;
  ALU n20520_s (
    .SUM(n20520_1),
    .COUT(n20520_2),
    .I0(main_bus_errors[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20521_2) 
);
defparam n20520_s.ALU_MODE=0;
  ALU n20519_s (
    .SUM(n20519_1),
    .COUT(n20519_2),
    .I0(main_bus_errors[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n20520_2) 
);
defparam n20519_s.ALU_MODE=0;
  ALU n20518_s (
    .SUM(n20518_1),
    .COUT(n20518_2),
    .I0(main_bus_errors[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n20519_2) 
);
defparam n20518_s.ALU_MODE=0;
  ALU n20517_s (
    .SUM(n20517_1),
    .COUT(n20517_2),
    .I0(main_bus_errors[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n20518_2) 
);
defparam n20517_s.ALU_MODE=0;
  ALU n20516_s (
    .SUM(n20516_1),
    .COUT(n20516_2),
    .I0(main_bus_errors[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n20517_2) 
);
defparam n20516_s.ALU_MODE=0;
  ALU n20515_s (
    .SUM(n20515_1),
    .COUT(n20515_2),
    .I0(main_bus_errors[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n20516_2) 
);
defparam n20515_s.ALU_MODE=0;
  ALU n20514_s (
    .SUM(n20514_1),
    .COUT(n20514_2),
    .I0(main_bus_errors[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n20515_2) 
);
defparam n20514_s.ALU_MODE=0;
  ALU n20513_s (
    .SUM(n20513_1),
    .COUT(n20513_2),
    .I0(main_bus_errors[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n20514_2) 
);
defparam n20513_s.ALU_MODE=0;
  ALU n20512_s (
    .SUM(n20512_1),
    .COUT(n20512_2),
    .I0(main_bus_errors[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n20513_2) 
);
defparam n20512_s.ALU_MODE=0;
  ALU n20511_s (
    .SUM(n20511_1),
    .COUT(n20511_2),
    .I0(main_bus_errors[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n20512_2) 
);
defparam n20511_s.ALU_MODE=0;
  ALU n20510_s (
    .SUM(n20510_1),
    .COUT(n20510_2),
    .I0(main_bus_errors[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n20511_2) 
);
defparam n20510_s.ALU_MODE=0;
  ALU n20509_s (
    .SUM(n20509_1),
    .COUT(n20509_2),
    .I0(main_bus_errors[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n20510_2) 
);
defparam n20509_s.ALU_MODE=0;
  ALU n20508_s (
    .SUM(n20508_1),
    .COUT(n20508_2),
    .I0(main_bus_errors[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n20509_2) 
);
defparam n20508_s.ALU_MODE=0;
  ALU n20507_s (
    .SUM(n20507_1),
    .COUT(n20507_2),
    .I0(main_bus_errors[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n20508_2) 
);
defparam n20507_s.ALU_MODE=0;
  ALU n20506_s (
    .SUM(n20506_1),
    .COUT(n20506_2),
    .I0(main_bus_errors[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n20507_2) 
);
defparam n20506_s.ALU_MODE=0;
  ALU n20505_s (
    .SUM(n20505_1),
    .COUT(n20505_2),
    .I0(main_bus_errors[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n20506_2) 
);
defparam n20505_s.ALU_MODE=0;
  ALU n20504_s (
    .SUM(n20504_1),
    .COUT(n20504_2),
    .I0(main_bus_errors[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n20505_2) 
);
defparam n20504_s.ALU_MODE=0;
  ALU n20503_s (
    .SUM(n20503_1),
    .COUT(n20503_2),
    .I0(main_bus_errors[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n20504_2) 
);
defparam n20503_s.ALU_MODE=0;
  ALU n20502_s (
    .SUM(n20502_1),
    .COUT(n20502_2),
    .I0(main_bus_errors[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n20503_2) 
);
defparam n20502_s.ALU_MODE=0;
  ALU n20501_s (
    .SUM(n20501_1),
    .COUT(n20501_2),
    .I0(main_bus_errors[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n20502_2) 
);
defparam n20501_s.ALU_MODE=0;
  ALU n20500_s (
    .SUM(n20500_1),
    .COUT(n20500_2),
    .I0(main_bus_errors[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n20501_2) 
);
defparam n20500_s.ALU_MODE=0;
  ALU n20499_s (
    .SUM(n20499_1),
    .COUT(n20499_2),
    .I0(main_bus_errors[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n20500_2) 
);
defparam n20499_s.ALU_MODE=0;
  ALU n20498_s (
    .SUM(n20498_1),
    .COUT(n20498_2),
    .I0(main_bus_errors[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n20499_2) 
);
defparam n20498_s.ALU_MODE=0;
  ALU n20497_s (
    .SUM(n20497_1),
    .COUT(n20497_2),
    .I0(main_bus_errors[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n20498_2) 
);
defparam n20497_s.ALU_MODE=0;
  ALU n20496_s (
    .SUM(n20496_1),
    .COUT(n20496_2),
    .I0(main_bus_errors[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n20497_2) 
);
defparam n20496_s.ALU_MODE=0;
  ALU n20495_s (
    .SUM(n20495_1),
    .COUT(n20495_2),
    .I0(main_bus_errors[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n20496_2) 
);
defparam n20495_s.ALU_MODE=0;
  ALU n20494_s (
    .SUM(n20494_1),
    .COUT(n20494_2),
    .I0(main_bus_errors[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n20495_2) 
);
defparam n20494_s.ALU_MODE=0;
  ALU n20493_s (
    .SUM(n20493_1),
    .COUT(n20493_2),
    .I0(main_bus_errors[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n20494_2) 
);
defparam n20493_s.ALU_MODE=0;
  ALU n20492_s (
    .SUM(n20492_1),
    .COUT(n20492_0_COUT),
    .I0(main_bus_errors[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n20493_2) 
);
defparam n20492_s.ALU_MODE=0;
  ALU n22596_s (
    .SUM(n22596_1),
    .COUT(n22596_2),
    .I0(main_vfb_dma_res_fifo_produce[1]),
    .I1(main_vfb_dma_res_fifo_produce[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22596_s.ALU_MODE=0;
  ALU n22595_s (
    .SUM(n22595_1),
    .COUT(n22595_2),
    .I0(main_vfb_dma_res_fifo_produce[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22596_2) 
);
defparam n22595_s.ALU_MODE=0;
  ALU n22594_s (
    .SUM(n22594_1),
    .COUT(n22594_2),
    .I0(main_vfb_dma_res_fifo_produce[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22595_2) 
);
defparam n22594_s.ALU_MODE=0;
  ALU n22593_s (
    .SUM(n22593_1),
    .COUT(n22593_2),
    .I0(main_vfb_dma_res_fifo_produce[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22594_2) 
);
defparam n22593_s.ALU_MODE=0;
  ALU n22592_s (
    .SUM(n22592_1),
    .COUT(n22592_2),
    .I0(main_vfb_dma_res_fifo_produce[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22593_2) 
);
defparam n22592_s.ALU_MODE=0;
  ALU n22591_s (
    .SUM(n22591_1),
    .COUT(n22591_2),
    .I0(main_vfb_dma_res_fifo_produce[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22592_2) 
);
defparam n22591_s.ALU_MODE=0;
  ALU n22590_s (
    .SUM(n22590_1),
    .COUT(n22590_2),
    .I0(main_vfb_dma_res_fifo_produce[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22591_2) 
);
defparam n22590_s.ALU_MODE=0;
  ALU n22589_s (
    .SUM(n22589_1),
    .COUT(n22589_2),
    .I0(main_vfb_dma_res_fifo_produce[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22590_2) 
);
defparam n22589_s.ALU_MODE=0;
  ALU n22588_s (
    .SUM(n22588_1),
    .COUT(n22588_2),
    .I0(main_vfb_dma_res_fifo_produce[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22589_2) 
);
defparam n22588_s.ALU_MODE=0;
  ALU n22587_s (
    .SUM(n22587_1),
    .COUT(n22587_2),
    .I0(main_vfb_dma_res_fifo_produce[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22588_2) 
);
defparam n22587_s.ALU_MODE=0;
  ALU n22586_s (
    .SUM(n22586_1),
    .COUT(n22586_2),
    .I0(main_vfb_dma_res_fifo_produce[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22587_2) 
);
defparam n22586_s.ALU_MODE=0;
  ALU n22585_s (
    .SUM(n22585_1),
    .COUT(n22585_2),
    .I0(main_vfb_dma_res_fifo_produce[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22586_2) 
);
defparam n22585_s.ALU_MODE=0;
  ALU n22584_s (
    .SUM(n22584_1),
    .COUT(n22584_0_COUT),
    .I0(main_vfb_dma_res_fifo_produce[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22585_2) 
);
defparam n22584_s.ALU_MODE=0;
  ALU n22736_s (
    .SUM(n22736_1),
    .COUT(n22736_2),
    .I0(main_vfb_dma_fifo_produce[1]),
    .I1(main_vfb_dma_fifo_produce[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22736_s.ALU_MODE=0;
  ALU n22735_s (
    .SUM(n22735_1),
    .COUT(n22735_2),
    .I0(main_vfb_dma_fifo_produce[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22736_2) 
);
defparam n22735_s.ALU_MODE=0;
  ALU n22734_s (
    .SUM(n22734_1),
    .COUT(n22734_2),
    .I0(main_vfb_dma_fifo_produce[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22735_2) 
);
defparam n22734_s.ALU_MODE=0;
  ALU n22733_s (
    .SUM(n22733_1),
    .COUT(n22733_2),
    .I0(main_vfb_dma_fifo_produce[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22734_2) 
);
defparam n22733_s.ALU_MODE=0;
  ALU n22732_s (
    .SUM(n22732_1),
    .COUT(n22732_2),
    .I0(main_vfb_dma_fifo_produce[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22733_2) 
);
defparam n22732_s.ALU_MODE=0;
  ALU n22731_s (
    .SUM(n22731_1),
    .COUT(n22731_2),
    .I0(main_vfb_dma_fifo_produce[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22732_2) 
);
defparam n22731_s.ALU_MODE=0;
  ALU n22730_s (
    .SUM(n22730_1),
    .COUT(n22730_2),
    .I0(main_vfb_dma_fifo_produce[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22731_2) 
);
defparam n22730_s.ALU_MODE=0;
  ALU n22729_s (
    .SUM(n22729_1),
    .COUT(n22729_2),
    .I0(main_vfb_dma_fifo_produce[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22730_2) 
);
defparam n22729_s.ALU_MODE=0;
  ALU n22728_s (
    .SUM(n22728_1),
    .COUT(n22728_2),
    .I0(main_vfb_dma_fifo_produce[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22729_2) 
);
defparam n22728_s.ALU_MODE=0;
  ALU n22727_s (
    .SUM(n22727_1),
    .COUT(n22727_2),
    .I0(main_vfb_dma_fifo_produce[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22728_2) 
);
defparam n22727_s.ALU_MODE=0;
  ALU n22726_s (
    .SUM(n22726_1),
    .COUT(n22726_2),
    .I0(main_vfb_dma_fifo_produce[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22727_2) 
);
defparam n22726_s.ALU_MODE=0;
  ALU n22725_s (
    .SUM(n22725_1),
    .COUT(n22725_2),
    .I0(main_vfb_dma_fifo_produce[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22726_2) 
);
defparam n22725_s.ALU_MODE=0;
  ALU n22724_s (
    .SUM(n22724_1),
    .COUT(n22724_0_COUT),
    .I0(main_vfb_dma_fifo_produce[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22725_2) 
);
defparam n22724_s.ALU_MODE=0;
  ALU n22765_s (
    .SUM(n22765_1),
    .COUT(n22765_2),
    .I0(main_vfb_dma_fifo_consume[1]),
    .I1(main_vfb_dma_fifo_consume[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22765_s.ALU_MODE=0;
  ALU n22764_s (
    .SUM(n22764_1),
    .COUT(n22764_2),
    .I0(main_vfb_dma_fifo_consume[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22765_2) 
);
defparam n22764_s.ALU_MODE=0;
  ALU n22763_s (
    .SUM(n22763_1),
    .COUT(n22763_2),
    .I0(main_vfb_dma_fifo_consume[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22764_2) 
);
defparam n22763_s.ALU_MODE=0;
  ALU n22762_s (
    .SUM(n22762_1),
    .COUT(n22762_2),
    .I0(main_vfb_dma_fifo_consume[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22763_2) 
);
defparam n22762_s.ALU_MODE=0;
  ALU n22761_s (
    .SUM(n22761_1),
    .COUT(n22761_2),
    .I0(main_vfb_dma_fifo_consume[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22762_2) 
);
defparam n22761_s.ALU_MODE=0;
  ALU n22760_s (
    .SUM(n22760_1),
    .COUT(n22760_2),
    .I0(main_vfb_dma_fifo_consume[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22761_2) 
);
defparam n22760_s.ALU_MODE=0;
  ALU n22759_s (
    .SUM(n22759_1),
    .COUT(n22759_2),
    .I0(main_vfb_dma_fifo_consume[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22760_2) 
);
defparam n22759_s.ALU_MODE=0;
  ALU n22758_s (
    .SUM(n22758_1),
    .COUT(n22758_2),
    .I0(main_vfb_dma_fifo_consume[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22759_2) 
);
defparam n22758_s.ALU_MODE=0;
  ALU n22757_s (
    .SUM(n22757_1),
    .COUT(n22757_2),
    .I0(main_vfb_dma_fifo_consume[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22758_2) 
);
defparam n22757_s.ALU_MODE=0;
  ALU n22756_s (
    .SUM(n22756_1),
    .COUT(n22756_2),
    .I0(main_vfb_dma_fifo_consume[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22757_2) 
);
defparam n22756_s.ALU_MODE=0;
  ALU n22755_s (
    .SUM(n22755_1),
    .COUT(n22755_2),
    .I0(main_vfb_dma_fifo_consume[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22756_2) 
);
defparam n22755_s.ALU_MODE=0;
  ALU n22754_s (
    .SUM(n22754_1),
    .COUT(n22754_2),
    .I0(main_vfb_dma_fifo_consume[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22755_2) 
);
defparam n22754_s.ALU_MODE=0;
  ALU n22753_s (
    .SUM(n22753_1),
    .COUT(n22753_0_COUT),
    .I0(main_vfb_dma_fifo_consume[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22754_2) 
);
defparam n22753_s.ALU_MODE=0;
  ALU n22923_s (
    .SUM(n22923_1),
    .COUT(n22923_2),
    .I0(clk_divider1[1]),
    .I1(clk_divider1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22923_s.ALU_MODE=0;
  ALU n22922_s (
    .SUM(n22922_1),
    .COUT(n22922_2),
    .I0(clk_divider1[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n22923_2) 
);
defparam n22922_s.ALU_MODE=0;
  ALU n22921_s (
    .SUM(n22921_1),
    .COUT(n22921_2),
    .I0(clk_divider1[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22922_2) 
);
defparam n22921_s.ALU_MODE=0;
  ALU n22920_s (
    .SUM(n22920_1),
    .COUT(n22920_2),
    .I0(clk_divider1[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n22921_2) 
);
defparam n22920_s.ALU_MODE=0;
  ALU n22919_s (
    .SUM(n22919_1),
    .COUT(n22919_2),
    .I0(clk_divider1[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n22920_2) 
);
defparam n22919_s.ALU_MODE=0;
  ALU n22918_s (
    .SUM(n22918_1),
    .COUT(n22918_2),
    .I0(clk_divider1[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n22919_2) 
);
defparam n22918_s.ALU_MODE=0;
  ALU n22917_s (
    .SUM(n22917_1),
    .COUT(n22917_2),
    .I0(clk_divider1[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n22918_2) 
);
defparam n22917_s.ALU_MODE=0;
  ALU n22916_s (
    .SUM(n22916_1),
    .COUT(n22916_2),
    .I0(clk_divider1[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n22917_2) 
);
defparam n22916_s.ALU_MODE=0;
  ALU n22915_s (
    .SUM(n22915_1),
    .COUT(n22915_2),
    .I0(clk_divider1[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n22916_2) 
);
defparam n22915_s.ALU_MODE=0;
  ALU n22914_s (
    .SUM(n22914_1),
    .COUT(n22914_2),
    .I0(clk_divider1[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n22915_2) 
);
defparam n22914_s.ALU_MODE=0;
  ALU n22913_s (
    .SUM(n22913_1),
    .COUT(n22913_2),
    .I0(clk_divider1[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n22914_2) 
);
defparam n22913_s.ALU_MODE=0;
  ALU n22912_s (
    .SUM(n22912_1),
    .COUT(n22912_2),
    .I0(clk_divider1[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n22913_2) 
);
defparam n22912_s.ALU_MODE=0;
  ALU n22911_s (
    .SUM(n22911_1),
    .COUT(n22911_2),
    .I0(clk_divider1[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n22912_2) 
);
defparam n22911_s.ALU_MODE=0;
  ALU n22910_s (
    .SUM(n22910_1),
    .COUT(n22910_2),
    .I0(clk_divider1[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n22911_2) 
);
defparam n22910_s.ALU_MODE=0;
  ALU n22909_s (
    .SUM(n22909_1),
    .COUT(n22909_0_COUT),
    .I0(clk_divider1[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n22910_2) 
);
defparam n22909_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_2_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_2_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .I1(main_basesoc_socbushandler_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_3_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_3_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .I1(main_basesoc_socbushandler_beat_offset[3]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_2_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_4_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_4_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .I1(main_basesoc_socbushandler_beat_offset[4]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_3_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_5_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_5_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .I1(main_basesoc_socbushandler_beat_offset[5]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_4_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_6_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_6_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .I1(main_basesoc_socbushandler_beat_offset[6]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_5_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_7_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_7_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .I1(main_basesoc_socbushandler_beat_offset[7]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_6_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_8_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_8_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .I1(main_basesoc_socbushandler_beat_offset[8]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_7_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_9_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_9_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .I1(main_basesoc_socbushandler_beat_offset[9]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_8_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_10_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_10_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .I1(main_basesoc_socbushandler_beat_offset[10]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_9_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_11_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_11_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .I1(main_basesoc_socbushandler_beat_offset[11]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_10_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_12_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_12_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .I1(main_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_11_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_13_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_13_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .I1(main_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_12_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_13_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_14_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_14_3),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .I1(main_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_13_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_14_s.ALU_MODE=0;
  ALU main_basesoc_socbushandler_ax_beat_payload_addr_15_s (
    .SUM(main_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .COUT(main_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT),
    .I0(main_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .I1(main_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_basesoc_socbushandler_ax_beat_payload_addr_14_3) 
);
defparam main_basesoc_socbushandler_ax_beat_payload_addr_15_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_2_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[2]),
    .COUT(main_socbushandler_ax_beat_payload_addr_2_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[2]),
    .I1(main_socbushandler_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam main_socbushandler_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_3_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[3]),
    .COUT(main_socbushandler_ax_beat_payload_addr_3_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[3]),
    .I1(main_socbushandler_beat_offset[3]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_2_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_4_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[4]),
    .COUT(main_socbushandler_ax_beat_payload_addr_4_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[4]),
    .I1(main_socbushandler_beat_offset[4]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_3_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_5_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[5]),
    .COUT(main_socbushandler_ax_beat_payload_addr_5_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[5]),
    .I1(main_socbushandler_beat_offset[5]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_4_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_6_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[6]),
    .COUT(main_socbushandler_ax_beat_payload_addr_6_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[6]),
    .I1(main_socbushandler_beat_offset[6]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_5_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_7_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[7]),
    .COUT(main_socbushandler_ax_beat_payload_addr_7_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[7]),
    .I1(main_socbushandler_beat_offset[7]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_6_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_8_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[8]),
    .COUT(main_socbushandler_ax_beat_payload_addr_8_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[8]),
    .I1(main_socbushandler_beat_offset[8]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_7_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_9_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[9]),
    .COUT(main_socbushandler_ax_beat_payload_addr_9_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[9]),
    .I1(main_socbushandler_beat_offset[9]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_8_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_10_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[10]),
    .COUT(main_socbushandler_ax_beat_payload_addr_10_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[10]),
    .I1(main_socbushandler_beat_offset[10]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_9_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_11_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[11]),
    .COUT(main_socbushandler_ax_beat_payload_addr_11_3),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[11]),
    .I1(main_socbushandler_beat_offset[11]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_10_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU main_socbushandler_ax_beat_payload_addr_12_s (
    .SUM(main_socbushandler_ax_beat_payload_addr[12]),
    .COUT(main_socbushandler_ax_beat_payload_addr_12_0_COUT),
    .I0(main_socbushandler_pipe_valid_source_payload_addr[12]),
    .I1(main_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(main_socbushandler_ax_beat_payload_addr_11_3) 
);
defparam main_socbushandler_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_2_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[2]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_2_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[2]),
    .I1(main_bridge_axi2axi_lite_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_3_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[3]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_3_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[3]),
    .I1(main_bridge_axi2axi_lite_beat_offset[3]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_2_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_4_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[4]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_4_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[4]),
    .I1(main_bridge_axi2axi_lite_beat_offset[4]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_3_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_5_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[5]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_5_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[5]),
    .I1(main_bridge_axi2axi_lite_beat_offset[5]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_4_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_6_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[6]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_6_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[6]),
    .I1(main_bridge_axi2axi_lite_beat_offset[6]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_5_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_7_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[7]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_7_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[7]),
    .I1(main_bridge_axi2axi_lite_beat_offset[7]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_6_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_8_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[8]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_8_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[8]),
    .I1(main_bridge_axi2axi_lite_beat_offset[8]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_7_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_9_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[9]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_9_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[9]),
    .I1(main_bridge_axi2axi_lite_beat_offset[9]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_8_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_10_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[10]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_10_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[10]),
    .I1(main_bridge_axi2axi_lite_beat_offset[10]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_9_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_11_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[11]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_11_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[11]),
    .I1(main_bridge_axi2axi_lite_beat_offset[11]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_10_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_12_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[12]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_12_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[12]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_11_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_13_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[13]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_13_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[13]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_12_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_13_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_14_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[14]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_14_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[14]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_13_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_14_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_15_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[15]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_15_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[15]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_14_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_15_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_16_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[16]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_16_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[16]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_15_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_16_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_17_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[17]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_17_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[17]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_16_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_17_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_18_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[18]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_18_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[18]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_17_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_18_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_19_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[19]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_19_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[19]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_18_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_19_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_20_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[20]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_20_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[20]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_19_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_20_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_21_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[21]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_21_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[21]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_20_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_21_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_22_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[22]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_22_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[22]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_21_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_22_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_23_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[23]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_23_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[23]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_22_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_23_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_24_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[24]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_24_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[24]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_23_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_24_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_25_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[25]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_25_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[25]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_24_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_25_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_26_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[26]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_26_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[26]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_25_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_26_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_27_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[27]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_27_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[27]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_26_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_27_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_28_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[28]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_28_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[28]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_27_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_28_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_29_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[29]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_29_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[29]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_28_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_29_s.ALU_MODE=0;
  ALU main_bridge_axi2axi_lite_ax_beat_payload_addr_30_s (
    .SUM(main_bridge_axi2axi_lite_ax_beat_payload_addr[30]),
    .COUT(main_bridge_axi2axi_lite_ax_beat_payload_addr_30_3),
    .I0(main_bridge_axi2axi_lite_pipe_valid_source_payload_addr[30]),
    .I1(main_bridge_axi2axi_lite_beat_offset[12]),
    .I3(GND),
    .CIN(main_bridge_axi2axi_lite_ax_beat_payload_addr_29_3) 
);
defparam main_bridge_axi2axi_lite_ax_beat_payload_addr_30_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_2_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[2]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_2_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[2]),
    .I1(builder_basesoc_socbushandler_beat_offset[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_2_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_3_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[3]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_3_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[3]),
    .I1(builder_basesoc_socbushandler_beat_offset[3]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_2_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_3_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_4_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[4]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_4_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[4]),
    .I1(builder_basesoc_socbushandler_beat_offset[4]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_3_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_4_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_5_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[5]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_5_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[5]),
    .I1(builder_basesoc_socbushandler_beat_offset[5]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_4_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_5_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_6_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[6]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_6_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[6]),
    .I1(builder_basesoc_socbushandler_beat_offset[6]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_5_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_6_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_7_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[7]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_7_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[7]),
    .I1(builder_basesoc_socbushandler_beat_offset[7]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_6_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_7_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_8_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[8]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_8_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[8]),
    .I1(builder_basesoc_socbushandler_beat_offset[8]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_7_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_8_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_9_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[9]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_9_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[9]),
    .I1(builder_basesoc_socbushandler_beat_offset[9]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_8_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_9_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_10_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[10]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_10_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[10]),
    .I1(builder_basesoc_socbushandler_beat_offset[10]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_9_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_10_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_11_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[11]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_11_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[11]),
    .I1(builder_basesoc_socbushandler_beat_offset[11]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_10_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_11_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_12_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[12]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_12_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[12]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_11_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_12_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_13_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[13]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_13_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[13]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_12_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_13_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_14_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[14]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_14_3),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[14]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_13_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_14_s.ALU_MODE=0;
  ALU builder_basesoc_socbushandler_ax_beat_payload_addr_15_s (
    .SUM(builder_basesoc_socbushandler_ax_beat_payload_addr[15]),
    .COUT(builder_basesoc_socbushandler_ax_beat_payload_addr_15_0_COUT),
    .I0(builder_basesoc_socbushandler_pipe_valid_source_payload_addr[15]),
    .I1(builder_basesoc_socbushandler_beat_offset[12]),
    .I3(GND),
    .CIN(builder_basesoc_socbushandler_ax_beat_payload_addr_14_3) 
);
defparam builder_basesoc_socbushandler_ax_beat_payload_addr_15_s.ALU_MODE=0;
  ALU n19102_s (
    .SUM(n19102_2),
    .COUT(n19102_3),
    .I0(main_por_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_por_count[0]) 
);
defparam n19102_s.ALU_MODE=0;
  ALU n19101_s (
    .SUM(n19101_2),
    .COUT(n19101_3),
    .I0(main_por_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19102_3) 
);
defparam n19101_s.ALU_MODE=0;
  ALU n19100_s (
    .SUM(n19100_2),
    .COUT(n19100_3),
    .I0(main_por_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19101_3) 
);
defparam n19100_s.ALU_MODE=0;
  ALU n19099_s (
    .SUM(n19099_2),
    .COUT(n19099_3),
    .I0(main_por_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19100_3) 
);
defparam n19099_s.ALU_MODE=0;
  ALU n19098_s (
    .SUM(n19098_2),
    .COUT(n19098_3),
    .I0(main_por_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19099_3) 
);
defparam n19098_s.ALU_MODE=0;
  ALU n19097_s (
    .SUM(n19097_2),
    .COUT(n19097_3),
    .I0(main_por_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19098_3) 
);
defparam n19097_s.ALU_MODE=0;
  ALU n19096_s (
    .SUM(n19096_2),
    .COUT(n19096_3),
    .I0(main_por_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19097_3) 
);
defparam n19096_s.ALU_MODE=0;
  ALU n19095_s (
    .SUM(n19095_2),
    .COUT(n19095_3),
    .I0(main_por_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19096_3) 
);
defparam n19095_s.ALU_MODE=0;
  ALU n19094_s (
    .SUM(n19094_2),
    .COUT(n19094_3),
    .I0(main_por_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19095_3) 
);
defparam n19094_s.ALU_MODE=0;
  ALU n19093_s (
    .SUM(n19093_2),
    .COUT(n19093_3),
    .I0(main_por_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19094_3) 
);
defparam n19093_s.ALU_MODE=0;
  ALU n19092_s (
    .SUM(n19092_2),
    .COUT(n19092_3),
    .I0(main_por_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19093_3) 
);
defparam n19092_s.ALU_MODE=0;
  ALU n19091_s (
    .SUM(n19091_2),
    .COUT(n19091_3),
    .I0(main_por_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19092_3) 
);
defparam n19091_s.ALU_MODE=0;
  ALU n19090_s (
    .SUM(n19090_2),
    .COUT(n19090_3),
    .I0(main_por_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19091_3) 
);
defparam n19090_s.ALU_MODE=0;
  ALU n19089_s (
    .SUM(n19089_2),
    .COUT(n19089_3),
    .I0(main_por_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19090_3) 
);
defparam n19089_s.ALU_MODE=0;
  ALU n19088_s (
    .SUM(n19088_2),
    .COUT(n19088_0_COUT),
    .I0(main_por_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n19089_3) 
);
defparam n19088_s.ALU_MODE=0;
  ALU n20354_s (
    .SUM(n20354_2),
    .COUT(n20354_3),
    .I0(builder_wr_timer_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_wr_timer_count[0]) 
);
defparam n20354_s.ALU_MODE=0;
  ALU n20353_s (
    .SUM(n20353_2),
    .COUT(n20353_3),
    .I0(builder_wr_timer_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20354_3) 
);
defparam n20353_s.ALU_MODE=0;
  ALU n20352_s (
    .SUM(n20352_2),
    .COUT(n20352_3),
    .I0(builder_wr_timer_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20353_3) 
);
defparam n20352_s.ALU_MODE=0;
  ALU n20351_s (
    .SUM(n20351_2),
    .COUT(n20351_3),
    .I0(builder_wr_timer_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20352_3) 
);
defparam n20351_s.ALU_MODE=0;
  ALU n20350_s (
    .SUM(n20350_2),
    .COUT(n20350_3),
    .I0(builder_wr_timer_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20351_3) 
);
defparam n20350_s.ALU_MODE=0;
  ALU n20349_s (
    .SUM(n20349_2),
    .COUT(n20349_3),
    .I0(builder_wr_timer_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20350_3) 
);
defparam n20349_s.ALU_MODE=0;
  ALU n20348_s (
    .SUM(n20348_2),
    .COUT(n20348_3),
    .I0(builder_wr_timer_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20349_3) 
);
defparam n20348_s.ALU_MODE=0;
  ALU n20347_s (
    .SUM(n20347_2),
    .COUT(n20347_3),
    .I0(builder_wr_timer_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20348_3) 
);
defparam n20347_s.ALU_MODE=0;
  ALU n20346_s (
    .SUM(n20346_2),
    .COUT(n20346_3),
    .I0(builder_wr_timer_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20347_3) 
);
defparam n20346_s.ALU_MODE=0;
  ALU n20345_s (
    .SUM(n20345_2),
    .COUT(n20345_3),
    .I0(builder_wr_timer_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20346_3) 
);
defparam n20345_s.ALU_MODE=0;
  ALU n20344_s (
    .SUM(n20344_2),
    .COUT(n20344_3),
    .I0(builder_wr_timer_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20345_3) 
);
defparam n20344_s.ALU_MODE=0;
  ALU n20343_s (
    .SUM(n20343_2),
    .COUT(n20343_3),
    .I0(builder_wr_timer_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20344_3) 
);
defparam n20343_s.ALU_MODE=0;
  ALU n20342_s (
    .SUM(n20342_2),
    .COUT(n20342_3),
    .I0(builder_wr_timer_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20343_3) 
);
defparam n20342_s.ALU_MODE=0;
  ALU n20341_s (
    .SUM(n20341_2),
    .COUT(n20341_3),
    .I0(builder_wr_timer_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20342_3) 
);
defparam n20341_s.ALU_MODE=0;
  ALU n20340_s (
    .SUM(n20340_2),
    .COUT(n20340_3),
    .I0(builder_wr_timer_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20341_3) 
);
defparam n20340_s.ALU_MODE=0;
  ALU n20339_s (
    .SUM(n20339_2),
    .COUT(n20339_3),
    .I0(builder_wr_timer_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20340_3) 
);
defparam n20339_s.ALU_MODE=0;
  ALU n20338_s (
    .SUM(n20338_2),
    .COUT(n20338_3),
    .I0(builder_wr_timer_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20339_3) 
);
defparam n20338_s.ALU_MODE=0;
  ALU n20337_s (
    .SUM(n20337_2),
    .COUT(n20337_3),
    .I0(builder_wr_timer_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20338_3) 
);
defparam n20337_s.ALU_MODE=0;
  ALU n20336_s (
    .SUM(n20336_2),
    .COUT(n20336_0_COUT),
    .I0(builder_wr_timer_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20337_3) 
);
defparam n20336_s.ALU_MODE=0;
  ALU n20416_s (
    .SUM(n20416_2),
    .COUT(n20416_3),
    .I0(builder_rd_timer_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_rd_timer_count[0]) 
);
defparam n20416_s.ALU_MODE=0;
  ALU n20415_s (
    .SUM(n20415_2),
    .COUT(n20415_3),
    .I0(builder_rd_timer_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20416_3) 
);
defparam n20415_s.ALU_MODE=0;
  ALU n20414_s (
    .SUM(n20414_2),
    .COUT(n20414_3),
    .I0(builder_rd_timer_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20415_3) 
);
defparam n20414_s.ALU_MODE=0;
  ALU n20413_s (
    .SUM(n20413_2),
    .COUT(n20413_3),
    .I0(builder_rd_timer_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20414_3) 
);
defparam n20413_s.ALU_MODE=0;
  ALU n20412_s (
    .SUM(n20412_2),
    .COUT(n20412_3),
    .I0(builder_rd_timer_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20413_3) 
);
defparam n20412_s.ALU_MODE=0;
  ALU n20411_s (
    .SUM(n20411_2),
    .COUT(n20411_3),
    .I0(builder_rd_timer_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20412_3) 
);
defparam n20411_s.ALU_MODE=0;
  ALU n20410_s (
    .SUM(n20410_2),
    .COUT(n20410_3),
    .I0(builder_rd_timer_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20411_3) 
);
defparam n20410_s.ALU_MODE=0;
  ALU n20409_s (
    .SUM(n20409_2),
    .COUT(n20409_3),
    .I0(builder_rd_timer_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20410_3) 
);
defparam n20409_s.ALU_MODE=0;
  ALU n20408_s (
    .SUM(n20408_2),
    .COUT(n20408_3),
    .I0(builder_rd_timer_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20409_3) 
);
defparam n20408_s.ALU_MODE=0;
  ALU n20407_s (
    .SUM(n20407_2),
    .COUT(n20407_3),
    .I0(builder_rd_timer_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20408_3) 
);
defparam n20407_s.ALU_MODE=0;
  ALU n20406_s (
    .SUM(n20406_2),
    .COUT(n20406_3),
    .I0(builder_rd_timer_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20407_3) 
);
defparam n20406_s.ALU_MODE=0;
  ALU n20405_s (
    .SUM(n20405_2),
    .COUT(n20405_3),
    .I0(builder_rd_timer_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20406_3) 
);
defparam n20405_s.ALU_MODE=0;
  ALU n20404_s (
    .SUM(n20404_2),
    .COUT(n20404_3),
    .I0(builder_rd_timer_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20405_3) 
);
defparam n20404_s.ALU_MODE=0;
  ALU n20403_s (
    .SUM(n20403_2),
    .COUT(n20403_3),
    .I0(builder_rd_timer_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20404_3) 
);
defparam n20403_s.ALU_MODE=0;
  ALU n20402_s (
    .SUM(n20402_2),
    .COUT(n20402_3),
    .I0(builder_rd_timer_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20403_3) 
);
defparam n20402_s.ALU_MODE=0;
  ALU n20401_s (
    .SUM(n20401_2),
    .COUT(n20401_3),
    .I0(builder_rd_timer_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20402_3) 
);
defparam n20401_s.ALU_MODE=0;
  ALU n20400_s (
    .SUM(n20400_2),
    .COUT(n20400_3),
    .I0(builder_rd_timer_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20401_3) 
);
defparam n20400_s.ALU_MODE=0;
  ALU n20399_s (
    .SUM(n20399_2),
    .COUT(n20399_3),
    .I0(builder_rd_timer_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20400_3) 
);
defparam n20399_s.ALU_MODE=0;
  ALU n20398_s (
    .SUM(n20398_2),
    .COUT(n20398_0_COUT),
    .I0(builder_rd_timer_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n20399_3) 
);
defparam n20398_s.ALU_MODE=0;
  ALU n21322_s (
    .SUM(n21322_2),
    .COUT(n21322_3),
    .I0(main_leds_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_leds_count[0]) 
);
defparam n21322_s.ALU_MODE=0;
  ALU n21321_s (
    .SUM(n21321_2),
    .COUT(n21321_3),
    .I0(main_leds_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21322_3) 
);
defparam n21321_s.ALU_MODE=0;
  ALU n21320_s (
    .SUM(n21320_2),
    .COUT(n21320_3),
    .I0(main_leds_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21321_3) 
);
defparam n21320_s.ALU_MODE=0;
  ALU n21319_s (
    .SUM(n21319_2),
    .COUT(n21319_3),
    .I0(main_leds_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21320_3) 
);
defparam n21319_s.ALU_MODE=0;
  ALU n21318_s (
    .SUM(n21318_2),
    .COUT(n21318_3),
    .I0(main_leds_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21319_3) 
);
defparam n21318_s.ALU_MODE=0;
  ALU n21317_s (
    .SUM(n21317_2),
    .COUT(n21317_3),
    .I0(main_leds_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21318_3) 
);
defparam n21317_s.ALU_MODE=0;
  ALU n21316_s (
    .SUM(n21316_2),
    .COUT(n21316_3),
    .I0(main_leds_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21317_3) 
);
defparam n21316_s.ALU_MODE=0;
  ALU n21315_s (
    .SUM(n21315_2),
    .COUT(n21315_3),
    .I0(main_leds_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21316_3) 
);
defparam n21315_s.ALU_MODE=0;
  ALU n21314_s (
    .SUM(n21314_2),
    .COUT(n21314_3),
    .I0(main_leds_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21315_3) 
);
defparam n21314_s.ALU_MODE=0;
  ALU n21313_s (
    .SUM(n21313_2),
    .COUT(n21313_3),
    .I0(main_leds_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21314_3) 
);
defparam n21313_s.ALU_MODE=0;
  ALU n21312_s (
    .SUM(n21312_2),
    .COUT(n21312_3),
    .I0(main_leds_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21313_3) 
);
defparam n21312_s.ALU_MODE=0;
  ALU n21311_s (
    .SUM(n21311_2),
    .COUT(n21311_3),
    .I0(main_leds_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21312_3) 
);
defparam n21311_s.ALU_MODE=0;
  ALU n21310_s (
    .SUM(n21310_2),
    .COUT(n21310_3),
    .I0(main_leds_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21311_3) 
);
defparam n21310_s.ALU_MODE=0;
  ALU n21309_s (
    .SUM(n21309_2),
    .COUT(n21309_3),
    .I0(main_leds_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21310_3) 
);
defparam n21309_s.ALU_MODE=0;
  ALU n21308_s (
    .SUM(n21308_2),
    .COUT(n21308_3),
    .I0(main_leds_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21309_3) 
);
defparam n21308_s.ALU_MODE=0;
  ALU n21307_s (
    .SUM(n21307_2),
    .COUT(n21307_3),
    .I0(main_leds_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21308_3) 
);
defparam n21307_s.ALU_MODE=0;
  ALU n21306_s (
    .SUM(n21306_2),
    .COUT(n21306_3),
    .I0(main_leds_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21307_3) 
);
defparam n21306_s.ALU_MODE=0;
  ALU n21305_s (
    .SUM(n21305_2),
    .COUT(n21305_3),
    .I0(main_leds_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21306_3) 
);
defparam n21305_s.ALU_MODE=0;
  ALU n21304_s (
    .SUM(n21304_2),
    .COUT(n21304_3),
    .I0(main_leds_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21305_3) 
);
defparam n21304_s.ALU_MODE=0;
  ALU n21303_s (
    .SUM(n21303_2),
    .COUT(n21303_3),
    .I0(main_leds_count[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21304_3) 
);
defparam n21303_s.ALU_MODE=0;
  ALU n21302_s (
    .SUM(n21302_2),
    .COUT(n21302_0_COUT),
    .I0(main_leds_count[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21303_3) 
);
defparam n21302_s.ALU_MODE=0;
  ALU n21395_s (
    .SUM(n21395_2),
    .COUT(n21395_3),
    .I0(main_gpio_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_gpio_count[0]) 
);
defparam n21395_s.ALU_MODE=0;
  ALU n21394_s (
    .SUM(n21394_2),
    .COUT(n21394_3),
    .I0(main_gpio_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21395_3) 
);
defparam n21394_s.ALU_MODE=0;
  ALU n21393_s (
    .SUM(n21393_2),
    .COUT(n21393_3),
    .I0(main_gpio_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21394_3) 
);
defparam n21393_s.ALU_MODE=0;
  ALU n21392_s (
    .SUM(n21392_2),
    .COUT(n21392_3),
    .I0(main_gpio_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21393_3) 
);
defparam n21392_s.ALU_MODE=0;
  ALU n21391_s (
    .SUM(n21391_2),
    .COUT(n21391_3),
    .I0(main_gpio_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21392_3) 
);
defparam n21391_s.ALU_MODE=0;
  ALU n21390_s (
    .SUM(n21390_2),
    .COUT(n21390_3),
    .I0(main_gpio_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21391_3) 
);
defparam n21390_s.ALU_MODE=0;
  ALU n21389_s (
    .SUM(n21389_2),
    .COUT(n21389_3),
    .I0(main_gpio_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21390_3) 
);
defparam n21389_s.ALU_MODE=0;
  ALU n21388_s (
    .SUM(n21388_2),
    .COUT(n21388_3),
    .I0(main_gpio_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21389_3) 
);
defparam n21388_s.ALU_MODE=0;
  ALU n21387_s (
    .SUM(n21387_2),
    .COUT(n21387_3),
    .I0(main_gpio_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21388_3) 
);
defparam n21387_s.ALU_MODE=0;
  ALU n21386_s (
    .SUM(n21386_2),
    .COUT(n21386_3),
    .I0(main_gpio_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21387_3) 
);
defparam n21386_s.ALU_MODE=0;
  ALU n21385_s (
    .SUM(n21385_2),
    .COUT(n21385_3),
    .I0(main_gpio_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21386_3) 
);
defparam n21385_s.ALU_MODE=0;
  ALU n21384_s (
    .SUM(n21384_2),
    .COUT(n21384_3),
    .I0(main_gpio_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21385_3) 
);
defparam n21384_s.ALU_MODE=0;
  ALU n21383_s (
    .SUM(n21383_2),
    .COUT(n21383_3),
    .I0(main_gpio_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21384_3) 
);
defparam n21383_s.ALU_MODE=0;
  ALU n21382_s (
    .SUM(n21382_2),
    .COUT(n21382_3),
    .I0(main_gpio_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21383_3) 
);
defparam n21382_s.ALU_MODE=0;
  ALU n21381_s (
    .SUM(n21381_2),
    .COUT(n21381_3),
    .I0(main_gpio_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21382_3) 
);
defparam n21381_s.ALU_MODE=0;
  ALU n21380_s (
    .SUM(n21380_2),
    .COUT(n21380_3),
    .I0(main_gpio_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21381_3) 
);
defparam n21380_s.ALU_MODE=0;
  ALU n21379_s (
    .SUM(n21379_2),
    .COUT(n21379_3),
    .I0(main_gpio_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21380_3) 
);
defparam n21379_s.ALU_MODE=0;
  ALU n21378_s (
    .SUM(n21378_2),
    .COUT(n21378_3),
    .I0(main_gpio_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21379_3) 
);
defparam n21378_s.ALU_MODE=0;
  ALU n21377_s (
    .SUM(n21377_2),
    .COUT(n21377_3),
    .I0(main_gpio_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21378_3) 
);
defparam n21377_s.ALU_MODE=0;
  ALU n21376_s (
    .SUM(n21376_2),
    .COUT(n21376_3),
    .I0(main_gpio_count[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21377_3) 
);
defparam n21376_s.ALU_MODE=0;
  ALU n21375_s (
    .SUM(n21375_2),
    .COUT(n21375_3),
    .I0(main_gpio_count[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21376_3) 
);
defparam n21375_s.ALU_MODE=0;
  ALU n21374_s (
    .SUM(n21374_2),
    .COUT(n21374_0_COUT),
    .I0(main_gpio_count[22]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21375_3) 
);
defparam n21374_s.ALU_MODE=0;
  ALU n21485_s (
    .SUM(n21485_2),
    .COUT(n21485_3),
    .I0(main_sdram_timer_count1[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_sdram_timer_count1[0]) 
);
defparam n21485_s.ALU_MODE=0;
  ALU n21484_s (
    .SUM(n21484_2),
    .COUT(n21484_3),
    .I0(main_sdram_timer_count1[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21485_3) 
);
defparam n21484_s.ALU_MODE=0;
  ALU n21483_s (
    .SUM(n21483_2),
    .COUT(n21483_3),
    .I0(main_sdram_timer_count1[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21484_3) 
);
defparam n21483_s.ALU_MODE=0;
  ALU n21482_s (
    .SUM(n21482_2),
    .COUT(n21482_3),
    .I0(main_sdram_timer_count1[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21483_3) 
);
defparam n21482_s.ALU_MODE=0;
  ALU n21481_s (
    .SUM(n21481_2),
    .COUT(n21481_3),
    .I0(main_sdram_timer_count1[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21482_3) 
);
defparam n21481_s.ALU_MODE=0;
  ALU n21480_s (
    .SUM(n21480_2),
    .COUT(n21480_3),
    .I0(main_sdram_timer_count1[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21481_3) 
);
defparam n21480_s.ALU_MODE=0;
  ALU n21479_s (
    .SUM(n21479_2),
    .COUT(n21479_3),
    .I0(main_sdram_timer_count1[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21480_3) 
);
defparam n21479_s.ALU_MODE=0;
  ALU n21478_s (
    .SUM(n21478_2),
    .COUT(n21478_0_COUT),
    .I0(main_sdram_timer_count1[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n21479_3) 
);
defparam n21478_s.ALU_MODE=0;
  ALU n19238_s0 (
    .SUM(n19238_5),
    .COUT(n19238_4),
    .I0(main_basesoc_socbushandler_beat_offset[0]),
    .I1(main_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19238_s0.ALU_MODE=1;
  ALU n19472_s0 (
    .SUM(n19472_5),
    .COUT(n19472_4),
    .I0(main_socbushandler_beat_offset[0]),
    .I1(main_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19472_s0.ALU_MODE=1;
  ALU n19706_s0 (
    .SUM(n19706_5),
    .COUT(n19706_4),
    .I0(main_bridge_axi2axi_lite_beat_offset[0]),
    .I1(main_bridge_axi2axi_lite_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19706_s0.ALU_MODE=1;
  ALU n19973_s0 (
    .SUM(n19973_5),
    .COUT(n19973_4),
    .I0(builder_basesoc_socbushandler_beat_offset[0]),
    .I1(builder_basesoc_socbushandler_pipe_valid_source_valid),
    .I3(GND),
    .CIN(GND) 
);
defparam n19973_s0.ALU_MODE=1;
  ALU n8580_s0 (
    .SUM(n8580_1_SUM),
    .COUT(n8580_3),
    .I0(main_sdram_bankmachine0_row[0]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8580_s0.ALU_MODE=3;
  ALU n8581_s0 (
    .SUM(n8581_1_SUM),
    .COUT(n8581_3),
    .I0(main_sdram_bankmachine0_row[1]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8580_3) 
);
defparam n8581_s0.ALU_MODE=3;
  ALU n8582_s0 (
    .SUM(n8582_1_SUM),
    .COUT(n8582_3),
    .I0(main_sdram_bankmachine0_row[2]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8581_3) 
);
defparam n8582_s0.ALU_MODE=3;
  ALU n8583_s0 (
    .SUM(n8583_1_SUM),
    .COUT(n8583_3),
    .I0(main_sdram_bankmachine0_row[3]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8582_3) 
);
defparam n8583_s0.ALU_MODE=3;
  ALU n8584_s0 (
    .SUM(n8584_1_SUM),
    .COUT(n8584_3),
    .I0(main_sdram_bankmachine0_row[4]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8583_3) 
);
defparam n8584_s0.ALU_MODE=3;
  ALU n8585_s0 (
    .SUM(n8585_1_SUM),
    .COUT(n8585_3),
    .I0(main_sdram_bankmachine0_row[5]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8584_3) 
);
defparam n8585_s0.ALU_MODE=3;
  ALU n8586_s0 (
    .SUM(n8586_1_SUM),
    .COUT(n8586_3),
    .I0(main_sdram_bankmachine0_row[6]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8585_3) 
);
defparam n8586_s0.ALU_MODE=3;
  ALU n8587_s0 (
    .SUM(n8587_1_SUM),
    .COUT(n8587_3),
    .I0(main_sdram_bankmachine0_row[7]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8586_3) 
);
defparam n8587_s0.ALU_MODE=3;
  ALU n8588_s0 (
    .SUM(n8588_1_SUM),
    .COUT(n8588_3),
    .I0(main_sdram_bankmachine0_row[8]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8587_3) 
);
defparam n8588_s0.ALU_MODE=3;
  ALU n8589_s0 (
    .SUM(n8589_1_SUM),
    .COUT(n8589_3),
    .I0(main_sdram_bankmachine0_row[9]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8588_3) 
);
defparam n8589_s0.ALU_MODE=3;
  ALU n8590_s0 (
    .SUM(n8590_1_SUM),
    .COUT(n8590_3),
    .I0(main_sdram_bankmachine0_row[10]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8589_3) 
);
defparam n8590_s0.ALU_MODE=3;
  ALU n8591_s0 (
    .SUM(n8591_1_SUM),
    .COUT(n8591_3),
    .I0(main_sdram_bankmachine0_row[11]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8590_3) 
);
defparam n8591_s0.ALU_MODE=3;
  ALU n8592_s0 (
    .SUM(n8592_1_SUM),
    .COUT(n8592_3),
    .I0(main_sdram_bankmachine0_row[12]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8591_3) 
);
defparam n8592_s0.ALU_MODE=3;
  ALU n8616_s0 (
    .SUM(n8616_1_SUM),
    .COUT(n8616_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8616_s0.ALU_MODE=3;
  ALU n8617_s0 (
    .SUM(n8617_1_SUM),
    .COUT(n8617_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8616_3) 
);
defparam n8617_s0.ALU_MODE=3;
  ALU n8618_s0 (
    .SUM(n8618_1_SUM),
    .COUT(n8618_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8617_3) 
);
defparam n8618_s0.ALU_MODE=3;
  ALU n8619_s0 (
    .SUM(n8619_1_SUM),
    .COUT(n8619_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8618_3) 
);
defparam n8619_s0.ALU_MODE=3;
  ALU n8620_s0 (
    .SUM(n8620_1_SUM),
    .COUT(n8620_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8619_3) 
);
defparam n8620_s0.ALU_MODE=3;
  ALU n8621_s0 (
    .SUM(n8621_1_SUM),
    .COUT(n8621_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8620_3) 
);
defparam n8621_s0.ALU_MODE=3;
  ALU n8622_s0 (
    .SUM(n8622_1_SUM),
    .COUT(n8622_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8621_3) 
);
defparam n8622_s0.ALU_MODE=3;
  ALU n8623_s0 (
    .SUM(n8623_1_SUM),
    .COUT(n8623_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n8622_3) 
);
defparam n8623_s0.ALU_MODE=3;
  ALU n8624_s0 (
    .SUM(n8624_1_SUM),
    .COUT(n8624_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n8623_3) 
);
defparam n8624_s0.ALU_MODE=3;
  ALU n8625_s0 (
    .SUM(n8625_1_SUM),
    .COUT(n8625_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n8624_3) 
);
defparam n8625_s0.ALU_MODE=3;
  ALU n8626_s0 (
    .SUM(n8626_1_SUM),
    .COUT(n8626_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n8625_3) 
);
defparam n8626_s0.ALU_MODE=3;
  ALU n8627_s0 (
    .SUM(n8627_1_SUM),
    .COUT(n8627_3),
    .I0(main_sdram_bankmachine0_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n8626_3) 
);
defparam n8627_s0.ALU_MODE=3;
  ALU n8628_s0 (
    .SUM(n8628_1_SUM),
    .COUT(n8629_2),
    .I0(main_sdram_bankmachine0_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine0_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n8627_3) 
);
defparam n8628_s0.ALU_MODE=3;
  ALU n8994_s0 (
    .SUM(n8994_1_SUM),
    .COUT(n8994_3),
    .I0(main_sdram_bankmachine1_row[0]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n8994_s0.ALU_MODE=3;
  ALU n8995_s0 (
    .SUM(n8995_1_SUM),
    .COUT(n8995_3),
    .I0(main_sdram_bankmachine1_row[1]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n8994_3) 
);
defparam n8995_s0.ALU_MODE=3;
  ALU n8996_s0 (
    .SUM(n8996_1_SUM),
    .COUT(n8996_3),
    .I0(main_sdram_bankmachine1_row[2]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n8995_3) 
);
defparam n8996_s0.ALU_MODE=3;
  ALU n8997_s0 (
    .SUM(n8997_1_SUM),
    .COUT(n8997_3),
    .I0(main_sdram_bankmachine1_row[3]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n8996_3) 
);
defparam n8997_s0.ALU_MODE=3;
  ALU n8998_s0 (
    .SUM(n8998_1_SUM),
    .COUT(n8998_3),
    .I0(main_sdram_bankmachine1_row[4]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n8997_3) 
);
defparam n8998_s0.ALU_MODE=3;
  ALU n8999_s0 (
    .SUM(n8999_1_SUM),
    .COUT(n8999_3),
    .I0(main_sdram_bankmachine1_row[5]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n8998_3) 
);
defparam n8999_s0.ALU_MODE=3;
  ALU n9000_s0 (
    .SUM(n9000_1_SUM),
    .COUT(n9000_3),
    .I0(main_sdram_bankmachine1_row[6]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n8999_3) 
);
defparam n9000_s0.ALU_MODE=3;
  ALU n9001_s0 (
    .SUM(n9001_1_SUM),
    .COUT(n9001_3),
    .I0(main_sdram_bankmachine1_row[7]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9000_3) 
);
defparam n9001_s0.ALU_MODE=3;
  ALU n9002_s0 (
    .SUM(n9002_1_SUM),
    .COUT(n9002_3),
    .I0(main_sdram_bankmachine1_row[8]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9001_3) 
);
defparam n9002_s0.ALU_MODE=3;
  ALU n9003_s0 (
    .SUM(n9003_1_SUM),
    .COUT(n9003_3),
    .I0(main_sdram_bankmachine1_row[9]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9002_3) 
);
defparam n9003_s0.ALU_MODE=3;
  ALU n9004_s0 (
    .SUM(n9004_1_SUM),
    .COUT(n9004_3),
    .I0(main_sdram_bankmachine1_row[10]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9003_3) 
);
defparam n9004_s0.ALU_MODE=3;
  ALU n9005_s0 (
    .SUM(n9005_1_SUM),
    .COUT(n9005_3),
    .I0(main_sdram_bankmachine1_row[11]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9004_3) 
);
defparam n9005_s0.ALU_MODE=3;
  ALU n9006_s0 (
    .SUM(n9006_1_SUM),
    .COUT(n9006_3),
    .I0(main_sdram_bankmachine1_row[12]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9005_3) 
);
defparam n9006_s0.ALU_MODE=3;
  ALU n9030_s0 (
    .SUM(n9030_1_SUM),
    .COUT(n9030_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9030_s0.ALU_MODE=3;
  ALU n9031_s0 (
    .SUM(n9031_1_SUM),
    .COUT(n9031_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9030_3) 
);
defparam n9031_s0.ALU_MODE=3;
  ALU n9032_s0 (
    .SUM(n9032_1_SUM),
    .COUT(n9032_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9031_3) 
);
defparam n9032_s0.ALU_MODE=3;
  ALU n9033_s0 (
    .SUM(n9033_1_SUM),
    .COUT(n9033_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9032_3) 
);
defparam n9033_s0.ALU_MODE=3;
  ALU n9034_s0 (
    .SUM(n9034_1_SUM),
    .COUT(n9034_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9033_3) 
);
defparam n9034_s0.ALU_MODE=3;
  ALU n9035_s0 (
    .SUM(n9035_1_SUM),
    .COUT(n9035_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9034_3) 
);
defparam n9035_s0.ALU_MODE=3;
  ALU n9036_s0 (
    .SUM(n9036_1_SUM),
    .COUT(n9036_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9035_3) 
);
defparam n9036_s0.ALU_MODE=3;
  ALU n9037_s0 (
    .SUM(n9037_1_SUM),
    .COUT(n9037_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9036_3) 
);
defparam n9037_s0.ALU_MODE=3;
  ALU n9038_s0 (
    .SUM(n9038_1_SUM),
    .COUT(n9038_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9037_3) 
);
defparam n9038_s0.ALU_MODE=3;
  ALU n9039_s0 (
    .SUM(n9039_1_SUM),
    .COUT(n9039_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9038_3) 
);
defparam n9039_s0.ALU_MODE=3;
  ALU n9040_s0 (
    .SUM(n9040_1_SUM),
    .COUT(n9040_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9039_3) 
);
defparam n9040_s0.ALU_MODE=3;
  ALU n9041_s0 (
    .SUM(n9041_1_SUM),
    .COUT(n9041_3),
    .I0(main_sdram_bankmachine1_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9040_3) 
);
defparam n9041_s0.ALU_MODE=3;
  ALU n9042_s0 (
    .SUM(n9042_1_SUM),
    .COUT(n9043_2),
    .I0(main_sdram_bankmachine1_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine1_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9041_3) 
);
defparam n9042_s0.ALU_MODE=3;
  ALU n9408_s0 (
    .SUM(n9408_1_SUM),
    .COUT(n9408_3),
    .I0(main_sdram_bankmachine2_row[0]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9408_s0.ALU_MODE=3;
  ALU n9409_s0 (
    .SUM(n9409_1_SUM),
    .COUT(n9409_3),
    .I0(main_sdram_bankmachine2_row[1]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9408_3) 
);
defparam n9409_s0.ALU_MODE=3;
  ALU n9410_s0 (
    .SUM(n9410_1_SUM),
    .COUT(n9410_3),
    .I0(main_sdram_bankmachine2_row[2]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9409_3) 
);
defparam n9410_s0.ALU_MODE=3;
  ALU n9411_s0 (
    .SUM(n9411_1_SUM),
    .COUT(n9411_3),
    .I0(main_sdram_bankmachine2_row[3]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9410_3) 
);
defparam n9411_s0.ALU_MODE=3;
  ALU n9412_s0 (
    .SUM(n9412_1_SUM),
    .COUT(n9412_3),
    .I0(main_sdram_bankmachine2_row[4]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9411_3) 
);
defparam n9412_s0.ALU_MODE=3;
  ALU n9413_s0 (
    .SUM(n9413_1_SUM),
    .COUT(n9413_3),
    .I0(main_sdram_bankmachine2_row[5]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9412_3) 
);
defparam n9413_s0.ALU_MODE=3;
  ALU n9414_s0 (
    .SUM(n9414_1_SUM),
    .COUT(n9414_3),
    .I0(main_sdram_bankmachine2_row[6]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9413_3) 
);
defparam n9414_s0.ALU_MODE=3;
  ALU n9415_s0 (
    .SUM(n9415_1_SUM),
    .COUT(n9415_3),
    .I0(main_sdram_bankmachine2_row[7]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9414_3) 
);
defparam n9415_s0.ALU_MODE=3;
  ALU n9416_s0 (
    .SUM(n9416_1_SUM),
    .COUT(n9416_3),
    .I0(main_sdram_bankmachine2_row[8]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9415_3) 
);
defparam n9416_s0.ALU_MODE=3;
  ALU n9417_s0 (
    .SUM(n9417_1_SUM),
    .COUT(n9417_3),
    .I0(main_sdram_bankmachine2_row[9]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9416_3) 
);
defparam n9417_s0.ALU_MODE=3;
  ALU n9418_s0 (
    .SUM(n9418_1_SUM),
    .COUT(n9418_3),
    .I0(main_sdram_bankmachine2_row[10]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9417_3) 
);
defparam n9418_s0.ALU_MODE=3;
  ALU n9419_s0 (
    .SUM(n9419_1_SUM),
    .COUT(n9419_3),
    .I0(main_sdram_bankmachine2_row[11]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9418_3) 
);
defparam n9419_s0.ALU_MODE=3;
  ALU n9420_s0 (
    .SUM(n9420_1_SUM),
    .COUT(n9420_3),
    .I0(main_sdram_bankmachine2_row[12]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9419_3) 
);
defparam n9420_s0.ALU_MODE=3;
  ALU n9444_s0 (
    .SUM(n9444_1_SUM),
    .COUT(n9444_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9444_s0.ALU_MODE=3;
  ALU n9445_s0 (
    .SUM(n9445_1_SUM),
    .COUT(n9445_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9444_3) 
);
defparam n9445_s0.ALU_MODE=3;
  ALU n9446_s0 (
    .SUM(n9446_1_SUM),
    .COUT(n9446_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9445_3) 
);
defparam n9446_s0.ALU_MODE=3;
  ALU n9447_s0 (
    .SUM(n9447_1_SUM),
    .COUT(n9447_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9446_3) 
);
defparam n9447_s0.ALU_MODE=3;
  ALU n9448_s0 (
    .SUM(n9448_1_SUM),
    .COUT(n9448_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9447_3) 
);
defparam n9448_s0.ALU_MODE=3;
  ALU n9449_s0 (
    .SUM(n9449_1_SUM),
    .COUT(n9449_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9448_3) 
);
defparam n9449_s0.ALU_MODE=3;
  ALU n9450_s0 (
    .SUM(n9450_1_SUM),
    .COUT(n9450_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9449_3) 
);
defparam n9450_s0.ALU_MODE=3;
  ALU n9451_s0 (
    .SUM(n9451_1_SUM),
    .COUT(n9451_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9450_3) 
);
defparam n9451_s0.ALU_MODE=3;
  ALU n9452_s0 (
    .SUM(n9452_1_SUM),
    .COUT(n9452_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9451_3) 
);
defparam n9452_s0.ALU_MODE=3;
  ALU n9453_s0 (
    .SUM(n9453_1_SUM),
    .COUT(n9453_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9452_3) 
);
defparam n9453_s0.ALU_MODE=3;
  ALU n9454_s0 (
    .SUM(n9454_1_SUM),
    .COUT(n9454_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9453_3) 
);
defparam n9454_s0.ALU_MODE=3;
  ALU n9455_s0 (
    .SUM(n9455_1_SUM),
    .COUT(n9455_3),
    .I0(main_sdram_bankmachine2_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9454_3) 
);
defparam n9455_s0.ALU_MODE=3;
  ALU n9456_s0 (
    .SUM(n9456_1_SUM),
    .COUT(n9457_2),
    .I0(main_sdram_bankmachine2_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine2_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9455_3) 
);
defparam n9456_s0.ALU_MODE=3;
  ALU n9822_s0 (
    .SUM(n9822_1_SUM),
    .COUT(n9822_3),
    .I0(main_sdram_bankmachine3_row[0]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9822_s0.ALU_MODE=3;
  ALU n9823_s0 (
    .SUM(n9823_1_SUM),
    .COUT(n9823_3),
    .I0(main_sdram_bankmachine3_row[1]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9822_3) 
);
defparam n9823_s0.ALU_MODE=3;
  ALU n9824_s0 (
    .SUM(n9824_1_SUM),
    .COUT(n9824_3),
    .I0(main_sdram_bankmachine3_row[2]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9823_3) 
);
defparam n9824_s0.ALU_MODE=3;
  ALU n9825_s0 (
    .SUM(n9825_1_SUM),
    .COUT(n9825_3),
    .I0(main_sdram_bankmachine3_row[3]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9824_3) 
);
defparam n9825_s0.ALU_MODE=3;
  ALU n9826_s0 (
    .SUM(n9826_1_SUM),
    .COUT(n9826_3),
    .I0(main_sdram_bankmachine3_row[4]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9825_3) 
);
defparam n9826_s0.ALU_MODE=3;
  ALU n9827_s0 (
    .SUM(n9827_1_SUM),
    .COUT(n9827_3),
    .I0(main_sdram_bankmachine3_row[5]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9826_3) 
);
defparam n9827_s0.ALU_MODE=3;
  ALU n9828_s0 (
    .SUM(n9828_1_SUM),
    .COUT(n9828_3),
    .I0(main_sdram_bankmachine3_row[6]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9827_3) 
);
defparam n9828_s0.ALU_MODE=3;
  ALU n9829_s0 (
    .SUM(n9829_1_SUM),
    .COUT(n9829_3),
    .I0(main_sdram_bankmachine3_row[7]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9828_3) 
);
defparam n9829_s0.ALU_MODE=3;
  ALU n9830_s0 (
    .SUM(n9830_1_SUM),
    .COUT(n9830_3),
    .I0(main_sdram_bankmachine3_row[8]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9829_3) 
);
defparam n9830_s0.ALU_MODE=3;
  ALU n9831_s0 (
    .SUM(n9831_1_SUM),
    .COUT(n9831_3),
    .I0(main_sdram_bankmachine3_row[9]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9830_3) 
);
defparam n9831_s0.ALU_MODE=3;
  ALU n9832_s0 (
    .SUM(n9832_1_SUM),
    .COUT(n9832_3),
    .I0(main_sdram_bankmachine3_row[10]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9831_3) 
);
defparam n9832_s0.ALU_MODE=3;
  ALU n9833_s0 (
    .SUM(n9833_1_SUM),
    .COUT(n9833_3),
    .I0(main_sdram_bankmachine3_row[11]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9832_3) 
);
defparam n9833_s0.ALU_MODE=3;
  ALU n9834_s0 (
    .SUM(n9834_1_SUM),
    .COUT(n9834_3),
    .I0(main_sdram_bankmachine3_row[12]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9833_3) 
);
defparam n9834_s0.ALU_MODE=3;
  ALU n9858_s0 (
    .SUM(n9858_1_SUM),
    .COUT(n9858_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[9]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam n9858_s0.ALU_MODE=3;
  ALU n9859_s0 (
    .SUM(n9859_1_SUM),
    .COUT(n9859_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[10]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[9]),
    .I3(GND),
    .CIN(n9858_3) 
);
defparam n9859_s0.ALU_MODE=3;
  ALU n9860_s0 (
    .SUM(n9860_1_SUM),
    .COUT(n9860_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[11]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[10]),
    .I3(GND),
    .CIN(n9859_3) 
);
defparam n9860_s0.ALU_MODE=3;
  ALU n9861_s0 (
    .SUM(n9861_1_SUM),
    .COUT(n9861_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[12]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[11]),
    .I3(GND),
    .CIN(n9860_3) 
);
defparam n9861_s0.ALU_MODE=3;
  ALU n9862_s0 (
    .SUM(n9862_1_SUM),
    .COUT(n9862_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[13]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[12]),
    .I3(GND),
    .CIN(n9861_3) 
);
defparam n9862_s0.ALU_MODE=3;
  ALU n9863_s0 (
    .SUM(n9863_1_SUM),
    .COUT(n9863_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[14]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[13]),
    .I3(GND),
    .CIN(n9862_3) 
);
defparam n9863_s0.ALU_MODE=3;
  ALU n9864_s0 (
    .SUM(n9864_1_SUM),
    .COUT(n9864_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[15]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[14]),
    .I3(GND),
    .CIN(n9863_3) 
);
defparam n9864_s0.ALU_MODE=3;
  ALU n9865_s0 (
    .SUM(n9865_1_SUM),
    .COUT(n9865_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[16]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[15]),
    .I3(GND),
    .CIN(n9864_3) 
);
defparam n9865_s0.ALU_MODE=3;
  ALU n9866_s0 (
    .SUM(n9866_1_SUM),
    .COUT(n9866_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[17]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[16]),
    .I3(GND),
    .CIN(n9865_3) 
);
defparam n9866_s0.ALU_MODE=3;
  ALU n9867_s0 (
    .SUM(n9867_1_SUM),
    .COUT(n9867_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[18]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[17]),
    .I3(GND),
    .CIN(n9866_3) 
);
defparam n9867_s0.ALU_MODE=3;
  ALU n9868_s0 (
    .SUM(n9868_1_SUM),
    .COUT(n9868_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[19]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[18]),
    .I3(GND),
    .CIN(n9867_3) 
);
defparam n9868_s0.ALU_MODE=3;
  ALU n9869_s0 (
    .SUM(n9869_1_SUM),
    .COUT(n9869_3),
    .I0(main_sdram_bankmachine3_rdport_dat_r[20]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[19]),
    .I3(GND),
    .CIN(n9868_3) 
);
defparam n9869_s0.ALU_MODE=3;
  ALU n9870_s0 (
    .SUM(n9870_1_SUM),
    .COUT(n9871_2),
    .I0(main_sdram_bankmachine3_rdport_dat_r[21]),
    .I1(main_sdram_bankmachine3_pipe_valid_source_payload_addr[20]),
    .I3(GND),
    .CIN(n9869_3) 
);
defparam n9870_s0.ALU_MODE=3;
  ALU n11467_s0 (
    .SUM(n11467_1_SUM),
    .COUT(n11467_3),
    .I0(main_tag_port_dat_r[0]),
    .I1(main_adapted_interface_adapted_interface_adr[13]),
    .I3(GND),
    .CIN(GND) 
);
defparam n11467_s0.ALU_MODE=3;
  ALU n11468_s0 (
    .SUM(n11468_1_SUM),
    .COUT(n11468_3),
    .I0(main_tag_port_dat_r[1]),
    .I1(main_adapted_interface_adapted_interface_adr[14]),
    .I3(GND),
    .CIN(n11467_3) 
);
defparam n11468_s0.ALU_MODE=3;
  ALU n11469_s0 (
    .SUM(n11469_1_SUM),
    .COUT(n11469_3),
    .I0(main_tag_port_dat_r[2]),
    .I1(main_adapted_interface_adapted_interface_adr[15]),
    .I3(GND),
    .CIN(n11468_3) 
);
defparam n11469_s0.ALU_MODE=3;
  ALU n11470_s0 (
    .SUM(n11470_1_SUM),
    .COUT(n11470_3),
    .I0(main_tag_port_dat_r[3]),
    .I1(main_adapted_interface_adapted_interface_adr[16]),
    .I3(GND),
    .CIN(n11469_3) 
);
defparam n11470_s0.ALU_MODE=3;
  ALU n11471_s0 (
    .SUM(n11471_1_SUM),
    .COUT(n11471_3),
    .I0(main_tag_port_dat_r[4]),
    .I1(main_adapted_interface_adapted_interface_adr[17]),
    .I3(GND),
    .CIN(n11470_3) 
);
defparam n11471_s0.ALU_MODE=3;
  ALU n11472_s0 (
    .SUM(n11472_1_SUM),
    .COUT(n11472_3),
    .I0(main_tag_port_dat_r[5]),
    .I1(main_adapted_interface_adapted_interface_adr[18]),
    .I3(GND),
    .CIN(n11471_3) 
);
defparam n11472_s0.ALU_MODE=3;
  ALU n11473_s0 (
    .SUM(n11473_1_SUM),
    .COUT(n11473_3),
    .I0(main_tag_port_dat_r[6]),
    .I1(main_adapted_interface_adapted_interface_adr[19]),
    .I3(GND),
    .CIN(n11472_3) 
);
defparam n11473_s0.ALU_MODE=3;
  ALU n11474_s0 (
    .SUM(n11474_1_SUM),
    .COUT(n11474_3),
    .I0(main_tag_port_dat_r[7]),
    .I1(main_adapted_interface_adapted_interface_adr[20]),
    .I3(GND),
    .CIN(n11473_3) 
);
defparam n11474_s0.ALU_MODE=3;
  ALU n11475_s0 (
    .SUM(n11475_1_SUM),
    .COUT(n11475_3),
    .I0(main_tag_port_dat_r[8]),
    .I1(main_adapted_interface_adapted_interface_adr[21]),
    .I3(GND),
    .CIN(n11474_3) 
);
defparam n11475_s0.ALU_MODE=3;
  ALU n11476_s0 (
    .SUM(n11476_1_SUM),
    .COUT(n11476_3),
    .I0(main_tag_port_dat_r[9]),
    .I1(main_adapted_interface_adapted_interface_adr[22]),
    .I3(GND),
    .CIN(n11475_3) 
);
defparam n11476_s0.ALU_MODE=3;
  ALU n11477_s0 (
    .SUM(n11477_1_SUM),
    .COUT(n11477_3),
    .I0(main_tag_port_dat_r[10]),
    .I1(main_adapted_interface_adapted_interface_adr[23]),
    .I3(GND),
    .CIN(n11476_3) 
);
defparam n11477_s0.ALU_MODE=3;
  ALU n11478_s0 (
    .SUM(n11478_1_SUM),
    .COUT(n11478_3),
    .I0(main_tag_port_dat_r[11]),
    .I1(main_adapted_interface_adapted_interface_adr[24]),
    .I3(GND),
    .CIN(n11477_3) 
);
defparam n11478_s0.ALU_MODE=3;
  ALU n11479_s0 (
    .SUM(n11479_1_SUM),
    .COUT(n11479_3),
    .I0(main_tag_port_dat_r[12]),
    .I1(main_adapted_interface_adapted_interface_adr[25]),
    .I3(GND),
    .CIN(n11478_3) 
);
defparam n11479_s0.ALU_MODE=3;
  ALU n11480_s0 (
    .SUM(n11480_1_SUM),
    .COUT(n11480_3),
    .I0(main_tag_port_dat_r[13]),
    .I1(main_adapted_interface_adapted_interface_adr[26]),
    .I3(GND),
    .CIN(n11479_3) 
);
defparam n11480_s0.ALU_MODE=3;
  ALU n11481_s0 (
    .SUM(n11481_1_SUM),
    .COUT(n11481_3),
    .I0(main_tag_port_dat_r[14]),
    .I1(main_adapted_interface_adapted_interface_adr[27]),
    .I3(GND),
    .CIN(n11480_3) 
);
defparam n11481_s0.ALU_MODE=3;
  ALU n11482_s0 (
    .SUM(n11482_1_SUM),
    .COUT(n11482_3),
    .I0(main_tag_port_dat_r[15]),
    .I1(main_adapted_interface_adapted_interface_adr[28]),
    .I3(GND),
    .CIN(n11481_3) 
);
defparam n11482_s0.ALU_MODE=3;
  ALU n11483_s0 (
    .SUM(n11483_1_SUM),
    .COUT(n11483_3),
    .I0(main_tag_port_dat_r[16]),
    .I1(main_adapted_interface_adapted_interface_adr[29]),
    .I3(GND),
    .CIN(n11482_3) 
);
defparam n11483_s0.ALU_MODE=3;
  ALU n11484_s0 (
    .SUM(n11484_1_SUM),
    .COUT(n11484_3),
    .I0(main_tag_port_dat_r[17]),
    .I1(main_adapted_interface_adapted_interface_adr[30]),
    .I3(GND),
    .CIN(n11483_3) 
);
defparam n11484_s0.ALU_MODE=3;
  ALU n11485_s0 (
    .SUM(n11485_1_SUM),
    .COUT(n11485_3),
    .I0(main_tag_port_dat_r[18]),
    .I1(main_adapted_interface_adapted_interface_adr[31]),
    .I3(GND),
    .CIN(n11484_3) 
);
defparam n11485_s0.ALU_MODE=3;
  ALU n13030_s0 (
    .SUM(n13030_1_SUM),
    .COUT(n13030_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl2_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13030_s0.ALU_MODE=3;
  ALU n13031_s0 (
    .SUM(n13031_1_SUM),
    .COUT(n13031_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl2_regs1[1]),
    .I3(GND),
    .CIN(n13030_3) 
);
defparam n13031_s0.ALU_MODE=3;
  ALU n13032_s0 (
    .SUM(n13032_1_SUM),
    .COUT(n13032_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl2_regs1[2]),
    .I3(GND),
    .CIN(n13031_3) 
);
defparam n13032_s0.ALU_MODE=3;
  ALU n13033_s0 (
    .SUM(n13033_1_SUM),
    .COUT(n13033_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl2_regs1[3]),
    .I3(GND),
    .CIN(n13032_3) 
);
defparam n13033_s0.ALU_MODE=3;
  ALU n13034_s0 (
    .SUM(n13034_1_SUM),
    .COUT(n13034_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl2_regs1[4]),
    .I3(GND),
    .CIN(n13033_3) 
);
defparam n13034_s0.ALU_MODE=3;
  ALU n13035_s0 (
    .SUM(n13035_1_SUM),
    .COUT(n13035_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl2_regs1[5]),
    .I3(GND),
    .CIN(n13034_3) 
);
defparam n13035_s0.ALU_MODE=3;
  ALU n13036_s0 (
    .SUM(n13036_1_SUM),
    .COUT(n13036_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl2_regs1[6]),
    .I3(GND),
    .CIN(n13035_3) 
);
defparam n13036_s0.ALU_MODE=3;
  ALU n13037_s0 (
    .SUM(n13037_1_SUM),
    .COUT(n13037_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl2_regs1[7]),
    .I3(GND),
    .CIN(n13036_3) 
);
defparam n13037_s0.ALU_MODE=3;
  ALU n13038_s0 (
    .SUM(n13038_1_SUM),
    .COUT(n13038_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl2_regs1[8]),
    .I3(GND),
    .CIN(n13037_3) 
);
defparam n13038_s0.ALU_MODE=3;
  ALU n13039_s0 (
    .SUM(n13039_1_SUM),
    .COUT(n13039_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl2_regs1[9]),
    .I3(GND),
    .CIN(n13038_3) 
);
defparam n13039_s0.ALU_MODE=3;
  ALU n13040_s0 (
    .SUM(n13040_1_SUM),
    .COUT(n13040_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl2_regs1[10]),
    .I3(GND),
    .CIN(n13039_3) 
);
defparam n13040_s0.ALU_MODE=3;
  ALU n13041_s0 (
    .SUM(n13041_1_SUM),
    .COUT(n13041_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl2_regs1[11]),
    .I3(GND),
    .CIN(n13040_3) 
);
defparam n13041_s0.ALU_MODE=3;
  ALU n13045_s0 (
    .SUM(n13045_1_SUM),
    .COUT(n13045_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl3_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13045_s0.ALU_MODE=3;
  ALU n13046_s0 (
    .SUM(n13046_1_SUM),
    .COUT(n13046_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl3_regs1[1]),
    .I3(GND),
    .CIN(n13045_3) 
);
defparam n13046_s0.ALU_MODE=3;
  ALU n13047_s0 (
    .SUM(n13047_1_SUM),
    .COUT(n13047_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl3_regs1[2]),
    .I3(GND),
    .CIN(n13046_3) 
);
defparam n13047_s0.ALU_MODE=3;
  ALU n13048_s0 (
    .SUM(n13048_1_SUM),
    .COUT(n13048_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl3_regs1[3]),
    .I3(GND),
    .CIN(n13047_3) 
);
defparam n13048_s0.ALU_MODE=3;
  ALU n13049_s0 (
    .SUM(n13049_1_SUM),
    .COUT(n13049_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl3_regs1[4]),
    .I3(GND),
    .CIN(n13048_3) 
);
defparam n13049_s0.ALU_MODE=3;
  ALU n13050_s0 (
    .SUM(n13050_1_SUM),
    .COUT(n13050_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl3_regs1[5]),
    .I3(GND),
    .CIN(n13049_3) 
);
defparam n13050_s0.ALU_MODE=3;
  ALU n13051_s0 (
    .SUM(n13051_1_SUM),
    .COUT(n13051_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl3_regs1[6]),
    .I3(GND),
    .CIN(n13050_3) 
);
defparam n13051_s0.ALU_MODE=3;
  ALU n13052_s0 (
    .SUM(n13052_1_SUM),
    .COUT(n13052_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl3_regs1[7]),
    .I3(GND),
    .CIN(n13051_3) 
);
defparam n13052_s0.ALU_MODE=3;
  ALU n13053_s0 (
    .SUM(n13053_1_SUM),
    .COUT(n13053_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl3_regs1[8]),
    .I3(GND),
    .CIN(n13052_3) 
);
defparam n13053_s0.ALU_MODE=3;
  ALU n13054_s0 (
    .SUM(n13054_1_SUM),
    .COUT(n13054_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl3_regs1[9]),
    .I3(GND),
    .CIN(n13053_3) 
);
defparam n13054_s0.ALU_MODE=3;
  ALU n13055_s0 (
    .SUM(n13055_1_SUM),
    .COUT(n13055_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl3_regs1[10]),
    .I3(GND),
    .CIN(n13054_3) 
);
defparam n13055_s0.ALU_MODE=3;
  ALU n13056_s0 (
    .SUM(n13056_1_SUM),
    .COUT(n13056_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl3_regs1[11]),
    .I3(GND),
    .CIN(n13055_3) 
);
defparam n13056_s0.ALU_MODE=3;
  ALU n13060_s0 (
    .SUM(n13060_1_SUM),
    .COUT(n13060_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl4_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13060_s0.ALU_MODE=3;
  ALU n13061_s0 (
    .SUM(n13061_1_SUM),
    .COUT(n13061_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl4_regs1[1]),
    .I3(GND),
    .CIN(n13060_3) 
);
defparam n13061_s0.ALU_MODE=3;
  ALU n13062_s0 (
    .SUM(n13062_1_SUM),
    .COUT(n13062_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl4_regs1[2]),
    .I3(GND),
    .CIN(n13061_3) 
);
defparam n13062_s0.ALU_MODE=3;
  ALU n13063_s0 (
    .SUM(n13063_1_SUM),
    .COUT(n13063_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl4_regs1[3]),
    .I3(GND),
    .CIN(n13062_3) 
);
defparam n13063_s0.ALU_MODE=3;
  ALU n13064_s0 (
    .SUM(n13064_1_SUM),
    .COUT(n13064_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl4_regs1[4]),
    .I3(GND),
    .CIN(n13063_3) 
);
defparam n13064_s0.ALU_MODE=3;
  ALU n13065_s0 (
    .SUM(n13065_1_SUM),
    .COUT(n13065_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl4_regs1[5]),
    .I3(GND),
    .CIN(n13064_3) 
);
defparam n13065_s0.ALU_MODE=3;
  ALU n13066_s0 (
    .SUM(n13066_1_SUM),
    .COUT(n13066_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl4_regs1[6]),
    .I3(GND),
    .CIN(n13065_3) 
);
defparam n13066_s0.ALU_MODE=3;
  ALU n13067_s0 (
    .SUM(n13067_1_SUM),
    .COUT(n13067_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl4_regs1[7]),
    .I3(GND),
    .CIN(n13066_3) 
);
defparam n13067_s0.ALU_MODE=3;
  ALU n13068_s0 (
    .SUM(n13068_1_SUM),
    .COUT(n13068_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl4_regs1[8]),
    .I3(GND),
    .CIN(n13067_3) 
);
defparam n13068_s0.ALU_MODE=3;
  ALU n13069_s0 (
    .SUM(n13069_1_SUM),
    .COUT(n13069_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl4_regs1[9]),
    .I3(GND),
    .CIN(n13068_3) 
);
defparam n13069_s0.ALU_MODE=3;
  ALU n13070_s0 (
    .SUM(n13070_1_SUM),
    .COUT(n13070_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl4_regs1[10]),
    .I3(GND),
    .CIN(n13069_3) 
);
defparam n13070_s0.ALU_MODE=3;
  ALU n13071_s0 (
    .SUM(n13071_1_SUM),
    .COUT(n13071_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl4_regs1[11]),
    .I3(GND),
    .CIN(n13070_3) 
);
defparam n13071_s0.ALU_MODE=3;
  ALU n13075_s0 (
    .SUM(n13075_1_SUM),
    .COUT(n13075_3),
    .I0(main_vtg_source_payload_hcount[0]),
    .I1(builder_multiregimpl5_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13075_s0.ALU_MODE=3;
  ALU n13076_s0 (
    .SUM(n13076_1_SUM),
    .COUT(n13076_3),
    .I0(main_vtg_source_payload_hcount[1]),
    .I1(builder_multiregimpl5_regs1[1]),
    .I3(GND),
    .CIN(n13075_3) 
);
defparam n13076_s0.ALU_MODE=3;
  ALU n13077_s0 (
    .SUM(n13077_1_SUM),
    .COUT(n13077_3),
    .I0(main_vtg_source_payload_hcount[2]),
    .I1(builder_multiregimpl5_regs1[2]),
    .I3(GND),
    .CIN(n13076_3) 
);
defparam n13077_s0.ALU_MODE=3;
  ALU n13078_s0 (
    .SUM(n13078_1_SUM),
    .COUT(n13078_3),
    .I0(main_vtg_source_payload_hcount[3]),
    .I1(builder_multiregimpl5_regs1[3]),
    .I3(GND),
    .CIN(n13077_3) 
);
defparam n13078_s0.ALU_MODE=3;
  ALU n13079_s0 (
    .SUM(n13079_1_SUM),
    .COUT(n13079_3),
    .I0(main_vtg_source_payload_hcount[4]),
    .I1(builder_multiregimpl5_regs1[4]),
    .I3(GND),
    .CIN(n13078_3) 
);
defparam n13079_s0.ALU_MODE=3;
  ALU n13080_s0 (
    .SUM(n13080_1_SUM),
    .COUT(n13080_3),
    .I0(main_vtg_source_payload_hcount[5]),
    .I1(builder_multiregimpl5_regs1[5]),
    .I3(GND),
    .CIN(n13079_3) 
);
defparam n13080_s0.ALU_MODE=3;
  ALU n13081_s0 (
    .SUM(n13081_1_SUM),
    .COUT(n13081_3),
    .I0(main_vtg_source_payload_hcount[6]),
    .I1(builder_multiregimpl5_regs1[6]),
    .I3(GND),
    .CIN(n13080_3) 
);
defparam n13081_s0.ALU_MODE=3;
  ALU n13082_s0 (
    .SUM(n13082_1_SUM),
    .COUT(n13082_3),
    .I0(main_vtg_source_payload_hcount[7]),
    .I1(builder_multiregimpl5_regs1[7]),
    .I3(GND),
    .CIN(n13081_3) 
);
defparam n13082_s0.ALU_MODE=3;
  ALU n13083_s0 (
    .SUM(n13083_1_SUM),
    .COUT(n13083_3),
    .I0(main_vtg_source_payload_hcount[8]),
    .I1(builder_multiregimpl5_regs1[8]),
    .I3(GND),
    .CIN(n13082_3) 
);
defparam n13083_s0.ALU_MODE=3;
  ALU n13084_s0 (
    .SUM(n13084_1_SUM),
    .COUT(n13084_3),
    .I0(main_vtg_source_payload_hcount[9]),
    .I1(builder_multiregimpl5_regs1[9]),
    .I3(GND),
    .CIN(n13083_3) 
);
defparam n13084_s0.ALU_MODE=3;
  ALU n13085_s0 (
    .SUM(n13085_1_SUM),
    .COUT(n13085_3),
    .I0(main_vtg_source_payload_hcount[10]),
    .I1(builder_multiregimpl5_regs1[10]),
    .I3(GND),
    .CIN(n13084_3) 
);
defparam n13085_s0.ALU_MODE=3;
  ALU n13086_s0 (
    .SUM(n13086_1_SUM),
    .COUT(n13086_3),
    .I0(main_vtg_source_payload_hcount[11]),
    .I1(builder_multiregimpl5_regs1[11]),
    .I3(GND),
    .CIN(n13085_3) 
);
defparam n13086_s0.ALU_MODE=3;
  ALU n13129_s0 (
    .SUM(n13129_1_SUM),
    .COUT(n13129_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl6_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13129_s0.ALU_MODE=3;
  ALU n13130_s0 (
    .SUM(n13130_1_SUM),
    .COUT(n13130_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl6_regs1[1]),
    .I3(GND),
    .CIN(n13129_3) 
);
defparam n13130_s0.ALU_MODE=3;
  ALU n13131_s0 (
    .SUM(n13131_1_SUM),
    .COUT(n13131_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl6_regs1[2]),
    .I3(GND),
    .CIN(n13130_3) 
);
defparam n13131_s0.ALU_MODE=3;
  ALU n13132_s0 (
    .SUM(n13132_1_SUM),
    .COUT(n13132_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl6_regs1[3]),
    .I3(GND),
    .CIN(n13131_3) 
);
defparam n13132_s0.ALU_MODE=3;
  ALU n13133_s0 (
    .SUM(n13133_1_SUM),
    .COUT(n13133_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl6_regs1[4]),
    .I3(GND),
    .CIN(n13132_3) 
);
defparam n13133_s0.ALU_MODE=3;
  ALU n13134_s0 (
    .SUM(n13134_1_SUM),
    .COUT(n13134_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl6_regs1[5]),
    .I3(GND),
    .CIN(n13133_3) 
);
defparam n13134_s0.ALU_MODE=3;
  ALU n13135_s0 (
    .SUM(n13135_1_SUM),
    .COUT(n13135_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl6_regs1[6]),
    .I3(GND),
    .CIN(n13134_3) 
);
defparam n13135_s0.ALU_MODE=3;
  ALU n13136_s0 (
    .SUM(n13136_1_SUM),
    .COUT(n13136_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl6_regs1[7]),
    .I3(GND),
    .CIN(n13135_3) 
);
defparam n13136_s0.ALU_MODE=3;
  ALU n13137_s0 (
    .SUM(n13137_1_SUM),
    .COUT(n13137_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl6_regs1[8]),
    .I3(GND),
    .CIN(n13136_3) 
);
defparam n13137_s0.ALU_MODE=3;
  ALU n13138_s0 (
    .SUM(n13138_1_SUM),
    .COUT(n13138_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl6_regs1[9]),
    .I3(GND),
    .CIN(n13137_3) 
);
defparam n13138_s0.ALU_MODE=3;
  ALU n13139_s0 (
    .SUM(n13139_1_SUM),
    .COUT(n13139_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl6_regs1[10]),
    .I3(GND),
    .CIN(n13138_3) 
);
defparam n13139_s0.ALU_MODE=3;
  ALU n13140_s0 (
    .SUM(n13140_1_SUM),
    .COUT(n13140_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl6_regs1[11]),
    .I3(GND),
    .CIN(n13139_3) 
);
defparam n13140_s0.ALU_MODE=3;
  ALU n13144_s0 (
    .SUM(n13144_1_SUM),
    .COUT(n13144_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl7_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13144_s0.ALU_MODE=3;
  ALU n13145_s0 (
    .SUM(n13145_1_SUM),
    .COUT(n13145_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl7_regs1[1]),
    .I3(GND),
    .CIN(n13144_3) 
);
defparam n13145_s0.ALU_MODE=3;
  ALU n13146_s0 (
    .SUM(n13146_1_SUM),
    .COUT(n13146_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl7_regs1[2]),
    .I3(GND),
    .CIN(n13145_3) 
);
defparam n13146_s0.ALU_MODE=3;
  ALU n13147_s0 (
    .SUM(n13147_1_SUM),
    .COUT(n13147_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl7_regs1[3]),
    .I3(GND),
    .CIN(n13146_3) 
);
defparam n13147_s0.ALU_MODE=3;
  ALU n13148_s0 (
    .SUM(n13148_1_SUM),
    .COUT(n13148_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl7_regs1[4]),
    .I3(GND),
    .CIN(n13147_3) 
);
defparam n13148_s0.ALU_MODE=3;
  ALU n13149_s0 (
    .SUM(n13149_1_SUM),
    .COUT(n13149_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl7_regs1[5]),
    .I3(GND),
    .CIN(n13148_3) 
);
defparam n13149_s0.ALU_MODE=3;
  ALU n13150_s0 (
    .SUM(n13150_1_SUM),
    .COUT(n13150_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl7_regs1[6]),
    .I3(GND),
    .CIN(n13149_3) 
);
defparam n13150_s0.ALU_MODE=3;
  ALU n13151_s0 (
    .SUM(n13151_1_SUM),
    .COUT(n13151_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl7_regs1[7]),
    .I3(GND),
    .CIN(n13150_3) 
);
defparam n13151_s0.ALU_MODE=3;
  ALU n13152_s0 (
    .SUM(n13152_1_SUM),
    .COUT(n13152_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl7_regs1[8]),
    .I3(GND),
    .CIN(n13151_3) 
);
defparam n13152_s0.ALU_MODE=3;
  ALU n13153_s0 (
    .SUM(n13153_1_SUM),
    .COUT(n13153_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl7_regs1[9]),
    .I3(GND),
    .CIN(n13152_3) 
);
defparam n13153_s0.ALU_MODE=3;
  ALU n13154_s0 (
    .SUM(n13154_1_SUM),
    .COUT(n13154_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl7_regs1[10]),
    .I3(GND),
    .CIN(n13153_3) 
);
defparam n13154_s0.ALU_MODE=3;
  ALU n13155_s0 (
    .SUM(n13155_1_SUM),
    .COUT(n13155_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl7_regs1[11]),
    .I3(GND),
    .CIN(n13154_3) 
);
defparam n13155_s0.ALU_MODE=3;
  ALU n13159_s0 (
    .SUM(n13159_1_SUM),
    .COUT(n13159_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl8_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13159_s0.ALU_MODE=3;
  ALU n13160_s0 (
    .SUM(n13160_1_SUM),
    .COUT(n13160_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl8_regs1[1]),
    .I3(GND),
    .CIN(n13159_3) 
);
defparam n13160_s0.ALU_MODE=3;
  ALU n13161_s0 (
    .SUM(n13161_1_SUM),
    .COUT(n13161_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl8_regs1[2]),
    .I3(GND),
    .CIN(n13160_3) 
);
defparam n13161_s0.ALU_MODE=3;
  ALU n13162_s0 (
    .SUM(n13162_1_SUM),
    .COUT(n13162_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl8_regs1[3]),
    .I3(GND),
    .CIN(n13161_3) 
);
defparam n13162_s0.ALU_MODE=3;
  ALU n13163_s0 (
    .SUM(n13163_1_SUM),
    .COUT(n13163_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl8_regs1[4]),
    .I3(GND),
    .CIN(n13162_3) 
);
defparam n13163_s0.ALU_MODE=3;
  ALU n13164_s0 (
    .SUM(n13164_1_SUM),
    .COUT(n13164_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl8_regs1[5]),
    .I3(GND),
    .CIN(n13163_3) 
);
defparam n13164_s0.ALU_MODE=3;
  ALU n13165_s0 (
    .SUM(n13165_1_SUM),
    .COUT(n13165_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl8_regs1[6]),
    .I3(GND),
    .CIN(n13164_3) 
);
defparam n13165_s0.ALU_MODE=3;
  ALU n13166_s0 (
    .SUM(n13166_1_SUM),
    .COUT(n13166_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl8_regs1[7]),
    .I3(GND),
    .CIN(n13165_3) 
);
defparam n13166_s0.ALU_MODE=3;
  ALU n13167_s0 (
    .SUM(n13167_1_SUM),
    .COUT(n13167_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl8_regs1[8]),
    .I3(GND),
    .CIN(n13166_3) 
);
defparam n13167_s0.ALU_MODE=3;
  ALU n13168_s0 (
    .SUM(n13168_1_SUM),
    .COUT(n13168_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl8_regs1[9]),
    .I3(GND),
    .CIN(n13167_3) 
);
defparam n13168_s0.ALU_MODE=3;
  ALU n13169_s0 (
    .SUM(n13169_1_SUM),
    .COUT(n13169_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl8_regs1[10]),
    .I3(GND),
    .CIN(n13168_3) 
);
defparam n13169_s0.ALU_MODE=3;
  ALU n13170_s0 (
    .SUM(n13170_1_SUM),
    .COUT(n13170_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl8_regs1[11]),
    .I3(GND),
    .CIN(n13169_3) 
);
defparam n13170_s0.ALU_MODE=3;
  ALU n13174_s0 (
    .SUM(n13174_1_SUM),
    .COUT(n13174_3),
    .I0(main_vtg_source_payload_vcount[0]),
    .I1(builder_multiregimpl9_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n13174_s0.ALU_MODE=3;
  ALU n13175_s0 (
    .SUM(n13175_1_SUM),
    .COUT(n13175_3),
    .I0(main_vtg_source_payload_vcount[1]),
    .I1(builder_multiregimpl9_regs1[1]),
    .I3(GND),
    .CIN(n13174_3) 
);
defparam n13175_s0.ALU_MODE=3;
  ALU n13176_s0 (
    .SUM(n13176_1_SUM),
    .COUT(n13176_3),
    .I0(main_vtg_source_payload_vcount[2]),
    .I1(builder_multiregimpl9_regs1[2]),
    .I3(GND),
    .CIN(n13175_3) 
);
defparam n13176_s0.ALU_MODE=3;
  ALU n13177_s0 (
    .SUM(n13177_1_SUM),
    .COUT(n13177_3),
    .I0(main_vtg_source_payload_vcount[3]),
    .I1(builder_multiregimpl9_regs1[3]),
    .I3(GND),
    .CIN(n13176_3) 
);
defparam n13177_s0.ALU_MODE=3;
  ALU n13178_s0 (
    .SUM(n13178_1_SUM),
    .COUT(n13178_3),
    .I0(main_vtg_source_payload_vcount[4]),
    .I1(builder_multiregimpl9_regs1[4]),
    .I3(GND),
    .CIN(n13177_3) 
);
defparam n13178_s0.ALU_MODE=3;
  ALU n13179_s0 (
    .SUM(n13179_1_SUM),
    .COUT(n13179_3),
    .I0(main_vtg_source_payload_vcount[5]),
    .I1(builder_multiregimpl9_regs1[5]),
    .I3(GND),
    .CIN(n13178_3) 
);
defparam n13179_s0.ALU_MODE=3;
  ALU n13180_s0 (
    .SUM(n13180_1_SUM),
    .COUT(n13180_3),
    .I0(main_vtg_source_payload_vcount[6]),
    .I1(builder_multiregimpl9_regs1[6]),
    .I3(GND),
    .CIN(n13179_3) 
);
defparam n13180_s0.ALU_MODE=3;
  ALU n13181_s0 (
    .SUM(n13181_1_SUM),
    .COUT(n13181_3),
    .I0(main_vtg_source_payload_vcount[7]),
    .I1(builder_multiregimpl9_regs1[7]),
    .I3(GND),
    .CIN(n13180_3) 
);
defparam n13181_s0.ALU_MODE=3;
  ALU n13182_s0 (
    .SUM(n13182_1_SUM),
    .COUT(n13182_3),
    .I0(main_vtg_source_payload_vcount[8]),
    .I1(builder_multiregimpl9_regs1[8]),
    .I3(GND),
    .CIN(n13181_3) 
);
defparam n13182_s0.ALU_MODE=3;
  ALU n13183_s0 (
    .SUM(n13183_1_SUM),
    .COUT(n13183_3),
    .I0(main_vtg_source_payload_vcount[9]),
    .I1(builder_multiregimpl9_regs1[9]),
    .I3(GND),
    .CIN(n13182_3) 
);
defparam n13183_s0.ALU_MODE=3;
  ALU n13184_s0 (
    .SUM(n13184_1_SUM),
    .COUT(n13184_3),
    .I0(main_vtg_source_payload_vcount[10]),
    .I1(builder_multiregimpl9_regs1[10]),
    .I3(GND),
    .CIN(n13183_3) 
);
defparam n13184_s0.ALU_MODE=3;
  ALU n13185_s0 (
    .SUM(n13185_1_SUM),
    .COUT(n13185_3),
    .I0(main_vtg_source_payload_vcount[11]),
    .I1(builder_multiregimpl9_regs1[11]),
    .I3(GND),
    .CIN(n13184_3) 
);
defparam n13185_s0.ALU_MODE=3;
  ALU n14435_s0 (
    .SUM(n14435_1_SUM),
    .COUT(n14435_3),
    .I0(main_vfb_cdc_cdc_graycounter1_q[0]),
    .I1(builder_multiregimpl10_regs1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14435_s0.ALU_MODE=3;
  ALU n14436_s0 (
    .SUM(n14436_1_SUM),
    .COUT(n14436_3),
    .I0(main_vfb_cdc_cdc_graycounter1_q[1]),
    .I1(builder_multiregimpl10_regs1[1]),
    .I3(GND),
    .CIN(n14435_3) 
);
defparam n14436_s0.ALU_MODE=3;
  ALU n14437_s0 (
    .SUM(n14437_1_SUM),
    .COUT(main_vfb_cdc_cdc_asyncfifo_readable),
    .I0(main_vfb_cdc_cdc_graycounter1_q[2]),
    .I1(builder_multiregimpl10_regs1[2]),
    .I3(GND),
    .CIN(n14436_3) 
);
defparam n14437_s0.ALU_MODE=3;
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_12_s0 (
    .O(main_full_rate_phy_dfi_p0_address[12]),
    .I0(main_sdram_master_p0_address_12_2),
    .I1(main_sdram_master_p1_address_12_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_11_s0 (
    .O(main_full_rate_phy_dfi_p0_address[11]),
    .I0(main_sdram_master_p0_address_11_2),
    .I1(main_sdram_master_p1_address_11_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_10_s0 (
    .O(main_full_rate_phy_dfi_p0_address[10]),
    .I0(main_sdram_master_p0_address_10_2),
    .I1(main_sdram_master_p1_address_10_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_9_s0 (
    .O(main_full_rate_phy_dfi_p0_address[9]),
    .I0(main_sdram_master_p0_address_9_2),
    .I1(main_sdram_master_p1_address_9_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_8_s0 (
    .O(main_full_rate_phy_dfi_p0_address[8]),
    .I0(main_sdram_master_p0_address_8_2),
    .I1(main_sdram_master_p1_address_8_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_7_s0 (
    .O(main_full_rate_phy_dfi_p0_address[7]),
    .I0(main_sdram_master_p0_address_7_2),
    .I1(main_sdram_master_p1_address_7_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_6_s0 (
    .O(main_full_rate_phy_dfi_p0_address[6]),
    .I0(main_sdram_master_p0_address_6_2),
    .I1(main_sdram_master_p1_address_6_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_5_s0 (
    .O(main_full_rate_phy_dfi_p0_address[5]),
    .I0(main_sdram_master_p0_address_5_2),
    .I1(main_sdram_master_p1_address_5_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_4_s0 (
    .O(main_full_rate_phy_dfi_p0_address[4]),
    .I0(main_sdram_master_p0_address_4_2),
    .I1(main_sdram_master_p1_address_4_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_3_s0 (
    .O(main_full_rate_phy_dfi_p0_address[3]),
    .I0(main_sdram_master_p0_address_3_2),
    .I1(main_sdram_master_p1_address_3_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_2_s0 (
    .O(main_full_rate_phy_dfi_p0_address[2]),
    .I0(main_sdram_master_p0_address_2_2),
    .I1(main_sdram_master_p1_address_2_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_1_s0 (
    .O(main_full_rate_phy_dfi_p0_address[1]),
    .I0(main_sdram_master_p0_address_1_2),
    .I1(main_sdram_master_p1_address_1_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_address_0_s0 (
    .O(main_full_rate_phy_dfi_p0_address[0]),
    .I0(main_sdram_master_p0_address_0_2),
    .I1(main_sdram_master_p1_address_0_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_bank_1_s0 (
    .O(main_full_rate_phy_dfi_p0_bank[1]),
    .I0(main_sdram_master_p0_bank_1_2),
    .I1(main_sdram_master_p1_bank_1_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 main_full_rate_phy_dfi_p0_bank_0_s0 (
    .O(main_full_rate_phy_dfi_p0_bank[0]),
    .I0(main_sdram_master_p0_bank_0_2),
    .I1(main_sdram_master_p1_bank_0_2),
    .S0(main_phase_sel) 
);
  MUX2_LUT5 builder_sync_f_self_s30 (
    .O(builder_sync_f_self_35),
    .I0(builder_sync_f_self_30),
    .I1(builder_sync_f_self_31),
    .S0(mosi_sel[1]) 
);
  MUX2_LUT5 builder_sync_f_self_s31 (
    .O(builder_sync_f_self_37),
    .I0(builder_sync_f_self_32),
    .I1(builder_sync_f_self_33),
    .S0(mosi_sel[1]) 
);
  MUX2_LUT6 builder_sync_f_self_s29 (
    .O(builder_sync_f_self),
    .I0(builder_sync_f_self_35),
    .I1(builder_sync_f_self_37),
    .S0(mosi_sel[2]) 
);
  MUX2_LUT6 n22133_s3 (
    .O(n22133_7),
    .I0(n22133_9),
    .I1(n22133_11),
    .S0(main_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n22133_s6 (
    .O(n22133_9),
    .I0(n22113_5),
    .I1(n22119_5),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n22133_s7 (
    .O(n22133_11),
    .I0(n22125_5),
    .I1(n22131_6),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT6 n22134_s3 (
    .O(n22134_7),
    .I0(n22134_9),
    .I1(n22134_11),
    .S0(main_sdram_choose_cmd_grant[1]) 
);
  MUX2_LUT5 n22134_s6 (
    .O(n22134_9),
    .I0(n22114_5),
    .I1(n22120_6),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT5 n22134_s7 (
    .O(n22134_11),
    .I0(n22126_5),
    .I1(n22132_6),
    .S0(main_sdram_choose_cmd_grant[0]) 
);
  MUX2_LUT6 n22161_s3 (
    .O(n22161_7),
    .I0(n22161_9),
    .I1(n22161_11),
    .S0(main_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n22161_s6 (
    .O(n22161_9),
    .I0(n22141_5),
    .I1(n22147_8),
    .S0(main_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n22161_s7 (
    .O(n22161_11),
    .I0(n22153_7),
    .I1(n22159_6),
    .S0(main_sdram_choose_req_grant[0]) 
);
  MUX2_LUT6 n22162_s3 (
    .O(n22162_7),
    .I0(n22162_9),
    .I1(n22162_11),
    .S0(main_sdram_choose_req_grant[1]) 
);
  MUX2_LUT5 n22162_s6 (
    .O(n22162_9),
    .I0(n22142_5),
    .I1(n22148_6),
    .S0(main_sdram_choose_req_grant[0]) 
);
  MUX2_LUT5 n22162_s7 (
    .O(n22162_11),
    .I0(n22154_5),
    .I1(n22160_6),
    .S0(main_sdram_choose_req_grant[0]) 
);
  INV main_vfb_litedramdmareader_reset_s2 (
    .O(main_vfb_litedramdmareader_reset_6),
    .I(main_vfb_litedramdmareader_enable_storage) 
);
  INV n30600_s2 (
    .O(n30600_6),
    .I(main_locked) 
);
  INV n30664_s2 (
    .O(n30664_6),
    .I(main_vtg_source_payload_hsync) 
);
  INV n30666_s2 (
    .O(n30666_6),
    .I(main_vtg_source_payload_vsync) 
);
  INV n21298_s2 (
    .O(n21298_5),
    .I(main_leds_chaser[5]) 
);
  INV n28869_s2 (
    .O(n28869_5),
    .I(main_phase_sel) 
);
  INV main_socbushandler_interface0_adapted_interface_dat_r_31_s9 (
    .O(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .I(builder_wishbone2axi0_state[1]) 
);
  INV main_socbushandler_interface1_adapted_interface_dat_r_31_s12 (
    .O(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .I(builder_wishbone2axi1_state[1]) 
);
  INV n22303_s3 (
    .O(n22303_7),
    .I(main_wishbone_bridge_rdata_converter_converter_demux[0]) 
);
  INV builder_basesoc_litedramnativeportconverter_next_state_s3 (
    .O(builder_basesoc_litedramnativeportconverter_next_state_7),
    .I(builder_basesoc_litedramnativeportconverter_state) 
);
  INV n20112_s3 (
    .O(n20112_7),
    .I(builder_rr_write_grant) 
);
  INV n20116_s3 (
    .O(n20116_7),
    .I(builder_rr_read_grant) 
);
  INV n20787_s5 (
    .O(n20787_10),
    .I(main_rx_phase[2]) 
);
  INV n14515_s5 (
    .O(n14515_9),
    .I(main_vfb_cdc_cdc_graycounter0_q_binary[0]) 
);
  INV main_vfb_dma_res_fifo_consume_0_s14 (
    .O(main_vfb_dma_res_fifo_consume_0_22),
    .I(sys_rst) 
);
  INV builder_basesoc_spimaster_next_state_0_s7 (
    .O(builder_basesoc_spimaster_next_state_0_13),
    .I(builder_basesoc_spimaster_state[0]) 
);
  INV n20523_s2 (
    .O(n20523_6),
    .I(main_bus_errors[0]) 
);
  INV n20848_s2 (
    .O(n20848_6),
    .I(main_uart_tx_fifo_produce[0]) 
);
  INV n20857_s2 (
    .O(n20857_6),
    .I(main_uart_tx_fifo_consume[0]) 
);
  INV n20898_s2 (
    .O(n20898_6),
    .I(main_uart_rx_fifo_produce[0]) 
);
  INV n20907_s2 (
    .O(n20907_6),
    .I(main_uart_rx_fifo_consume[0]) 
);
  INV n21576_s2 (
    .O(n21576_6),
    .I(main_sdram_bankmachine0_produce[0]) 
);
  INV n21709_s2 (
    .O(n21709_6),
    .I(main_sdram_bankmachine1_produce[0]) 
);
  INV n21842_s2 (
    .O(n21842_6),
    .I(main_sdram_bankmachine2_produce[0]) 
);
  INV n21982_s2 (
    .O(n21982_6),
    .I(main_sdram_bankmachine3_consume[0]) 
);
  INV n22597_s2 (
    .O(n22597_6),
    .I(main_vfb_dma_res_fifo_produce[0]) 
);
  INV n22766_s2 (
    .O(n22766_6),
    .I(main_vfb_dma_fifo_consume[0]) 
);
  INV n22924_s2 (
    .O(n22924_6),
    .I(clk_divider1[0]) 
);
  INV n19103_s2 (
    .O(n19103_7),
    .I(main_por_count[0]) 
);
  INV n21486_s2 (
    .O(n21486_7),
    .I(main_sdram_timer_count1[0]) 
);
  INV n13186_s1 (
    .O(n13186_5),
    .I(n13185_3) 
);
  INV main_tx_count_rs232phytx_next_value0_3_s6 (
    .O(main_tx_count_rs232phytx_next_value0_3_12),
    .I(builder_basesoc_rs232phytx_state) 
);
  INV main_rx_count_rs232phyrx_next_value0_3_s5 (
    .O(main_rx_count_rs232phyrx_next_value0_3_10),
    .I(builder_basesoc_rs232phyrx_state) 
);
  VexRiscv VexRiscv (
    .main_clkout0(main_clkout0),
    .n30131_5(n30131_5),
    .main_cpu_reset(main_cpu_reset),
    .sys_rst(sys_rst),
    .main_watchdog_enable_storage(main_watchdog_enable_storage),
    .main_timer_enable_storage(main_timer_enable_storage),
    .n7557_3(n7557_3),
    .n7556_3(n7556_3),
    .main_socbushandler_interface0_adapted_interface_dat_r_31_15(main_socbushandler_interface0_adapted_interface_dat_r_31_15),
    .main_socbushandler_interface0_adapted_interface_dat_r_31_16(main_socbushandler_interface0_adapted_interface_dat_r_31_16),
    .main_socbushandler_interface0_adapted_interface_dat_r_30_13(main_socbushandler_interface0_adapted_interface_dat_r_30_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_29_13(main_socbushandler_interface0_adapted_interface_dat_r_29_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_28_13(main_socbushandler_interface0_adapted_interface_dat_r_28_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_27_13(main_socbushandler_interface0_adapted_interface_dat_r_27_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_26_13(main_socbushandler_interface0_adapted_interface_dat_r_26_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_25_13(main_socbushandler_interface0_adapted_interface_dat_r_25_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_24_13(main_socbushandler_interface0_adapted_interface_dat_r_24_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_23_13(main_socbushandler_interface0_adapted_interface_dat_r_23_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_22_13(main_socbushandler_interface0_adapted_interface_dat_r_22_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_21_13(main_socbushandler_interface0_adapted_interface_dat_r_21_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_20_13(main_socbushandler_interface0_adapted_interface_dat_r_20_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_19_13(main_socbushandler_interface0_adapted_interface_dat_r_19_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_18_13(main_socbushandler_interface0_adapted_interface_dat_r_18_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_17_13(main_socbushandler_interface0_adapted_interface_dat_r_17_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_16_13(main_socbushandler_interface0_adapted_interface_dat_r_16_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_15_13(main_socbushandler_interface0_adapted_interface_dat_r_15_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_14_13(main_socbushandler_interface0_adapted_interface_dat_r_14_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_13_13(main_socbushandler_interface0_adapted_interface_dat_r_13_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_12_13(main_socbushandler_interface0_adapted_interface_dat_r_12_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_11_13(main_socbushandler_interface0_adapted_interface_dat_r_11_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_10_13(main_socbushandler_interface0_adapted_interface_dat_r_10_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_9_13(main_socbushandler_interface0_adapted_interface_dat_r_9_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_8_13(main_socbushandler_interface0_adapted_interface_dat_r_8_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_7_13(main_socbushandler_interface0_adapted_interface_dat_r_7_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_6_13(main_socbushandler_interface0_adapted_interface_dat_r_6_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_5_13(main_socbushandler_interface0_adapted_interface_dat_r_5_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_4_13(main_socbushandler_interface0_adapted_interface_dat_r_4_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_3_13(main_socbushandler_interface0_adapted_interface_dat_r_3_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_2_13(main_socbushandler_interface0_adapted_interface_dat_r_2_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_1_13(main_socbushandler_interface0_adapted_interface_dat_r_1_13),
    .main_socbushandler_interface0_adapted_interface_dat_r_0_13(main_socbushandler_interface0_adapted_interface_dat_r_0_13),
    .main_socbushandler_interface1_adapted_interface_dat_r_31_18(main_socbushandler_interface1_adapted_interface_dat_r_31_18),
    .main_socbushandler_interface1_adapted_interface_dat_r_31_19(main_socbushandler_interface1_adapted_interface_dat_r_31_19),
    .main_socbushandler_interface1_adapted_interface_dat_r_30_16(main_socbushandler_interface1_adapted_interface_dat_r_30_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_29_16(main_socbushandler_interface1_adapted_interface_dat_r_29_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_28_16(main_socbushandler_interface1_adapted_interface_dat_r_28_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_27_16(main_socbushandler_interface1_adapted_interface_dat_r_27_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_26_16(main_socbushandler_interface1_adapted_interface_dat_r_26_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_25_16(main_socbushandler_interface1_adapted_interface_dat_r_25_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_24_16(main_socbushandler_interface1_adapted_interface_dat_r_24_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_23_16(main_socbushandler_interface1_adapted_interface_dat_r_23_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_22_16(main_socbushandler_interface1_adapted_interface_dat_r_22_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_21_16(main_socbushandler_interface1_adapted_interface_dat_r_21_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_20_16(main_socbushandler_interface1_adapted_interface_dat_r_20_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_19_16(main_socbushandler_interface1_adapted_interface_dat_r_19_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_18_16(main_socbushandler_interface1_adapted_interface_dat_r_18_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_17_16(main_socbushandler_interface1_adapted_interface_dat_r_17_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_16_16(main_socbushandler_interface1_adapted_interface_dat_r_16_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_15_16(main_socbushandler_interface1_adapted_interface_dat_r_15_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_14_16(main_socbushandler_interface1_adapted_interface_dat_r_14_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_13_16(main_socbushandler_interface1_adapted_interface_dat_r_13_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_12_16(main_socbushandler_interface1_adapted_interface_dat_r_12_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_11_16(main_socbushandler_interface1_adapted_interface_dat_r_11_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_10_16(main_socbushandler_interface1_adapted_interface_dat_r_10_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_9_16(main_socbushandler_interface1_adapted_interface_dat_r_9_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_8_16(main_socbushandler_interface1_adapted_interface_dat_r_8_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_7_16(main_socbushandler_interface1_adapted_interface_dat_r_7_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_6_16(main_socbushandler_interface1_adapted_interface_dat_r_6_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_5_16(main_socbushandler_interface1_adapted_interface_dat_r_5_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_4_16(main_socbushandler_interface1_adapted_interface_dat_r_4_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_3_16(main_socbushandler_interface1_adapted_interface_dat_r_3_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_2_16(main_socbushandler_interface1_adapted_interface_dat_r_2_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_1_16(main_socbushandler_interface1_adapted_interface_dat_r_1_16),
    .main_socbushandler_interface1_adapted_interface_dat_r_0_19(main_socbushandler_interface1_adapted_interface_dat_r_0_19),
    .builder_fsm0_state(builder_fsm0_state),
    .builder_wr_lock_counter_7_14(builder_wr_lock_counter_7_14),
    .builder_wishbone2axi0_next_state_1_23(builder_wishbone2axi0_next_state_1_23),
    .main_socbushandler_interface1_adapted_interface_dat_r_0_13(main_socbushandler_interface1_adapted_interface_dat_r_0_13),
    .builder_axi2axilite0_next_state_0_13(builder_axi2axilite0_next_state_0_13),
    .main_basesoc_ram_bus_r_valid(main_basesoc_ram_bus_r_valid),
    .main_basesoc_socbushandler_pipe_valid_sink_ready_13(main_basesoc_socbushandler_pipe_valid_sink_ready_13),
    .builder_fsm1_state(builder_fsm1_state),
    .builder_wishbone2axi0_next_state_0_14(builder_wishbone2axi0_next_state_0_14),
    .builder_axilite2wishbone_next_state_1_20(builder_axilite2wishbone_next_state_1_20),
    .builder_axilite2wishbone_next_state_1_28(builder_axilite2wishbone_next_state_1_28),
    .builder_axilite2wishbone_next_state_2_17(builder_axilite2wishbone_next_state_2_17),
    .builder_axilite2wishbone_next_state_1_18(builder_axilite2wishbone_next_state_1_18),
    .main_reset_re(main_reset_re),
    .main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15(main_socbushandler_last_ar_aw_n_axi2axilite1_next_value1_15),
    .main_ram_bus_r_valid(main_ram_bus_r_valid),
    .main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14(main_socbushandler_wishbone2axi1_data_done_wishbone2axi1_next_value1_14),
    .main_socbushandler_wishbone2axi1_cmd_done(main_socbushandler_wishbone2axi1_cmd_done),
    .main_socbushandler_wishbone2axi1_data_done(main_socbushandler_wishbone2axi1_data_done),
    .builder_basesoc_socbushandler_pipe_valid_sink_ready_10(builder_basesoc_socbushandler_pipe_valid_sink_ready_10),
    .builder_slave_sel_dec1_1_6(builder_slave_sel_dec1_1_6),
    .builder_basesoc_socbushandler_pipe_valid_sink_ready_26(builder_basesoc_socbushandler_pipe_valid_sink_ready_26),
    .builder_basesoc_socbushandler_pipe_valid_sink_ready_18(builder_basesoc_socbushandler_pipe_valid_sink_ready_18),
    .main_watchdog_wdt_pending(main_watchdog_wdt_pending),
    .main_timer_zero_pending(main_timer_zero_pending),
    .builder_wishbone2axi0_state(builder_wishbone2axi0_state[1:0]),
    .builder_wishbone2axi1_state(builder_wishbone2axi1_state[1:0]),
    .main_reset_storage(main_reset_storage[1:0]),
    .builder_axi2axilite1_state(builder_axi2axilite1_state[1:0]),
    .main_cpu_dbus_stb(main_cpu_dbus_stb),
    .main_cpu_dbus_we(main_cpu_dbus_we),
    .iBus_cmd_ready_4(iBus_cmd_ready_4),
    .n26400_4(n26400_4),
    .n19396_8(n19396_8),
    .iBus_cmd_ready_9(iBus_cmd_ready_9),
    .iBus_cmd_ready_11(iBus_cmd_ready_11),
    .iBus_cmd_ready_13(iBus_cmd_ready_13),
    .iBus_cmd_ready_15(iBus_cmd_ready_15),
    .main_cpu_ibus_adr(main_cpu_ibus_adr[2:0]),
    ._zz_dBusWishbone_ADR(_zz_dBusWishbone_ADR[2:0]),
    .main_cpu_dbus_adr(main_cpu_dbus_adr[29:3]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4:2]),
    .main_cpu_dbus_dat_w(main_cpu_dbus_dat_w[31:0]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]),
    .lineLoader_address(lineLoader_address[31:5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* sipeed_tang_mega_138k_pro */
