<?xml version="1.0" encoding="UTF-8"?><altera_monitor_program_project version="1.0">
    <architecture>Nios II</architecture>
    <system>
        <system_info filepath="true">D:/intel/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/nios_system.sopcinfo</system_info>
        <system_sof filepath="true">D:/intel/University_Program/Computer_Systems/DE2-115/DE2-115_Media_Computer/verilog/DE2_115_Media_Computer.sof</system_sof>
        <system_jdi filepath="true"/>
        <cable>null</cable>
        <processor>Nios2</processor>
        <reset_processor_during_load>false</reset_processor_during_load>
        <terminal>JTAG_UART</terminal>
    </system>
    <program>
        <type>C Program</type>
        <source_files>
            <source_file filepath="true">Main.h</source_file>
            <source_file filepath="true">Image.h</source_file>
            <source_file filepath="true">OCR.h</source_file>
            <source_file filepath="true">ReferenceImage.h</source_file>
            <source_file filepath="true">SubImage.h</source_file>
            <source_file filepath="true">stepper.h</source_file>
            <source_file filepath="true">sudoku.h</source_file>
            <source_file filepath="true">typedefs.h</source_file>
        </source_files>
        <options>
            <compiler_flags>-g -O0 -ffunction-sections -fverbose-asm -fno-inline -mno-cache-volatile</compiler_flags>
            <emulate_unimpl_instructions>true</emulate_unimpl_instructions>
            <use_small_c_library>false</use_small_c_library>
        </options>
        <linker_sections>
            <linker_section name=".text">
                <memory_device>SDRAM.s1</memory_device>
                <base_address>0x00000000</base_address>
                <end_address>0x07FFFFFF</end_address>
                <required_section/>
            </linker_section>
        </linker_sections>
    </program>
</altera_monitor_program_project>
