{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586808604835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586808604841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 13:10:04 2020 " "Processing started: Mon Apr 13 13:10:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586808604841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808604841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip " "Command: quartus_map --read_settings_files=on --write_settings_files=off channelStrip -c channelStrip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808604841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586808605619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586808605619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing/phase/phase.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing/phase/phase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase " "Found entity 1: phase" {  } { { "processing/phase/phase.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/phase/phase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing/outputgain/outputgain.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing/outputgain/outputgain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputGain " "Found entity 1: outputGain" {  } { { "processing/outputGain/outputGain.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing/mute/mute.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing/mute/mute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mute " "Found entity 1: mute" {  } { { "processing/mute/mute.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/mute/mute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing/lowpass/lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing/lowpass/lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lowpass " "Found entity 1: lowpass" {  } { { "processing/lowpass/lowpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/lowpass/lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing/highpass/highpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file processing/highpass/highpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highpass " "Found entity 1: highpass" {  } { { "processing/highpass/highpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/highpass/highpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/kpdecode/kpdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/kpdecode/kpdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kpdecode " "Found entity 1: kpdecode" {  } { { "peripherals/kpdecode/kpdecode.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/kpdecode/kpdecode.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/encodebutton/encodebutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/encodebutton/encodebutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encodeButton " "Found entity 1: encodeButton" {  } { { "peripherals/encodeButton/encodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/encodeButton/encodeButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/displaymux/displaymux.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/displaymux/displaymux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "peripherals/displayMux/displayMux.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/displayMux/displayMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decodebutton/decodebutton.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decodebutton/decodebutton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeButton " "Found entity 1: decodeButton" {  } { { "peripherals/decodeButton/decodeButton.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decodeButton/decodeButton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decode7/decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decode7/decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "peripherals/decode7/decode7.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/decode2/decode2.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/decode2/decode2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode2 " "Found entity 1: decode2" {  } { { "peripherals/decode2/decode2.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode2/decode2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613197 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colseq.sv(12) " "Verilog HDL information at colseq.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "peripherals/colseq/colseq.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1586808613200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/colseq/colseq.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/colseq/colseq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colseq " "Found entity 1: colseq" {  } { { "peripherals/colseq/colseq.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/colseq/colseq.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputs/outputlevel/outputlevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file outputs/outputlevel/outputlevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputLevel " "Found entity 1: outputLevel" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputs/sinewavegen/sinewavegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file inputs/sinewavegen/sinewavegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sineWaveGen " "Found entity 1: sineWaveGen" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks/clkdivider/clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocks/clkdivider/clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clocks/clkDivider/clkDivider.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/clocks/clkDivider/clkDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel/channelstrip.sv 2 2 " "Found 2 design units, including 2 entities, in source file toplevel/channelstrip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channelStrip " "Found entity 1: channelStrip" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613221 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "channelStrip " "Elaborating entity \"channelStrip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586808613512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineWaveGen sineWaveGen:sineWaveGen_0 " "Elaborating entity \"sineWaveGen\" for hierarchy \"sineWaveGen:sineWaveGen_0\"" {  } { { "topLevel/channelStrip.sv" "sineWaveGen_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sineWaveGen.sv(24) " "Verilog HDL assignment warning at sineWaveGen.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(43) " "Verilog HDL assignment warning at sineWaveGen.sv(43): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(47) " "Verilog HDL assignment warning at sineWaveGen.sv(47): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(51) " "Verilog HDL assignment warning at sineWaveGen.sv(51): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(55) " "Verilog HDL assignment warning at sineWaveGen.sv(55): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(59) " "Verilog HDL assignment warning at sineWaveGen.sv(59): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(63) " "Verilog HDL assignment warning at sineWaveGen.sv(63): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(67) " "Verilog HDL assignment warning at sineWaveGen.sv(67): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(71) " "Verilog HDL assignment warning at sineWaveGen.sv(71): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(75) " "Verilog HDL assignment warning at sineWaveGen.sv(75): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(79) " "Verilog HDL assignment warning at sineWaveGen.sv(79): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(83) " "Verilog HDL assignment warning at sineWaveGen.sv(83): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(87) " "Verilog HDL assignment warning at sineWaveGen.sv(87): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(91) " "Verilog HDL assignment warning at sineWaveGen.sv(91): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(95) " "Verilog HDL assignment warning at sineWaveGen.sv(95): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(99) " "Verilog HDL assignment warning at sineWaveGen.sv(99): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(103) " "Verilog HDL assignment warning at sineWaveGen.sv(103): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(107) " "Verilog HDL assignment warning at sineWaveGen.sv(107): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(111) " "Verilog HDL assignment warning at sineWaveGen.sv(111): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(115) " "Verilog HDL assignment warning at sineWaveGen.sv(115): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613578 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(119) " "Verilog HDL assignment warning at sineWaveGen.sv(119): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(123) " "Verilog HDL assignment warning at sineWaveGen.sv(123): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(127) " "Verilog HDL assignment warning at sineWaveGen.sv(127): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(131) " "Verilog HDL assignment warning at sineWaveGen.sv(131): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(135) " "Verilog HDL assignment warning at sineWaveGen.sv(135): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(139) " "Verilog HDL assignment warning at sineWaveGen.sv(139): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(143) " "Verilog HDL assignment warning at sineWaveGen.sv(143): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(147) " "Verilog HDL assignment warning at sineWaveGen.sv(147): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(151) " "Verilog HDL assignment warning at sineWaveGen.sv(151): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(155) " "Verilog HDL assignment warning at sineWaveGen.sv(155): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(159) " "Verilog HDL assignment warning at sineWaveGen.sv(159): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(163) " "Verilog HDL assignment warning at sineWaveGen.sv(163): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(167) " "Verilog HDL assignment warning at sineWaveGen.sv(167): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(171) " "Verilog HDL assignment warning at sineWaveGen.sv(171): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(175) " "Verilog HDL assignment warning at sineWaveGen.sv(175): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(179) " "Verilog HDL assignment warning at sineWaveGen.sv(179): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(183) " "Verilog HDL assignment warning at sineWaveGen.sv(183): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(187) " "Verilog HDL assignment warning at sineWaveGen.sv(187): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(191) " "Verilog HDL assignment warning at sineWaveGen.sv(191): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(195) " "Verilog HDL assignment warning at sineWaveGen.sv(195): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(199) " "Verilog HDL assignment warning at sineWaveGen.sv(199): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(203) " "Verilog HDL assignment warning at sineWaveGen.sv(203): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(207) " "Verilog HDL assignment warning at sineWaveGen.sv(207): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(211) " "Verilog HDL assignment warning at sineWaveGen.sv(211): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(215) " "Verilog HDL assignment warning at sineWaveGen.sv(215): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(219) " "Verilog HDL assignment warning at sineWaveGen.sv(219): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(223) " "Verilog HDL assignment warning at sineWaveGen.sv(223): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(227) " "Verilog HDL assignment warning at sineWaveGen.sv(227): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(231) " "Verilog HDL assignment warning at sineWaveGen.sv(231): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613579 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(235) " "Verilog HDL assignment warning at sineWaveGen.sv(235): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(239) " "Verilog HDL assignment warning at sineWaveGen.sv(239): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(243) " "Verilog HDL assignment warning at sineWaveGen.sv(243): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(247) " "Verilog HDL assignment warning at sineWaveGen.sv(247): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(251) " "Verilog HDL assignment warning at sineWaveGen.sv(251): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(255) " "Verilog HDL assignment warning at sineWaveGen.sv(255): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(259) " "Verilog HDL assignment warning at sineWaveGen.sv(259): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(263) " "Verilog HDL assignment warning at sineWaveGen.sv(263): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(267) " "Verilog HDL assignment warning at sineWaveGen.sv(267): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(271) " "Verilog HDL assignment warning at sineWaveGen.sv(271): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(275) " "Verilog HDL assignment warning at sineWaveGen.sv(275): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(279) " "Verilog HDL assignment warning at sineWaveGen.sv(279): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(283) " "Verilog HDL assignment warning at sineWaveGen.sv(283): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(287) " "Verilog HDL assignment warning at sineWaveGen.sv(287): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(291) " "Verilog HDL assignment warning at sineWaveGen.sv(291): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(295) " "Verilog HDL assignment warning at sineWaveGen.sv(295): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(299) " "Verilog HDL assignment warning at sineWaveGen.sv(299): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(303) " "Verilog HDL assignment warning at sineWaveGen.sv(303): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(307) " "Verilog HDL assignment warning at sineWaveGen.sv(307): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(311) " "Verilog HDL assignment warning at sineWaveGen.sv(311): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(315) " "Verilog HDL assignment warning at sineWaveGen.sv(315): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(319) " "Verilog HDL assignment warning at sineWaveGen.sv(319): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(323) " "Verilog HDL assignment warning at sineWaveGen.sv(323): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(327) " "Verilog HDL assignment warning at sineWaveGen.sv(327): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(331) " "Verilog HDL assignment warning at sineWaveGen.sv(331): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(335) " "Verilog HDL assignment warning at sineWaveGen.sv(335): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(339) " "Verilog HDL assignment warning at sineWaveGen.sv(339): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(343) " "Verilog HDL assignment warning at sineWaveGen.sv(343): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(347) " "Verilog HDL assignment warning at sineWaveGen.sv(347): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613580 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(351) " "Verilog HDL assignment warning at sineWaveGen.sv(351): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(355) " "Verilog HDL assignment warning at sineWaveGen.sv(355): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(359) " "Verilog HDL assignment warning at sineWaveGen.sv(359): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(363) " "Verilog HDL assignment warning at sineWaveGen.sv(363): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(367) " "Verilog HDL assignment warning at sineWaveGen.sv(367): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(371) " "Verilog HDL assignment warning at sineWaveGen.sv(371): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(375) " "Verilog HDL assignment warning at sineWaveGen.sv(375): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(379) " "Verilog HDL assignment warning at sineWaveGen.sv(379): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(383) " "Verilog HDL assignment warning at sineWaveGen.sv(383): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(387) " "Verilog HDL assignment warning at sineWaveGen.sv(387): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(391) " "Verilog HDL assignment warning at sineWaveGen.sv(391): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(395) " "Verilog HDL assignment warning at sineWaveGen.sv(395): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(399) " "Verilog HDL assignment warning at sineWaveGen.sv(399): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(403) " "Verilog HDL assignment warning at sineWaveGen.sv(403): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(407) " "Verilog HDL assignment warning at sineWaveGen.sv(407): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(411) " "Verilog HDL assignment warning at sineWaveGen.sv(411): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(415) " "Verilog HDL assignment warning at sineWaveGen.sv(415): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(419) " "Verilog HDL assignment warning at sineWaveGen.sv(419): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(423) " "Verilog HDL assignment warning at sineWaveGen.sv(423): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(427) " "Verilog HDL assignment warning at sineWaveGen.sv(427): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(431) " "Verilog HDL assignment warning at sineWaveGen.sv(431): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(435) " "Verilog HDL assignment warning at sineWaveGen.sv(435): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(439) " "Verilog HDL assignment warning at sineWaveGen.sv(439): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(443) " "Verilog HDL assignment warning at sineWaveGen.sv(443): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(447) " "Verilog HDL assignment warning at sineWaveGen.sv(447): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(451) " "Verilog HDL assignment warning at sineWaveGen.sv(451): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(455) " "Verilog HDL assignment warning at sineWaveGen.sv(455): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(459) " "Verilog HDL assignment warning at sineWaveGen.sv(459): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613581 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(463) " "Verilog HDL assignment warning at sineWaveGen.sv(463): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(467) " "Verilog HDL assignment warning at sineWaveGen.sv(467): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(471) " "Verilog HDL assignment warning at sineWaveGen.sv(471): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(475) " "Verilog HDL assignment warning at sineWaveGen.sv(475): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(479) " "Verilog HDL assignment warning at sineWaveGen.sv(479): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(483) " "Verilog HDL assignment warning at sineWaveGen.sv(483): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(487) " "Verilog HDL assignment warning at sineWaveGen.sv(487): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(491) " "Verilog HDL assignment warning at sineWaveGen.sv(491): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(495) " "Verilog HDL assignment warning at sineWaveGen.sv(495): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(499) " "Verilog HDL assignment warning at sineWaveGen.sv(499): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(503) " "Verilog HDL assignment warning at sineWaveGen.sv(503): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(507) " "Verilog HDL assignment warning at sineWaveGen.sv(507): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(511) " "Verilog HDL assignment warning at sineWaveGen.sv(511): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(515) " "Verilog HDL assignment warning at sineWaveGen.sv(515): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(519) " "Verilog HDL assignment warning at sineWaveGen.sv(519): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(523) " "Verilog HDL assignment warning at sineWaveGen.sv(523): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(527) " "Verilog HDL assignment warning at sineWaveGen.sv(527): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(531) " "Verilog HDL assignment warning at sineWaveGen.sv(531): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(535) " "Verilog HDL assignment warning at sineWaveGen.sv(535): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(539) " "Verilog HDL assignment warning at sineWaveGen.sv(539): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(543) " "Verilog HDL assignment warning at sineWaveGen.sv(543): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(547) " "Verilog HDL assignment warning at sineWaveGen.sv(547): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(551) " "Verilog HDL assignment warning at sineWaveGen.sv(551): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(555) " "Verilog HDL assignment warning at sineWaveGen.sv(555): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(559) " "Verilog HDL assignment warning at sineWaveGen.sv(559): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(563) " "Verilog HDL assignment warning at sineWaveGen.sv(563): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(567) " "Verilog HDL assignment warning at sineWaveGen.sv(567): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(571) " "Verilog HDL assignment warning at sineWaveGen.sv(571): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(575) " "Verilog HDL assignment warning at sineWaveGen.sv(575): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613582 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(579) " "Verilog HDL assignment warning at sineWaveGen.sv(579): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(583) " "Verilog HDL assignment warning at sineWaveGen.sv(583): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(587) " "Verilog HDL assignment warning at sineWaveGen.sv(587): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(591) " "Verilog HDL assignment warning at sineWaveGen.sv(591): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(595) " "Verilog HDL assignment warning at sineWaveGen.sv(595): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(599) " "Verilog HDL assignment warning at sineWaveGen.sv(599): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(603) " "Verilog HDL assignment warning at sineWaveGen.sv(603): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(607) " "Verilog HDL assignment warning at sineWaveGen.sv(607): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(611) " "Verilog HDL assignment warning at sineWaveGen.sv(611): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(615) " "Verilog HDL assignment warning at sineWaveGen.sv(615): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(619) " "Verilog HDL assignment warning at sineWaveGen.sv(619): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(623) " "Verilog HDL assignment warning at sineWaveGen.sv(623): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(627) " "Verilog HDL assignment warning at sineWaveGen.sv(627): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(631) " "Verilog HDL assignment warning at sineWaveGen.sv(631): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(635) " "Verilog HDL assignment warning at sineWaveGen.sv(635): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(639) " "Verilog HDL assignment warning at sineWaveGen.sv(639): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(643) " "Verilog HDL assignment warning at sineWaveGen.sv(643): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(647) " "Verilog HDL assignment warning at sineWaveGen.sv(647): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(651) " "Verilog HDL assignment warning at sineWaveGen.sv(651): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(655) " "Verilog HDL assignment warning at sineWaveGen.sv(655): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(659) " "Verilog HDL assignment warning at sineWaveGen.sv(659): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(663) " "Verilog HDL assignment warning at sineWaveGen.sv(663): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(667) " "Verilog HDL assignment warning at sineWaveGen.sv(667): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(671) " "Verilog HDL assignment warning at sineWaveGen.sv(671): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(675) " "Verilog HDL assignment warning at sineWaveGen.sv(675): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(679) " "Verilog HDL assignment warning at sineWaveGen.sv(679): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613583 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(683) " "Verilog HDL assignment warning at sineWaveGen.sv(683): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(687) " "Verilog HDL assignment warning at sineWaveGen.sv(687): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(691) " "Verilog HDL assignment warning at sineWaveGen.sv(691): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(695) " "Verilog HDL assignment warning at sineWaveGen.sv(695): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(699) " "Verilog HDL assignment warning at sineWaveGen.sv(699): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(703) " "Verilog HDL assignment warning at sineWaveGen.sv(703): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(707) " "Verilog HDL assignment warning at sineWaveGen.sv(707): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(711) " "Verilog HDL assignment warning at sineWaveGen.sv(711): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(715) " "Verilog HDL assignment warning at sineWaveGen.sv(715): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(719) " "Verilog HDL assignment warning at sineWaveGen.sv(719): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(723) " "Verilog HDL assignment warning at sineWaveGen.sv(723): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(727) " "Verilog HDL assignment warning at sineWaveGen.sv(727): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(731) " "Verilog HDL assignment warning at sineWaveGen.sv(731): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(735) " "Verilog HDL assignment warning at sineWaveGen.sv(735): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(739) " "Verilog HDL assignment warning at sineWaveGen.sv(739): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(743) " "Verilog HDL assignment warning at sineWaveGen.sv(743): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(747) " "Verilog HDL assignment warning at sineWaveGen.sv(747): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(751) " "Verilog HDL assignment warning at sineWaveGen.sv(751): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(755) " "Verilog HDL assignment warning at sineWaveGen.sv(755): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(759) " "Verilog HDL assignment warning at sineWaveGen.sv(759): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(763) " "Verilog HDL assignment warning at sineWaveGen.sv(763): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(767) " "Verilog HDL assignment warning at sineWaveGen.sv(767): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(771) " "Verilog HDL assignment warning at sineWaveGen.sv(771): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(775) " "Verilog HDL assignment warning at sineWaveGen.sv(775): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(779) " "Verilog HDL assignment warning at sineWaveGen.sv(779): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(783) " "Verilog HDL assignment warning at sineWaveGen.sv(783): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(787) " "Verilog HDL assignment warning at sineWaveGen.sv(787): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(791) " "Verilog HDL assignment warning at sineWaveGen.sv(791): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(795) " "Verilog HDL assignment warning at sineWaveGen.sv(795): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(799) " "Verilog HDL assignment warning at sineWaveGen.sv(799): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613584 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(803) " "Verilog HDL assignment warning at sineWaveGen.sv(803): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(807) " "Verilog HDL assignment warning at sineWaveGen.sv(807): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(811) " "Verilog HDL assignment warning at sineWaveGen.sv(811): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(815) " "Verilog HDL assignment warning at sineWaveGen.sv(815): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(819) " "Verilog HDL assignment warning at sineWaveGen.sv(819): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(823) " "Verilog HDL assignment warning at sineWaveGen.sv(823): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(827) " "Verilog HDL assignment warning at sineWaveGen.sv(827): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(831) " "Verilog HDL assignment warning at sineWaveGen.sv(831): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(835) " "Verilog HDL assignment warning at sineWaveGen.sv(835): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(839) " "Verilog HDL assignment warning at sineWaveGen.sv(839): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(843) " "Verilog HDL assignment warning at sineWaveGen.sv(843): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(847) " "Verilog HDL assignment warning at sineWaveGen.sv(847): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(851) " "Verilog HDL assignment warning at sineWaveGen.sv(851): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(855) " "Verilog HDL assignment warning at sineWaveGen.sv(855): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(859) " "Verilog HDL assignment warning at sineWaveGen.sv(859): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(863) " "Verilog HDL assignment warning at sineWaveGen.sv(863): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(867) " "Verilog HDL assignment warning at sineWaveGen.sv(867): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(871) " "Verilog HDL assignment warning at sineWaveGen.sv(871): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(875) " "Verilog HDL assignment warning at sineWaveGen.sv(875): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(879) " "Verilog HDL assignment warning at sineWaveGen.sv(879): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(883) " "Verilog HDL assignment warning at sineWaveGen.sv(883): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(887) " "Verilog HDL assignment warning at sineWaveGen.sv(887): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(891) " "Verilog HDL assignment warning at sineWaveGen.sv(891): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(895) " "Verilog HDL assignment warning at sineWaveGen.sv(895): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(899) " "Verilog HDL assignment warning at sineWaveGen.sv(899): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(903) " "Verilog HDL assignment warning at sineWaveGen.sv(903): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(907) " "Verilog HDL assignment warning at sineWaveGen.sv(907): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(911) " "Verilog HDL assignment warning at sineWaveGen.sv(911): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(915) " "Verilog HDL assignment warning at sineWaveGen.sv(915): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(919) " "Verilog HDL assignment warning at sineWaveGen.sv(919): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(923) " "Verilog HDL assignment warning at sineWaveGen.sv(923): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613585 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(927) " "Verilog HDL assignment warning at sineWaveGen.sv(927): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(931) " "Verilog HDL assignment warning at sineWaveGen.sv(931): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(935) " "Verilog HDL assignment warning at sineWaveGen.sv(935): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(939) " "Verilog HDL assignment warning at sineWaveGen.sv(939): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(943) " "Verilog HDL assignment warning at sineWaveGen.sv(943): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(947) " "Verilog HDL assignment warning at sineWaveGen.sv(947): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(951) " "Verilog HDL assignment warning at sineWaveGen.sv(951): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(955) " "Verilog HDL assignment warning at sineWaveGen.sv(955): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(959) " "Verilog HDL assignment warning at sineWaveGen.sv(959): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(963) " "Verilog HDL assignment warning at sineWaveGen.sv(963): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(967) " "Verilog HDL assignment warning at sineWaveGen.sv(967): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(971) " "Verilog HDL assignment warning at sineWaveGen.sv(971): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(975) " "Verilog HDL assignment warning at sineWaveGen.sv(975): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(979) " "Verilog HDL assignment warning at sineWaveGen.sv(979): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(983) " "Verilog HDL assignment warning at sineWaveGen.sv(983): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(987) " "Verilog HDL assignment warning at sineWaveGen.sv(987): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(991) " "Verilog HDL assignment warning at sineWaveGen.sv(991): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(995) " "Verilog HDL assignment warning at sineWaveGen.sv(995): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(999) " "Verilog HDL assignment warning at sineWaveGen.sv(999): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1972) " "Verilog HDL assignment warning at sineWaveGen.sv(1972): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1976) " "Verilog HDL assignment warning at sineWaveGen.sv(1976): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1980) " "Verilog HDL assignment warning at sineWaveGen.sv(1980): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1984) " "Verilog HDL assignment warning at sineWaveGen.sv(1984): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1988) " "Verilog HDL assignment warning at sineWaveGen.sv(1988): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1992) " "Verilog HDL assignment warning at sineWaveGen.sv(1992): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613586 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(1996) " "Verilog HDL assignment warning at sineWaveGen.sv(1996): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 1996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2000) " "Verilog HDL assignment warning at sineWaveGen.sv(2000): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2004) " "Verilog HDL assignment warning at sineWaveGen.sv(2004): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2008) " "Verilog HDL assignment warning at sineWaveGen.sv(2008): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2012) " "Verilog HDL assignment warning at sineWaveGen.sv(2012): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2016) " "Verilog HDL assignment warning at sineWaveGen.sv(2016): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2020) " "Verilog HDL assignment warning at sineWaveGen.sv(2020): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2024) " "Verilog HDL assignment warning at sineWaveGen.sv(2024): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2028) " "Verilog HDL assignment warning at sineWaveGen.sv(2028): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2032) " "Verilog HDL assignment warning at sineWaveGen.sv(2032): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2036) " "Verilog HDL assignment warning at sineWaveGen.sv(2036): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2040) " "Verilog HDL assignment warning at sineWaveGen.sv(2040): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2044) " "Verilog HDL assignment warning at sineWaveGen.sv(2044): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2048) " "Verilog HDL assignment warning at sineWaveGen.sv(2048): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2052) " "Verilog HDL assignment warning at sineWaveGen.sv(2052): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2056) " "Verilog HDL assignment warning at sineWaveGen.sv(2056): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2060) " "Verilog HDL assignment warning at sineWaveGen.sv(2060): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2064) " "Verilog HDL assignment warning at sineWaveGen.sv(2064): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2068) " "Verilog HDL assignment warning at sineWaveGen.sv(2068): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2072) " "Verilog HDL assignment warning at sineWaveGen.sv(2072): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2076) " "Verilog HDL assignment warning at sineWaveGen.sv(2076): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2080) " "Verilog HDL assignment warning at sineWaveGen.sv(2080): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2084) " "Verilog HDL assignment warning at sineWaveGen.sv(2084): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2088) " "Verilog HDL assignment warning at sineWaveGen.sv(2088): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2092) " "Verilog HDL assignment warning at sineWaveGen.sv(2092): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2096) " "Verilog HDL assignment warning at sineWaveGen.sv(2096): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2100) " "Verilog HDL assignment warning at sineWaveGen.sv(2100): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2104) " "Verilog HDL assignment warning at sineWaveGen.sv(2104): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2108) " "Verilog HDL assignment warning at sineWaveGen.sv(2108): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613587 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2112) " "Verilog HDL assignment warning at sineWaveGen.sv(2112): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2116) " "Verilog HDL assignment warning at sineWaveGen.sv(2116): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2120) " "Verilog HDL assignment warning at sineWaveGen.sv(2120): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2124) " "Verilog HDL assignment warning at sineWaveGen.sv(2124): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2128) " "Verilog HDL assignment warning at sineWaveGen.sv(2128): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2132) " "Verilog HDL assignment warning at sineWaveGen.sv(2132): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2136) " "Verilog HDL assignment warning at sineWaveGen.sv(2136): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2140) " "Verilog HDL assignment warning at sineWaveGen.sv(2140): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2144) " "Verilog HDL assignment warning at sineWaveGen.sv(2144): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2148) " "Verilog HDL assignment warning at sineWaveGen.sv(2148): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2152) " "Verilog HDL assignment warning at sineWaveGen.sv(2152): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2156) " "Verilog HDL assignment warning at sineWaveGen.sv(2156): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2160) " "Verilog HDL assignment warning at sineWaveGen.sv(2160): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2164) " "Verilog HDL assignment warning at sineWaveGen.sv(2164): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2168) " "Verilog HDL assignment warning at sineWaveGen.sv(2168): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2172) " "Verilog HDL assignment warning at sineWaveGen.sv(2172): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2176) " "Verilog HDL assignment warning at sineWaveGen.sv(2176): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2180) " "Verilog HDL assignment warning at sineWaveGen.sv(2180): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2184) " "Verilog HDL assignment warning at sineWaveGen.sv(2184): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2188) " "Verilog HDL assignment warning at sineWaveGen.sv(2188): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2192) " "Verilog HDL assignment warning at sineWaveGen.sv(2192): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2196) " "Verilog HDL assignment warning at sineWaveGen.sv(2196): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2200) " "Verilog HDL assignment warning at sineWaveGen.sv(2200): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2204) " "Verilog HDL assignment warning at sineWaveGen.sv(2204): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2208) " "Verilog HDL assignment warning at sineWaveGen.sv(2208): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2212) " "Verilog HDL assignment warning at sineWaveGen.sv(2212): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2216) " "Verilog HDL assignment warning at sineWaveGen.sv(2216): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2220) " "Verilog HDL assignment warning at sineWaveGen.sv(2220): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2224) " "Verilog HDL assignment warning at sineWaveGen.sv(2224): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613588 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2228) " "Verilog HDL assignment warning at sineWaveGen.sv(2228): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2232) " "Verilog HDL assignment warning at sineWaveGen.sv(2232): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2236) " "Verilog HDL assignment warning at sineWaveGen.sv(2236): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2240) " "Verilog HDL assignment warning at sineWaveGen.sv(2240): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2244) " "Verilog HDL assignment warning at sineWaveGen.sv(2244): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2248) " "Verilog HDL assignment warning at sineWaveGen.sv(2248): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2252) " "Verilog HDL assignment warning at sineWaveGen.sv(2252): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2256) " "Verilog HDL assignment warning at sineWaveGen.sv(2256): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2260) " "Verilog HDL assignment warning at sineWaveGen.sv(2260): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2264) " "Verilog HDL assignment warning at sineWaveGen.sv(2264): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2268) " "Verilog HDL assignment warning at sineWaveGen.sv(2268): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2272) " "Verilog HDL assignment warning at sineWaveGen.sv(2272): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2276) " "Verilog HDL assignment warning at sineWaveGen.sv(2276): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2280) " "Verilog HDL assignment warning at sineWaveGen.sv(2280): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2284) " "Verilog HDL assignment warning at sineWaveGen.sv(2284): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2288) " "Verilog HDL assignment warning at sineWaveGen.sv(2288): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2292) " "Verilog HDL assignment warning at sineWaveGen.sv(2292): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2296) " "Verilog HDL assignment warning at sineWaveGen.sv(2296): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2300) " "Verilog HDL assignment warning at sineWaveGen.sv(2300): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2304) " "Verilog HDL assignment warning at sineWaveGen.sv(2304): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2308) " "Verilog HDL assignment warning at sineWaveGen.sv(2308): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2312) " "Verilog HDL assignment warning at sineWaveGen.sv(2312): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2316) " "Verilog HDL assignment warning at sineWaveGen.sv(2316): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2320) " "Verilog HDL assignment warning at sineWaveGen.sv(2320): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2324) " "Verilog HDL assignment warning at sineWaveGen.sv(2324): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2328) " "Verilog HDL assignment warning at sineWaveGen.sv(2328): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2332) " "Verilog HDL assignment warning at sineWaveGen.sv(2332): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2336) " "Verilog HDL assignment warning at sineWaveGen.sv(2336): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2340) " "Verilog HDL assignment warning at sineWaveGen.sv(2340): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2344) " "Verilog HDL assignment warning at sineWaveGen.sv(2344): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2348) " "Verilog HDL assignment warning at sineWaveGen.sv(2348): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2352) " "Verilog HDL assignment warning at sineWaveGen.sv(2352): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613589 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2356) " "Verilog HDL assignment warning at sineWaveGen.sv(2356): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2749) " "Verilog HDL assignment warning at sineWaveGen.sv(2749): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2753) " "Verilog HDL assignment warning at sineWaveGen.sv(2753): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2757) " "Verilog HDL assignment warning at sineWaveGen.sv(2757): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2761) " "Verilog HDL assignment warning at sineWaveGen.sv(2761): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2765) " "Verilog HDL assignment warning at sineWaveGen.sv(2765): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2769) " "Verilog HDL assignment warning at sineWaveGen.sv(2769): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2773) " "Verilog HDL assignment warning at sineWaveGen.sv(2773): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2777) " "Verilog HDL assignment warning at sineWaveGen.sv(2777): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2781) " "Verilog HDL assignment warning at sineWaveGen.sv(2781): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2785) " "Verilog HDL assignment warning at sineWaveGen.sv(2785): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2789) " "Verilog HDL assignment warning at sineWaveGen.sv(2789): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2793) " "Verilog HDL assignment warning at sineWaveGen.sv(2793): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2797) " "Verilog HDL assignment warning at sineWaveGen.sv(2797): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2801) " "Verilog HDL assignment warning at sineWaveGen.sv(2801): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2805) " "Verilog HDL assignment warning at sineWaveGen.sv(2805): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2809) " "Verilog HDL assignment warning at sineWaveGen.sv(2809): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2813) " "Verilog HDL assignment warning at sineWaveGen.sv(2813): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2817) " "Verilog HDL assignment warning at sineWaveGen.sv(2817): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2821) " "Verilog HDL assignment warning at sineWaveGen.sv(2821): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2825) " "Verilog HDL assignment warning at sineWaveGen.sv(2825): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2829) " "Verilog HDL assignment warning at sineWaveGen.sv(2829): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2833) " "Verilog HDL assignment warning at sineWaveGen.sv(2833): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2837) " "Verilog HDL assignment warning at sineWaveGen.sv(2837): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2841) " "Verilog HDL assignment warning at sineWaveGen.sv(2841): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2845) " "Verilog HDL assignment warning at sineWaveGen.sv(2845): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2849) " "Verilog HDL assignment warning at sineWaveGen.sv(2849): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2853) " "Verilog HDL assignment warning at sineWaveGen.sv(2853): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2857) " "Verilog HDL assignment warning at sineWaveGen.sv(2857): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2861) " "Verilog HDL assignment warning at sineWaveGen.sv(2861): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2865) " "Verilog HDL assignment warning at sineWaveGen.sv(2865): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2869) " "Verilog HDL assignment warning at sineWaveGen.sv(2869): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2873) " "Verilog HDL assignment warning at sineWaveGen.sv(2873): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613590 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2877) " "Verilog HDL assignment warning at sineWaveGen.sv(2877): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2881) " "Verilog HDL assignment warning at sineWaveGen.sv(2881): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2885) " "Verilog HDL assignment warning at sineWaveGen.sv(2885): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2889) " "Verilog HDL assignment warning at sineWaveGen.sv(2889): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2893) " "Verilog HDL assignment warning at sineWaveGen.sv(2893): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2897) " "Verilog HDL assignment warning at sineWaveGen.sv(2897): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2901) " "Verilog HDL assignment warning at sineWaveGen.sv(2901): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2905) " "Verilog HDL assignment warning at sineWaveGen.sv(2905): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2909) " "Verilog HDL assignment warning at sineWaveGen.sv(2909): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2913) " "Verilog HDL assignment warning at sineWaveGen.sv(2913): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2917) " "Verilog HDL assignment warning at sineWaveGen.sv(2917): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2921) " "Verilog HDL assignment warning at sineWaveGen.sv(2921): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2925) " "Verilog HDL assignment warning at sineWaveGen.sv(2925): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2929) " "Verilog HDL assignment warning at sineWaveGen.sv(2929): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2933) " "Verilog HDL assignment warning at sineWaveGen.sv(2933): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(2937) " "Verilog HDL assignment warning at sineWaveGen.sv(2937): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 2937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3142) " "Verilog HDL assignment warning at sineWaveGen.sv(3142): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3146) " "Verilog HDL assignment warning at sineWaveGen.sv(3146): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3150) " "Verilog HDL assignment warning at sineWaveGen.sv(3150): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3154) " "Verilog HDL assignment warning at sineWaveGen.sv(3154): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3158) " "Verilog HDL assignment warning at sineWaveGen.sv(3158): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3162) " "Verilog HDL assignment warning at sineWaveGen.sv(3162): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3166) " "Verilog HDL assignment warning at sineWaveGen.sv(3166): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3170) " "Verilog HDL assignment warning at sineWaveGen.sv(3170): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3174) " "Verilog HDL assignment warning at sineWaveGen.sv(3174): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3178) " "Verilog HDL assignment warning at sineWaveGen.sv(3178): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613591 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3182) " "Verilog HDL assignment warning at sineWaveGen.sv(3182): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3186) " "Verilog HDL assignment warning at sineWaveGen.sv(3186): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3190) " "Verilog HDL assignment warning at sineWaveGen.sv(3190): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3194) " "Verilog HDL assignment warning at sineWaveGen.sv(3194): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3198) " "Verilog HDL assignment warning at sineWaveGen.sv(3198): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3202) " "Verilog HDL assignment warning at sineWaveGen.sv(3202): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3206) " "Verilog HDL assignment warning at sineWaveGen.sv(3206): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3210) " "Verilog HDL assignment warning at sineWaveGen.sv(3210): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3214) " "Verilog HDL assignment warning at sineWaveGen.sv(3214): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3218) " "Verilog HDL assignment warning at sineWaveGen.sv(3218): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3222) " "Verilog HDL assignment warning at sineWaveGen.sv(3222): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3226) " "Verilog HDL assignment warning at sineWaveGen.sv(3226): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3230) " "Verilog HDL assignment warning at sineWaveGen.sv(3230): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3234) " "Verilog HDL assignment warning at sineWaveGen.sv(3234): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3238) " "Verilog HDL assignment warning at sineWaveGen.sv(3238): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3343) " "Verilog HDL assignment warning at sineWaveGen.sv(3343): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3347) " "Verilog HDL assignment warning at sineWaveGen.sv(3347): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3351) " "Verilog HDL assignment warning at sineWaveGen.sv(3351): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3355) " "Verilog HDL assignment warning at sineWaveGen.sv(3355): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3359) " "Verilog HDL assignment warning at sineWaveGen.sv(3359): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3363) " "Verilog HDL assignment warning at sineWaveGen.sv(3363): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3367) " "Verilog HDL assignment warning at sineWaveGen.sv(3367): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3371) " "Verilog HDL assignment warning at sineWaveGen.sv(3371): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3375) " "Verilog HDL assignment warning at sineWaveGen.sv(3375): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3379) " "Verilog HDL assignment warning at sineWaveGen.sv(3379): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3428) " "Verilog HDL assignment warning at sineWaveGen.sv(3428): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3432) " "Verilog HDL assignment warning at sineWaveGen.sv(3432): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3436) " "Verilog HDL assignment warning at sineWaveGen.sv(3436): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3440) " "Verilog HDL assignment warning at sineWaveGen.sv(3440): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3444) " "Verilog HDL assignment warning at sineWaveGen.sv(3444): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613592 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3473) " "Verilog HDL assignment warning at sineWaveGen.sv(3473): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613593 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3477) " "Verilog HDL assignment warning at sineWaveGen.sv(3477): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613593 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 sineWaveGen.sv(3481) " "Verilog HDL assignment warning at sineWaveGen.sv(3481): truncated value with size 64 to match size of target (16)" {  } { { "inputs/sineWaveGen/sineWaveGen.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/inputs/sineWaveGen/sineWaveGen.sv" 3481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613593 "|channelStrip|sineWaveGen:sineWaveGen_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowpass lowpass:lowpass_0 " "Elaborating entity \"lowpass\" for hierarchy \"lowpass:lowpass_0\"" {  } { { "topLevel/channelStrip.sv" "lowpass_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 lowpass.sv(70) " "Verilog HDL assignment warning at lowpass.sv(70): truncated value with size 64 to match size of target (16)" {  } { { "processing/lowpass/lowpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/lowpass/lowpass.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613612 "|channelStrip|lowpass:lowpass_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass highpass:highpass_0 " "Elaborating entity \"highpass\" for hierarchy \"highpass:highpass_0\"" {  } { { "topLevel/channelStrip.sv" "highpass_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 highpass.sv(70) " "Verilog HDL assignment warning at highpass.sv(70): truncated value with size 64 to match size of target (16)" {  } { { "processing/highpass/highpass.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/highpass/highpass.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613630 "|channelStrip|highpass:highpass_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase phase:phase_0 " "Elaborating entity \"phase\" for hierarchy \"phase:phase_0\"" {  } { { "topLevel/channelStrip.sv" "phase_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 phase.sv(7) " "Verilog HDL assignment warning at phase.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "processing/phase/phase.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/phase/phase.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613638 "|channelStrip|phase:phase_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputGain outputGain:outputGain_0 " "Elaborating entity \"outputGain\" for hierarchy \"outputGain:outputGain_0\"" {  } { { "topLevel/channelStrip.sv" "outputGain_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 outputGain.sv(23) " "Verilog HDL assignment warning at outputGain.sv(23): truncated value with size 32 to match size of target (16)" {  } { { "processing/outputGain/outputGain.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/processing/outputGain/outputGain.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613646 "|channelStrip|outputGain:outputGain_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mute mute:mute_0 " "Elaborating entity \"mute\" for hierarchy \"mute:mute_0\"" {  } { { "topLevel/channelStrip.sv" "mute_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputLevel outputLevel:outputLevel_0 " "Elaborating entity \"outputLevel\" for hierarchy \"outputLevel:outputLevel_0\"" {  } { { "topLevel/channelStrip.sv" "outputLevel_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(33) " "Verilog HDL assignment warning at outputLevel.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613668 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(44) " "Verilog HDL assignment warning at outputLevel.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613668 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(55) " "Verilog HDL assignment warning at outputLevel.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613668 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputLevel.sv(66) " "Verilog HDL assignment warning at outputLevel.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613668 "|channelStrip|outputLevel:outputLevel_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 outputLevel.sv(92) " "Verilog HDL assignment warning at outputLevel.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613668 "|channelStrip|outputLevel:outputLevel_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux displayMux:displayMux_0 " "Elaborating entity \"displayMux\" for hierarchy \"displayMux:displayMux_0\"" {  } { { "topLevel/channelStrip.sv" "displayMux_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2 decode2:decode2_0 " "Elaborating entity \"decode2\" for hierarchy \"decode2:decode2_0\"" {  } { { "topLevel/channelStrip.sv" "decode2_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "topLevel/channelStrip.sv" "decode7_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decode7.sv(29) " "Verilog HDL assignment warning at decode7.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "peripherals/decode7/decode7.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/peripherals/decode7/decode7.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586808613696 "|channelStrip|decode7:decode7_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colseq colseq:colseq_0 " "Elaborating entity \"colseq\" for hierarchy \"colseq:colseq_0\"" {  } { { "topLevel/channelStrip.sv" "colseq_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpdecode kpdecode:kpdecode_0 " "Elaborating entity \"kpdecode\" for hierarchy \"kpdecode:kpdecode_0\"" {  } { { "topLevel/channelStrip.sv" "kpdecode_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encodeButton encodeButton:encodeButton_0 " "Elaborating entity \"encodeButton\" for hierarchy \"encodeButton:encodeButton_0\"" {  } { { "topLevel/channelStrip.sv" "encodeButton_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_0\"" {  } { { "topLevel/channelStrip.sv" "pll_0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\"" {  } { { "topLevel/channelStrip.sv" "altpll_component" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_0\|altpll:altpll_component\"" {  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1041 " "Parameter \"clk0_divide_by\" = \"1041\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lab1clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lab1clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808613878 ""}  } { { "topLevel/channelStrip.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/topLevel/channelStrip.sv" 171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586808613878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab1clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1clk_altpll " "Found entity 1: lab1clk_altpll" {  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/lab1clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808613945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808613945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1clk_altpll pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated " "Elaborating entity \"lab1clk_altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808613947 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1586808614288 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1586808614288 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "outputLevel:outputLevel_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"outputLevel:outputLevel_0\|Div0\"" {  } { { "outputs/outputLevel/outputLevel.sv" "Div0" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586808620535 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1586808620535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputLevel:outputLevel_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"outputLevel:outputLevel_0\|lpm_divide:Div0\"" {  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808620622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputLevel:outputLevel_0\|lpm_divide:Div0 " "Instantiated megafunction \"outputLevel:outputLevel_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808620622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 64 " "Parameter \"LPM_WIDTHD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808620622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808620622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808620622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586808620622 ""}  } { { "outputs/outputLevel/outputLevel.sv" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/outputs/outputLevel/outputLevel.sv" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586808620622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5ro.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5ro.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5ro " "Found entity 1: lpm_divide_5ro" {  } { { "db/lpm_divide_5ro.tdf" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/lpm_divide_5ro.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808620667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808620667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_edg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_edg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_edg " "Found entity 1: abs_divider_edg" {  } { { "db/abs_divider_edg.tdf" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/abs_divider_edg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808620693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808620693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c3f " "Found entity 1: alt_u_div_c3f" {  } { { "db/alt_u_div_c3f.tdf" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/alt_u_div_c3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808620935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808620935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9p9 " "Found entity 1: lpm_abs_9p9" {  } { { "db/lpm_abs_9p9.tdf" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/lpm_abs_9p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586808621024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808621024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586808638676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.map.smsg " "Generated suppressed messages file C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/output_files/channelStrip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808656133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586808657169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586808657169 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance pll:pll_0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1586808657550 ""}  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/John Matson/Documents/Admin/Repositories/Projects/fpga-channel-strip/db/lab1clk_altpll.v" 60 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1586808657550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11936 " "Implemented 11936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586808658074 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586808658074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11842 " "Implemented 11842 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586808658074 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1586808658074 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "71 " "Implemented 71 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1586808658074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586808658074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 441 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 441 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586808658144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 13:10:58 2020 " "Processing ended: Mon Apr 13 13:10:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586808658144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586808658144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586808658144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586808658144 ""}
