#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 20 07:15:09 2017
# Process ID: 9874
# Current directory: /home/INTRA/chakal/workspace/project/vivado
# Command line: vivado
# Log file: /home/INTRA/chakal/workspace/project/vivado/vivado.log
# Journal file: /home/INTRA/chakal/workspace/project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/INTRA/chakal/workspace/project/vivado/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 5924.266 ; gain = 165.754 ; free physical = 4044 ; free virtual = 6573
update_compile_order -fileset sources_1
open_bd_design {/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- Cyril_IP:user:zed_audio:1.0 - zed_audio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:MY_AXI_AUDIO:1.0 - MY_AXI_AUDIO_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_0
Adding cell -- tsotnep:userLibrary:Volume_Pregain:1.0 - Volume_Pregain_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:mixer:1.0 - mixer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- tamu.edu:user:ZedboardOLED:1.0 - ZedboardOLED_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_0
Adding cell -- tsotnep:userLibrary:FILTER_IIR:1.0 - FILTER_IIR_1
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- xilinx.com:user:ECHO_MODULE:1.0 - ECHO_MODULE_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <project> from BD file </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd>
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 20 07:48:58 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_1] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_1 (ECHO_MODULE_v1.0 1.0) from revision 5 to revision 6
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
INFO: [Device 21-403] Loading part xc7z020clg484-1
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6288.492 ; gain = 212.855 ; free physical = 2399 ; free virtual = 6001
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May 20 07:50:02 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Sat May 20 07:50:02 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 20 08:21:08 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_1] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_1 (ECHO_MODULE_v1.0 1.0) from revision 6 to revision 7
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6366.469 ; gain = 0.000 ; free physical = 2651 ; free virtual = 5680
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May 20 08:21:43 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Sat May 20 08:21:43 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 20 09:32:01 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_1] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_1 (ECHO_MODULE_v1.0 1.0) from revision 7 to revision 9
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6377.652 ; gain = 2.203 ; free physical = 2274 ; free virtual = 5646
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May 20 09:32:59 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Sat May 20 09:32:59 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name ECHO_MODULE_v1_0_project -directory /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ip_repo_vivado/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/MY_AXI_AUDIO_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/chakal/workspace/project/vivado/project.tmp/ECHO_MODULE_v1_0_project/ECHO_MODULE_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May 20 09:57:47 2017...
update_ip_catalog -rebuild -repo_path /home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/chakal/workspace/project/ip_repo/ECHO_MODULE_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  project_ECHO_MODULE_0_1] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:ECHO_MODULE:1.0 [get_ips  project_ECHO_MODULE_0_1] -log ip_upgrade.log
Upgrading '/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd'
INFO: [IP_Flow 19-3422] Upgraded project_ECHO_MODULE_0_1 (ECHO_MODULE_v1.0 1.0) from revision 9 to revision 10
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/INTRA/chakal/workspace/project/vivado/ip_upgrade.log'.
generate_target all [get_files  /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd]
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.vhd
VHDL Output written to : /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project_wrapper.vhd
Wrote  : </home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MY_AXI_AUDIO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ECHO_MODULE_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project.hwh
Generated Block Design Tcl file /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hw_handoff/project_bd.tcl
Generated Hardware Definition File /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/hdl/project.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6406.039 ; gain = 0.000 ; free physical = 2414 ; free virtual = 5510
export_ip_user_files -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/project.bd] -directory /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/sim_scripts -ip_user_files_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files -ipstatic_source_dir /home/INTRA/chakal/workspace/project/vivado/project.ip_user_files/ipstatic -force -quiet
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May 20 10:00:08 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/synth_1/runme.log
[Sat May 20 10:00:08 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/runme.log
report_ip_status -name ip_status 
file copy -force /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.sysdef /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf

launch_sdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/chakal/workspace/project/vivado/project.sdk -hwspec /home/INTRA/chakal/workspace/project/vivado/project.sdk/project_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
write_bd_layout -format pdf -orientation landscape /home/INTRA/chakal/workspace/project/vivado/project.pdf
/home/INTRA/chakal/workspace/project/vivado/project.pdf
