INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LEDs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Digital_LEDs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRV_SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/cpu/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/tb_miniRV_SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miniRV_SoC
