<stg><name>ntt</name>


<trans_list>

<trans id="819" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="12" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="14" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="20" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="21" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="23" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="29" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="30" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="32" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="38" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="39" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="41" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="47" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="48" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="50" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="56" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="57" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="59" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="65" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="68" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="74" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %p_1), !map !244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %p_0), !map !250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ntt_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j = phi i32 [ 0, %0 ], [ %tmp_s, %3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %k_1 = phi i2 [ 1, %0 ], [ %k_2, %3 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond1 = icmp eq i2 %k_1, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %1, label %branch94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch94:0  %k_2 = add i2 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="2">
<![CDATA[
branch94:1  %newIndex = zext i2 %k_1 to i64

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch94:2  %zetas_0_addr = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex

]]></Node>
<StgValue><ssdm name="zetas_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="7">
<![CDATA[
branch94:3  %zetas_0_load = load i23* %zetas_0_addr, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="7">
<![CDATA[
branch94:3  %zetas_0_load = load i23* %zetas_0_addr, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch94:4  %tmp_4 = add i32 %j, 128

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch94:5  %tmp_5 = icmp ugt i32 %j, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch94:6  %start = select i1 %tmp_5, i32 %j, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="start"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="55" op_0_bw="23">
<![CDATA[
branch94:7  %tmp_6_cast = zext i23 %zetas_0_load to i55

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
branch94:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1 = phi i32 [ %j, %branch94 ], [ %j_1, %5 ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = icmp ult i32 %j1, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8, label %_ifconv, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_3 = trunc i32 %j1 to i7

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:2  %newIndex3 = zext i7 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %p_0_addr = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="p_0_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %p_1_addr = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex3

]]></Node>
<StgValue><ssdm name="p_1_addr"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:6  %p_0_load = load i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:7  %p_1_load = load i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_1_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = add i32 %start, 128

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %cond = icmp ugt i32 %j1, -129

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:6  %p_0_load = load i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:7  %p_1_load = load i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %p_load_0_phi = select i1 %cond, i32 %p_0_load, i32 %p_1_load

]]></Node>
<StgValue><ssdm name="p_load_0_phi"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="55" op_0_bw="32">
<![CDATA[
_ifconv:9  %tmp_10_cast = zext i32 %p_load_0_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:10  %a_assign = mul i55 %tmp_6_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="55">
<![CDATA[
_ifconv:11  %temp = trunc i55 %a_assign to i32

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="55">
<![CDATA[
_ifconv:12  %tmp_9 = trunc i55 %a_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="55">
<![CDATA[
_ifconv:14  %tmp_12 = trunc i55 %a_assign to i9

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="55">
<![CDATA[
_ifconv:16  %tmp_15 = trunc i55 %a_assign to i19

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv:13  %tmp_i = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_9, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv:15  %tmp_i_9 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_12, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv:17  %tmp_1_i = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_15, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %sum_neg_i = sub i32 %tmp_i_9, %temp

]]></Node>
<StgValue><ssdm name="sum_neg_i"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %sum3_neg_i = sub i32 %sum_neg_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sum3_neg_i"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %temp_1 = sub i32 %sum3_neg_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="55" op_0_bw="32">
<![CDATA[
_ifconv:21  %t_cast = zext i32 %temp_1 to i55

]]></Node>
<StgValue><ssdm name="t_cast"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv:22  %tmp_2_i = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_1, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="56" op_0_bw="55">
<![CDATA[
_ifconv:23  %tmp_2_i_cast = zext i55 %tmp_2_i to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv:24  %tmp_3_i = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_1, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="57" op_0_bw="45">
<![CDATA[
_ifconv:25  %tmp_3_i_cast = zext i45 %tmp_3_i to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:26  %tmp1 = add i55 %t_cast, %a_assign

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="56" op_0_bw="55">
<![CDATA[
_ifconv:27  %tmp17_cast = zext i55 %tmp1 to i56

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:28  %tmp_5_i = add i56 %tmp_2_i_cast, %tmp17_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="57" op_0_bw="56">
<![CDATA[
_ifconv:29  %tmp_5_i_cast = zext i56 %tmp_5_i to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i_cast"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv:30  %t = sub i57 %tmp_5_i_cast, %tmp_3_i_cast

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:31  %tmp_6 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="25">
<![CDATA[
_ifconv:32  %tmp_10 = sext i25 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="25">
<![CDATA[
_ifconv:33  %tmp_14_cast = sext i25 %tmp_6 to i26

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34  %tmp_17 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:35  %icmp = icmp eq i25 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %p_load_1_0_phi = select i1 %icmp, i32 %p_0_load, i32 %p_1_load

]]></Node>
<StgValue><ssdm name="p_load_1_0_phi"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:37  %tmp_14 = sub i26 16760834, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:38  %tmp_21_cast = sext i26 %tmp_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:39  %tmp_19 = add i32 %p_load_1_0_phi, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:40  br i1 %cond, label %branch76, label %branch77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch77:0  store i32 %tmp_19, i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch76:0  store i32 %tmp_19, i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:0  %p_0_load_4 = load i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_4"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:1  %p_1_load_4 = load i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="152" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:0  %p_0_load_4 = load i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_4"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:1  %p_1_load_4 = load i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_4"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:2  %p_load_2_0_phi = select i1 %icmp, i32 %p_0_load_4, i32 %p_1_load_4

]]></Node>
<StgValue><ssdm name="p_load_2_0_phi"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %tmp_24 = add i32 %p_load_2_0_phi, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:4  br i1 %icmp, label %branch70, label %branch71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch71:0  store i32 %tmp_24, i32* %p_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch70:0  store i32 %tmp_24, i32* %p_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1 = add i32 %j1, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_s = phi i32 [ 0, %1 ], [ %tmp_14_1, %8 ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %k_1_1 = phi i3 [ 2, %1 ], [ %k_2_1, %8 ]

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond2 = icmp eq i3 %k_1_1, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %6, label %branch92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch92:0  %k_2_1 = add i3 %k_1_1, 1

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="3">
<![CDATA[
branch92:1  %newIndex2 = zext i3 %k_1_1 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:2  %zetas_0_addr_1 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="zetas_0_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="7">
<![CDATA[
branch92:3  %zetas_0_load_1 = load i23* %zetas_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_1"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="7">
<![CDATA[
branch92:3  %zetas_0_load_1 = load i23* %zetas_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92:4  %tmp_4_1 = add i32 %j_s, 64

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch92:5  %tmp_5_1 = icmp ugt i32 %j_s, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch92:6  %start_1 = select i1 %tmp_5_1, i32 %j_s, i32 %tmp_4_1

]]></Node>
<StgValue><ssdm name="start_1"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="55" op_0_bw="23">
<![CDATA[
branch92:7  %tmp_6_1_cast = zext i23 %zetas_0_load_1 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch92:8  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_1 = phi i32 [ %j_s, %branch92 ], [ %j_1_1, %10 ]

]]></Node>
<StgValue><ssdm name="j1_1"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_1 = icmp ult i32 %j1_1, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_1, label %_ifconv2, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="32">
<![CDATA[
_ifconv2:1  %tmp_20 = trunc i32 %j1_1 to i7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv2:3  %newIndex_trunc5 = xor i7 %tmp_20, -64

]]></Node>
<StgValue><ssdm name="newIndex_trunc5"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
_ifconv2:4  %newIndex5 = zext i7 %newIndex_trunc5 to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:5  %p_0_addr_1 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="p_0_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6  %p_1_addr_1 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="p_1_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:9  %p_0_load_1 = load i32* %p_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_1"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:10  %p_1_load_1 = load i32* %p_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_1"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_1 = add i32 %start_1, 64

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="193" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:2  %tmp_9_1 = add i32 64, %j1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:7  %tmp_21 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_1, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv2:8  %icmp3 = icmp eq i25 %tmp_21, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:9  %p_0_load_1 = load i32* %p_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_1"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:10  %p_1_load_1 = load i32* %p_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:11  %p_load_18_phi = select i1 %icmp3, i32 %p_0_load_1, i32 %p_1_load_1

]]></Node>
<StgValue><ssdm name="p_load_18_phi"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="55" op_0_bw="32">
<![CDATA[
_ifconv2:12  %tmp_2_1_cast = zext i32 %p_load_18_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_1_cast"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv2:13  %a_assign_1 = mul i55 %tmp_6_1_cast, %tmp_2_1_cast

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="55">
<![CDATA[
_ifconv2:14  %temp_2 = trunc i55 %a_assign_1 to i32

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="55">
<![CDATA[
_ifconv2:15  %tmp_23 = trunc i55 %a_assign_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="55">
<![CDATA[
_ifconv2:17  %tmp_25 = trunc i55 %a_assign_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="19" op_0_bw="55">
<![CDATA[
_ifconv2:19  %tmp_28 = trunc i55 %a_assign_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv2:16  %tmp_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_23, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv2:18  %tmp_i1_12 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_25, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i1_12"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv2:20  %tmp_1_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_28, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %sum_neg_i1 = sub i32 %tmp_i1_12, %temp_2

]]></Node>
<StgValue><ssdm name="sum_neg_i1"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:22  %sum3_neg_i1 = sub i32 %sum_neg_i1, %tmp_i1

]]></Node>
<StgValue><ssdm name="sum3_neg_i1"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %temp_3 = sub i32 %sum3_neg_i1, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="55" op_0_bw="32">
<![CDATA[
_ifconv2:24  %t_3_cast = zext i32 %temp_3 to i55

]]></Node>
<StgValue><ssdm name="t_3_cast"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv2:25  %tmp_2_i1 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_3, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="55">
<![CDATA[
_ifconv2:26  %tmp_2_i1_cast = zext i55 %tmp_2_i1 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i1_cast"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv2:27  %tmp_3_i1 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_3, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="57" op_0_bw="45">
<![CDATA[
_ifconv2:28  %tmp_3_i1_cast = zext i45 %tmp_3_i1 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i1_cast"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv2:29  %tmp15 = add i55 %t_3_cast, %a_assign_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="56" op_0_bw="55">
<![CDATA[
_ifconv2:30  %tmp18_cast = zext i55 %tmp15 to i56

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv2:31  %tmp_5_i1 = add i56 %tmp_2_i1_cast, %tmp18_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="57" op_0_bw="56">
<![CDATA[
_ifconv2:32  %tmp_5_i1_cast = zext i56 %tmp_5_i1 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i1_cast"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv2:33  %t_1 = sub i57 %tmp_5_i1_cast, %tmp_3_i1_cast

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:34  %tmp_22 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_1, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="7">
<![CDATA[
_ifconv2:37  %newIndex9 = zext i7 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:38  %p_0_addr_3 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="p_0_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:39  %p_1_addr_3 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="p_1_addr_3"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:42  %p_0_load_2 = load i32* %p_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_2"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:43  %p_1_load_2 = load i32* %p_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv2:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="25">
<![CDATA[
_ifconv2:35  %tmp_26 = sext i25 %tmp_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="26" op_0_bw="25">
<![CDATA[
_ifconv2:36  %tmp_27_cast = sext i25 %tmp_22 to i26

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:40  %tmp_31 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_1, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv2:41  %icmp6 = icmp eq i25 %tmp_31, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:42  %p_0_load_2 = load i32* %p_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_2"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:43  %p_1_load_2 = load i32* %p_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_2"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:44  %p_load_1_1_phi = select i1 %icmp6, i32 %p_0_load_2, i32 %p_1_load_2

]]></Node>
<StgValue><ssdm name="p_load_1_1_phi"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv2:45  %tmp_11_1 = sub i26 16760834, %tmp_27_cast

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="26">
<![CDATA[
_ifconv2:46  %tmp_11_1_cast = sext i26 %tmp_11_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:47  %tmp_12_1 = add i32 %p_load_1_1_phi, %tmp_11_1_cast

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:48  br i1 %icmp3, label %branch66, label %branch67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch67:0  store i32 %tmp_12_1, i32* %p_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %_ifconv3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch66:0  store i32 %tmp_12_1, i32* %p_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %_ifconv3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:0  %p_0_load_7 = load i32* %p_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_7"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:1  %p_1_load_7 = load i32* %p_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:0  %p_0_load_7 = load i32* %p_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_7"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:1  %p_1_load_7 = load i32* %p_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_7"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv3:2  %p_load_2_1_phi = select i1 %icmp6, i32 %p_0_load_7, i32 %p_1_load_7

]]></Node>
<StgValue><ssdm name="p_load_2_1_phi"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:3  %tmp_13_1 = add i32 %p_load_2_1_phi, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:4  br i1 %icmp6, label %branch60, label %branch61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch61:0  store i32 %tmp_13_1, i32* %p_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch60:0  store i32 %tmp_13_1, i32* %p_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1_1 = add i32 %j1_1, 1

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i32 [ 0, %6 ], [ %tmp_14_2, %13 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %k_1_2 = phi i4 [ 4, %6 ], [ %k_2_2, %13 ]

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond3 = icmp eq i4 %k_1_2, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %11, label %branch90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch90:0  %k_2_2 = add i4 %k_1_2, 1

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="4">
<![CDATA[
branch90:1  %newIndex4 = zext i4 %k_1_2 to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch90:2  %zetas_0_addr_2 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="zetas_0_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="7">
<![CDATA[
branch90:3  %zetas_0_load_2 = load i23* %zetas_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_2"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="268" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="7">
<![CDATA[
branch90:3  %zetas_0_load_2 = load i23* %zetas_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_2"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch90:4  %tmp_4_2 = add i32 %j_2, 32

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch90:5  %tmp_5_2 = icmp ugt i32 %j_2, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch90:6  %start_2 = select i1 %tmp_5_2, i32 %j_2, i32 %tmp_4_2

]]></Node>
<StgValue><ssdm name="start_2"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="55" op_0_bw="23">
<![CDATA[
branch90:7  %tmp_6_2_cast = zext i23 %zetas_0_load_2 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch90:8  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_2 = phi i32 [ %j_2, %branch90 ], [ %j_1_2, %15 ]

]]></Node>
<StgValue><ssdm name="j1_2"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_2 = icmp ult i32 %j1_2, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_2, label %_ifconv4, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="32">
<![CDATA[
_ifconv4:1  %tmp_34 = trunc i32 %j1_2 to i7

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv4:3  %newIndex_trunc9 = add i7 32, %tmp_34

]]></Node>
<StgValue><ssdm name="newIndex_trunc9"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="7">
<![CDATA[
_ifconv4:4  %newIndex8 = zext i7 %newIndex_trunc9 to i64

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:5  %p_0_addr_2 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="p_0_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:6  %p_1_addr_2 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex8

]]></Node>
<StgValue><ssdm name="p_1_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:9  %p_0_load_3 = load i32* %p_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_3"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:10  %p_1_load_3 = load i32* %p_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_3"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_2 = add i32 %start_2, 32

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="286" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:2  %tmp_9_2 = add i32 32, %j1_2

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:7  %tmp_37 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_2, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv4:8  %icmp9 = icmp eq i25 %tmp_37, 0

]]></Node>
<StgValue><ssdm name="icmp9"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:9  %p_0_load_3 = load i32* %p_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_3"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:10  %p_1_load_3 = load i32* %p_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_3"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:11  %p_load_211_phi = select i1 %icmp9, i32 %p_0_load_3, i32 %p_1_load_3

]]></Node>
<StgValue><ssdm name="p_load_211_phi"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="55" op_0_bw="32">
<![CDATA[
_ifconv4:12  %tmp_2_2_cast = zext i32 %p_load_211_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_2_cast"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv4:13  %a_assign_2 = mul i55 %tmp_6_2_cast, %tmp_2_2_cast

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="55">
<![CDATA[
_ifconv4:14  %temp_4 = trunc i55 %a_assign_2 to i32

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="55">
<![CDATA[
_ifconv4:15  %tmp_43 = trunc i55 %a_assign_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="55">
<![CDATA[
_ifconv4:17  %tmp_46 = trunc i55 %a_assign_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="55">
<![CDATA[
_ifconv4:19  %tmp_47 = trunc i55 %a_assign_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv4:16  %tmp_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_43, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv4:18  %tmp_i2_15 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_46, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i2_15"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv4:20  %tmp_1_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_47, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:21  %sum_neg_i2 = sub i32 %tmp_i2_15, %temp_4

]]></Node>
<StgValue><ssdm name="sum_neg_i2"/></StgValue>
</operation>

<operation id="302" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:22  %sum3_neg_i2 = sub i32 %sum_neg_i2, %tmp_i2

]]></Node>
<StgValue><ssdm name="sum3_neg_i2"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:23  %temp_5 = sub i32 %sum3_neg_i2, %tmp_1_i2

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="55" op_0_bw="32">
<![CDATA[
_ifconv4:24  %t_6_cast = zext i32 %temp_5 to i55

]]></Node>
<StgValue><ssdm name="t_6_cast"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv4:25  %tmp_2_i2 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_5, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="56" op_0_bw="55">
<![CDATA[
_ifconv4:26  %tmp_2_i2_cast = zext i55 %tmp_2_i2 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i2_cast"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv4:27  %tmp_3_i2 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_5, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="57" op_0_bw="45">
<![CDATA[
_ifconv4:28  %tmp_3_i2_cast = zext i45 %tmp_3_i2 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i2_cast"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv4:29  %tmp19 = add i55 %t_6_cast, %a_assign_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="56" op_0_bw="55">
<![CDATA[
_ifconv4:30  %tmp19_cast = zext i55 %tmp19 to i56

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv4:31  %tmp_5_i2 = add i56 %tmp_2_i2_cast, %tmp19_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="57" op_0_bw="56">
<![CDATA[
_ifconv4:32  %tmp_5_i2_cast = zext i56 %tmp_5_i2 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i2_cast"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv4:33  %t_2 = sub i57 %tmp_5_i2_cast, %tmp_3_i2_cast

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:34  %tmp_27 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_2, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="7">
<![CDATA[
_ifconv4:37  %newIndex11 = zext i7 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:38  %p_0_addr_5 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="p_0_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:39  %p_1_addr_5 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex11

]]></Node>
<StgValue><ssdm name="p_1_addr_5"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:42  %p_0_load_6 = load i32* %p_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_6"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:43  %p_1_load_6 = load i32* %p_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv4:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="25">
<![CDATA[
_ifconv4:35  %tmp_29 = sext i25 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="26" op_0_bw="25">
<![CDATA[
_ifconv4:36  %tmp_30_cast = sext i25 %tmp_27 to i26

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:40  %tmp_48 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_2, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv4:41  %icmp1 = icmp eq i25 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:42  %p_0_load_6 = load i32* %p_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_6"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:43  %p_1_load_6 = load i32* %p_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_6"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:44  %p_load_1_2_phi = select i1 %icmp1, i32 %p_0_load_6, i32 %p_1_load_6

]]></Node>
<StgValue><ssdm name="p_load_1_2_phi"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv4:45  %tmp_11_2 = sub i26 16760834, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="26">
<![CDATA[
_ifconv4:46  %tmp_11_2_cast = sext i26 %tmp_11_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:47  %tmp_12_2 = add i32 %p_load_1_2_phi, %tmp_11_2_cast

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:48  br i1 %icmp9, label %branch56, label %branch57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch57:0  store i32 %tmp_12_2, i32* %p_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %_ifconv5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch56:0  store i32 %tmp_12_2, i32* %p_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %_ifconv5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:0  %p_0_load_10 = load i32* %p_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_10"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:1  %p_1_load_10 = load i32* %p_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="338" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:0  %p_0_load_10 = load i32* %p_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_10"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:1  %p_1_load_10 = load i32* %p_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_10"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:2  %p_load_2_2_phi = select i1 %icmp1, i32 %p_0_load_10, i32 %p_1_load_10

]]></Node>
<StgValue><ssdm name="p_load_2_2_phi"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv5:3  %tmp_13_2 = add i32 %p_load_2_2_phi, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:4  br i1 %icmp1, label %branch50, label %branch51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch51:0  store i32 %tmp_13_2, i32* %p_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch50:0  store i32 %tmp_13_2, i32* %p_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1_2 = add i32 %j1_2, 1

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_3 = phi i32 [ 0, %11 ], [ %tmp_14_3, %18 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_3 = phi i5 [ 8, %11 ], [ %k_2_3, %18 ]

]]></Node>
<StgValue><ssdm name="k_1_3"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond4 = icmp eq i5 %k_1_3, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %16, label %branch88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch88:0  %k_2_3 = add i5 %k_1_3, 1

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="5">
<![CDATA[
branch88:1  %newIndex7 = zext i5 %k_1_3 to i64

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch88:2  %zetas_0_addr_3 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex7

]]></Node>
<StgValue><ssdm name="zetas_0_addr_3"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="23" op_0_bw="7">
<![CDATA[
branch88:3  %zetas_0_load_3 = load i23* %zetas_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_3"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="361" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="23" op_0_bw="7">
<![CDATA[
branch88:3  %zetas_0_load_3 = load i23* %zetas_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_3"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88:4  %tmp_4_3 = add i32 %j_3, 16

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch88:5  %tmp_5_3 = icmp ugt i32 %j_3, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch88:6  %start_3 = select i1 %tmp_5_3, i32 %j_3, i32 %tmp_4_3

]]></Node>
<StgValue><ssdm name="start_3"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="55" op_0_bw="23">
<![CDATA[
branch88:7  %tmp_6_3_cast = zext i23 %zetas_0_load_3 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch88:8  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_3 = phi i32 [ %j_3, %branch88 ], [ %j_1_3, %20 ]

]]></Node>
<StgValue><ssdm name="j1_3"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_3 = icmp ult i32 %j1_3, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_3, label %_ifconv6, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="32">
<![CDATA[
_ifconv6:1  %tmp_49 = trunc i32 %j1_3 to i7

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv6:3  %newIndex_trunc3 = add i7 16, %tmp_49

]]></Node>
<StgValue><ssdm name="newIndex_trunc3"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="7">
<![CDATA[
_ifconv6:4  %newIndex10 = zext i7 %newIndex_trunc3 to i64

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:5  %p_0_addr_4 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="p_0_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:6  %p_1_addr_4 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex10

]]></Node>
<StgValue><ssdm name="p_1_addr_4"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:9  %p_0_load_5 = load i32* %p_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_5"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:10  %p_1_load_5 = load i32* %p_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_5"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_3 = add i32 %start_3, 16

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="379" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:2  %tmp_9_3 = add i32 16, %j1_3

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:7  %tmp_50 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_3, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv6:8  %icmp2 = icmp eq i25 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:9  %p_0_load_5 = load i32* %p_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_5"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:10  %p_1_load_5 = load i32* %p_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_5"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:11  %p_load_3_phi = select i1 %icmp2, i32 %p_0_load_5, i32 %p_1_load_5

]]></Node>
<StgValue><ssdm name="p_load_3_phi"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="55" op_0_bw="32">
<![CDATA[
_ifconv6:12  %tmp_2_3_cast = zext i32 %p_load_3_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_3_cast"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv6:13  %a_assign_3 = mul i55 %tmp_6_3_cast, %tmp_2_3_cast

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="55">
<![CDATA[
_ifconv6:14  %temp_6 = trunc i55 %a_assign_3 to i32

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="55">
<![CDATA[
_ifconv6:15  %tmp_52 = trunc i55 %a_assign_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="55">
<![CDATA[
_ifconv6:17  %tmp_53 = trunc i55 %a_assign_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="19" op_0_bw="55">
<![CDATA[
_ifconv6:19  %tmp_54 = trunc i55 %a_assign_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="391" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv6:16  %tmp_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_52, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv6:18  %tmp_i3_18 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_53, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i3_18"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv6:20  %tmp_1_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_54, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:21  %sum_neg_i3 = sub i32 %tmp_i3_18, %temp_6

]]></Node>
<StgValue><ssdm name="sum_neg_i3"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:22  %sum3_neg_i3 = sub i32 %sum_neg_i3, %tmp_i3

]]></Node>
<StgValue><ssdm name="sum3_neg_i3"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:23  %temp_7 = sub i32 %sum3_neg_i3, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="397" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="55" op_0_bw="32">
<![CDATA[
_ifconv6:24  %t_9_cast = zext i32 %temp_7 to i55

]]></Node>
<StgValue><ssdm name="t_9_cast"/></StgValue>
</operation>

<operation id="398" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv6:25  %tmp_2_i3 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_7, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i3"/></StgValue>
</operation>

<operation id="399" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="56" op_0_bw="55">
<![CDATA[
_ifconv6:26  %tmp_2_i3_cast = zext i55 %tmp_2_i3 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i3_cast"/></StgValue>
</operation>

<operation id="400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv6:27  %tmp_3_i3 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_7, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="401" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="57" op_0_bw="45">
<![CDATA[
_ifconv6:28  %tmp_3_i3_cast = zext i45 %tmp_3_i3 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i3_cast"/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv6:29  %tmp20 = add i55 %t_9_cast, %a_assign_3

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="56" op_0_bw="55">
<![CDATA[
_ifconv6:30  %tmp20_cast = zext i55 %tmp20 to i56

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv6:31  %tmp_5_i3 = add i56 %tmp_2_i3_cast, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i3"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="57" op_0_bw="56">
<![CDATA[
_ifconv6:32  %tmp_5_i3_cast = zext i56 %tmp_5_i3 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i3_cast"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv6:33  %t_3 = sub i57 %tmp_5_i3_cast, %tmp_3_i3_cast

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:34  %tmp_30 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_3, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="7">
<![CDATA[
_ifconv6:37  %newIndex14 = zext i7 %tmp_49 to i64

]]></Node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:38  %p_0_addr_7 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex14

]]></Node>
<StgValue><ssdm name="p_0_addr_7"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:39  %p_1_addr_7 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex14

]]></Node>
<StgValue><ssdm name="p_1_addr_7"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:42  %p_0_load_9 = load i32* %p_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_9"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:43  %p_1_load_9 = load i32* %p_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv6:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="25">
<![CDATA[
_ifconv6:35  %tmp_32 = sext i25 %tmp_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="26" op_0_bw="25">
<![CDATA[
_ifconv6:36  %tmp_33_cast = sext i25 %tmp_30 to i26

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv6:40  %tmp_55 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_3, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv6:41  %icmp4 = icmp eq i25 %tmp_55, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:42  %p_0_load_9 = load i32* %p_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_9"/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:43  %p_1_load_9 = load i32* %p_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_9"/></StgValue>
</operation>

<operation id="420" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:44  %p_load_1_3_phi = select i1 %icmp4, i32 %p_0_load_9, i32 %p_1_load_9

]]></Node>
<StgValue><ssdm name="p_load_1_3_phi"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv6:45  %tmp_11_3 = sub i26 16760834, %tmp_33_cast

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="26">
<![CDATA[
_ifconv6:46  %tmp_11_3_cast = sext i26 %tmp_11_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_3_cast"/></StgValue>
</operation>

<operation id="423" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv6:47  %tmp_12_3 = add i32 %p_load_1_3_phi, %tmp_11_3_cast

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv6:48  br i1 %icmp2, label %branch46, label %branch47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch47:0  store i32 %tmp_12_3, i32* %p_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %_ifconv7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch46:0  store i32 %tmp_12_3, i32* %p_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %_ifconv7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:0  %p_0_load_13 = load i32* %p_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_13"/></StgValue>
</operation>

<operation id="430" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:1  %p_1_load_13 = load i32* %p_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="431" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:0  %p_0_load_13 = load i32* %p_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_13"/></StgValue>
</operation>

<operation id="432" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:1  %p_1_load_13 = load i32* %p_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_13"/></StgValue>
</operation>

<operation id="433" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv7:2  %p_load_2_3_phi = select i1 %icmp4, i32 %p_0_load_13, i32 %p_1_load_13

]]></Node>
<StgValue><ssdm name="p_load_2_3_phi"/></StgValue>
</operation>

<operation id="434" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv7:3  %tmp_13_3 = add i32 %p_load_2_3_phi, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv7:4  br i1 %icmp4, label %branch40, label %branch41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch41:0  store i32 %tmp_13_3, i32* %p_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch40:0  store i32 %tmp_13_3, i32* %p_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1_3 = add i32 %j1_3, 1

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="442" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_4 = phi i32 [ 0, %16 ], [ %tmp_14_4, %23 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="443" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %k_1_4 = phi i6 [ 16, %16 ], [ %k_2_4, %23 ]

]]></Node>
<StgValue><ssdm name="k_1_4"/></StgValue>
</operation>

<operation id="444" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond5 = icmp eq i6 %k_1_4, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="445" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="446" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %21, label %branch86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch86:0  %k_2_4 = add i6 %k_1_4, 1

]]></Node>
<StgValue><ssdm name="k_2_4"/></StgValue>
</operation>

<operation id="448" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="6">
<![CDATA[
branch86:1  %newIndex6 = zext i6 %k_1_4 to i64

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="449" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch86:2  %zetas_0_addr_4 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex6

]]></Node>
<StgValue><ssdm name="zetas_0_addr_4"/></StgValue>
</operation>

<operation id="450" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="7">
<![CDATA[
branch86:3  %zetas_0_load_4 = load i23* %zetas_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_4"/></StgValue>
</operation>

<operation id="451" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="452" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="454" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="7">
<![CDATA[
branch86:3  %zetas_0_load_4 = load i23* %zetas_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_4"/></StgValue>
</operation>

<operation id="455" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch86:4  %tmp_4_4 = add i32 %j_4, 8

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="456" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch86:5  %tmp_5_4 = icmp ugt i32 %j_4, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="457" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch86:6  %start_4 = select i1 %tmp_5_4, i32 %j_4, i32 %tmp_4_4

]]></Node>
<StgValue><ssdm name="start_4"/></StgValue>
</operation>

<operation id="458" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="55" op_0_bw="23">
<![CDATA[
branch86:7  %tmp_6_4_cast = zext i23 %zetas_0_load_4 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast"/></StgValue>
</operation>

<operation id="459" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch86:8  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_4 = phi i32 [ %j_4, %branch86 ], [ %j_1_4, %25 ]

]]></Node>
<StgValue><ssdm name="j1_4"/></StgValue>
</operation>

<operation id="461" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_4 = icmp ult i32 %j1_4, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_4, label %_ifconv8, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="32">
<![CDATA[
_ifconv8:1  %tmp_56 = trunc i32 %j1_4 to i7

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="464" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv8:3  %newIndex_trunc = add i7 8, %tmp_56

]]></Node>
<StgValue><ssdm name="newIndex_trunc"/></StgValue>
</operation>

<operation id="465" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="7">
<![CDATA[
_ifconv8:4  %newIndex13 = zext i7 %newIndex_trunc to i64

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:5  %p_0_addr_6 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="p_0_addr_6"/></StgValue>
</operation>

<operation id="467" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:6  %p_1_addr_6 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex13

]]></Node>
<StgValue><ssdm name="p_1_addr_6"/></StgValue>
</operation>

<operation id="468" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:9  %p_0_load_8 = load i32* %p_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_8"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:10  %p_1_load_8 = load i32* %p_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_8"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_4 = add i32 %start_4, 8

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="471" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="472" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:2  %tmp_9_4 = add i32 8, %j1_4

]]></Node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:7  %tmp_57 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_4, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv8:8  %icmp5 = icmp eq i25 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:9  %p_0_load_8 = load i32* %p_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_8"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:10  %p_1_load_8 = load i32* %p_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_8"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:11  %p_load_4_phi = select i1 %icmp5, i32 %p_0_load_8, i32 %p_1_load_8

]]></Node>
<StgValue><ssdm name="p_load_4_phi"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="478" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="55" op_0_bw="32">
<![CDATA[
_ifconv8:12  %tmp_2_4_cast = zext i32 %p_load_4_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_4_cast"/></StgValue>
</operation>

<operation id="479" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv8:13  %a_assign_4 = mul i55 %tmp_6_4_cast, %tmp_2_4_cast

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="480" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="55">
<![CDATA[
_ifconv8:14  %temp_8 = trunc i55 %a_assign_4 to i32

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="481" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="55">
<![CDATA[
_ifconv8:15  %tmp_59 = trunc i55 %a_assign_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="482" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="55">
<![CDATA[
_ifconv8:17  %tmp_60 = trunc i55 %a_assign_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="483" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="19" op_0_bw="55">
<![CDATA[
_ifconv8:19  %tmp_61 = trunc i55 %a_assign_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="484" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv8:16  %tmp_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_59, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="485" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv8:18  %tmp_i4_21 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_60, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i4_21"/></StgValue>
</operation>

<operation id="486" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv8:20  %tmp_1_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_61, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i4"/></StgValue>
</operation>

<operation id="487" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:21  %sum_neg_i4 = sub i32 %tmp_i4_21, %temp_8

]]></Node>
<StgValue><ssdm name="sum_neg_i4"/></StgValue>
</operation>

<operation id="488" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:22  %sum3_neg_i4 = sub i32 %sum_neg_i4, %tmp_i4

]]></Node>
<StgValue><ssdm name="sum3_neg_i4"/></StgValue>
</operation>

<operation id="489" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:23  %temp_9 = sub i32 %sum3_neg_i4, %tmp_1_i4

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="490" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="55" op_0_bw="32">
<![CDATA[
_ifconv8:24  %t_12_cast = zext i32 %temp_9 to i55

]]></Node>
<StgValue><ssdm name="t_12_cast"/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv8:25  %tmp_2_i4 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_9, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i4"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="56" op_0_bw="55">
<![CDATA[
_ifconv8:26  %tmp_2_i4_cast = zext i55 %tmp_2_i4 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i4_cast"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv8:27  %tmp_3_i4 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_9, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="57" op_0_bw="45">
<![CDATA[
_ifconv8:28  %tmp_3_i4_cast = zext i45 %tmp_3_i4 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i4_cast"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv8:29  %tmp21 = add i55 %t_12_cast, %a_assign_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="56" op_0_bw="55">
<![CDATA[
_ifconv8:30  %tmp21_cast = zext i55 %tmp21 to i56

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="497" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv8:31  %tmp_5_i4 = add i56 %tmp_2_i4_cast, %tmp21_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i4"/></StgValue>
</operation>

<operation id="498" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="57" op_0_bw="56">
<![CDATA[
_ifconv8:32  %tmp_5_i4_cast = zext i56 %tmp_5_i4 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i4_cast"/></StgValue>
</operation>

<operation id="499" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv8:33  %t_4 = sub i57 %tmp_5_i4_cast, %tmp_3_i4_cast

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="500" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:34  %tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_4, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="501" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="7">
<![CDATA[
_ifconv8:37  %newIndex17 = zext i7 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:38  %p_0_addr_9 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="p_0_addr_9"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:39  %p_1_addr_9 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex17

]]></Node>
<StgValue><ssdm name="p_1_addr_9"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:42  %p_0_load_12 = load i32* %p_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_12"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:43  %p_1_load_12 = load i32* %p_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="506" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv8:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="25">
<![CDATA[
_ifconv8:35  %tmp_35 = sext i25 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="508" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="26" op_0_bw="25">
<![CDATA[
_ifconv8:36  %tmp_36_cast = sext i25 %tmp_33 to i26

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="509" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv8:40  %tmp_62 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_4, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="510" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv8:41  %icmp7 = icmp eq i25 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="511" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:42  %p_0_load_12 = load i32* %p_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_12"/></StgValue>
</operation>

<operation id="512" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:43  %p_1_load_12 = load i32* %p_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_12"/></StgValue>
</operation>

<operation id="513" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:44  %p_load_1_4_phi = select i1 %icmp7, i32 %p_0_load_12, i32 %p_1_load_12

]]></Node>
<StgValue><ssdm name="p_load_1_4_phi"/></StgValue>
</operation>

<operation id="514" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv8:45  %tmp_11_4 = sub i26 16760834, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="515" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="26">
<![CDATA[
_ifconv8:46  %tmp_11_4_cast = sext i26 %tmp_11_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_4_cast"/></StgValue>
</operation>

<operation id="516" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:47  %tmp_12_4 = add i32 %p_load_1_4_phi, %tmp_11_4_cast

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="517" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv8:48  br i1 %icmp5, label %branch36, label %branch37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch37:0  store i32 %tmp_12_4, i32* %p_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %_ifconv9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch36:0  store i32 %tmp_12_4, i32* %p_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %_ifconv9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:0  %p_0_load_16 = load i32* %p_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_16"/></StgValue>
</operation>

<operation id="523" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:1  %p_1_load_16 = load i32* %p_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_16"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="524" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:0  %p_0_load_16 = load i32* %p_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_16"/></StgValue>
</operation>

<operation id="525" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:1  %p_1_load_16 = load i32* %p_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_16"/></StgValue>
</operation>

<operation id="526" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:2  %p_load_2_4_phi = select i1 %icmp7, i32 %p_0_load_16, i32 %p_1_load_16

]]></Node>
<StgValue><ssdm name="p_load_2_4_phi"/></StgValue>
</operation>

<operation id="527" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv9:3  %tmp_13_4 = add i32 %p_load_2_4_phi, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="528" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv9:4  br i1 %icmp7, label %branch30, label %branch31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch31:0  store i32 %tmp_13_4, i32* %p_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch30:0  store i32 %tmp_13_4, i32* %p_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1_4 = add i32 %j1_4, 1

]]></Node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="535" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_5 = phi i32 [ 0, %21 ], [ %tmp_14_5, %28 ]

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="536" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %k_1_5 = phi i7 [ 32, %21 ], [ %k_2_5, %28 ]

]]></Node>
<StgValue><ssdm name="k_1_5"/></StgValue>
</operation>

<operation id="537" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond6 = icmp eq i7 %k_1_5, -64

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %26, label %branch84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch84:0  %k_2_5 = add i7 %k_1_5, 1

]]></Node>
<StgValue><ssdm name="k_2_5"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="7">
<![CDATA[
branch84:1  %newIndex12 = zext i7 %k_1_5 to i64

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:2  %zetas_0_addr_5 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex12

]]></Node>
<StgValue><ssdm name="zetas_0_addr_5"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="23" op_0_bw="7">
<![CDATA[
branch84:3  %zetas_0_load_5 = load i23* %zetas_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_5"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="547" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="23" op_0_bw="7">
<![CDATA[
branch84:3  %zetas_0_load_5 = load i23* %zetas_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_5"/></StgValue>
</operation>

<operation id="548" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84:4  %tmp_4_5 = add i32 %j_5, 4

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="549" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84:5  %tmp_5_5 = icmp ugt i32 %j_5, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="550" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch84:6  %start_5 = select i1 %tmp_5_5, i32 %j_5, i32 %tmp_4_5

]]></Node>
<StgValue><ssdm name="start_5"/></StgValue>
</operation>

<operation id="551" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="55" op_0_bw="23">
<![CDATA[
branch84:7  %tmp_6_5_cast = zext i23 %zetas_0_load_5 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast"/></StgValue>
</operation>

<operation id="552" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch84:8  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="553" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_5 = phi i32 [ %j_5, %branch84 ], [ %j_1_5, %30 ]

]]></Node>
<StgValue><ssdm name="j1_5"/></StgValue>
</operation>

<operation id="554" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_5 = icmp ult i32 %j1_5, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="555" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_5, label %_ifconv10, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="32">
<![CDATA[
_ifconv10:1  %tmp_64 = trunc i32 %j1_5 to i7

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="557" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv10:3  %newIndex_trunc2 = add i7 4, %tmp_64

]]></Node>
<StgValue><ssdm name="newIndex_trunc2"/></StgValue>
</operation>

<operation id="558" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="7">
<![CDATA[
_ifconv10:4  %newIndex16 = zext i7 %newIndex_trunc2 to i64

]]></Node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="559" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv10:5  %p_0_addr_8 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex16

]]></Node>
<StgValue><ssdm name="p_0_addr_8"/></StgValue>
</operation>

<operation id="560" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv10:6  %p_1_addr_8 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex16

]]></Node>
<StgValue><ssdm name="p_1_addr_8"/></StgValue>
</operation>

<operation id="561" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:9  %p_0_load_11 = load i32* %p_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_11"/></StgValue>
</operation>

<operation id="562" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:10  %p_1_load_11 = load i32* %p_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_11"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_5 = add i32 %start_5, 4

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="565" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:2  %tmp_9_5 = add i32 4, %j1_5

]]></Node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv10:7  %tmp_65 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_5, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="567" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv10:8  %icmp8 = icmp eq i25 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="568" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:9  %p_0_load_11 = load i32* %p_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_11"/></StgValue>
</operation>

<operation id="569" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:10  %p_1_load_11 = load i32* %p_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_11"/></StgValue>
</operation>

<operation id="570" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv10:11  %p_load_5_phi = select i1 %icmp8, i32 %p_0_load_11, i32 %p_1_load_11

]]></Node>
<StgValue><ssdm name="p_load_5_phi"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="571" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="55" op_0_bw="32">
<![CDATA[
_ifconv10:12  %tmp_2_5_cast = zext i32 %p_load_5_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_5_cast"/></StgValue>
</operation>

<operation id="572" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv10:13  %a_assign_5 = mul i55 %tmp_6_5_cast, %tmp_2_5_cast

]]></Node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="573" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="55">
<![CDATA[
_ifconv10:14  %temp_10 = trunc i55 %a_assign_5 to i32

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="574" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="55">
<![CDATA[
_ifconv10:15  %tmp_67 = trunc i55 %a_assign_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="575" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="55">
<![CDATA[
_ifconv10:17  %tmp_68 = trunc i55 %a_assign_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="19" op_0_bw="55">
<![CDATA[
_ifconv10:19  %tmp_69 = trunc i55 %a_assign_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="577" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv10:16  %tmp_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_67, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="578" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv10:18  %tmp_i5_24 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_68, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i5_24"/></StgValue>
</operation>

<operation id="579" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv10:20  %tmp_1_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_69, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i5"/></StgValue>
</operation>

<operation id="580" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:21  %sum_neg_i5 = sub i32 %tmp_i5_24, %temp_10

]]></Node>
<StgValue><ssdm name="sum_neg_i5"/></StgValue>
</operation>

<operation id="581" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:22  %sum3_neg_i5 = sub i32 %sum_neg_i5, %tmp_i5

]]></Node>
<StgValue><ssdm name="sum3_neg_i5"/></StgValue>
</operation>

<operation id="582" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:23  %temp_11 = sub i32 %sum3_neg_i5, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="583" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="55" op_0_bw="32">
<![CDATA[
_ifconv10:24  %t_15_cast = zext i32 %temp_11 to i55

]]></Node>
<StgValue><ssdm name="t_15_cast"/></StgValue>
</operation>

<operation id="584" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv10:25  %tmp_2_i5 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_11, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i5"/></StgValue>
</operation>

<operation id="585" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="56" op_0_bw="55">
<![CDATA[
_ifconv10:26  %tmp_2_i5_cast = zext i55 %tmp_2_i5 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i5_cast"/></StgValue>
</operation>

<operation id="586" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv10:27  %tmp_3_i5 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_11, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>

<operation id="587" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="57" op_0_bw="45">
<![CDATA[
_ifconv10:28  %tmp_3_i5_cast = zext i45 %tmp_3_i5 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i5_cast"/></StgValue>
</operation>

<operation id="588" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv10:29  %tmp22 = add i55 %t_15_cast, %a_assign_5

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="589" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="56" op_0_bw="55">
<![CDATA[
_ifconv10:30  %tmp22_cast = zext i55 %tmp22 to i56

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="590" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv10:31  %tmp_5_i5 = add i56 %tmp_2_i5_cast, %tmp22_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i5"/></StgValue>
</operation>

<operation id="591" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="57" op_0_bw="56">
<![CDATA[
_ifconv10:32  %tmp_5_i5_cast = zext i56 %tmp_5_i5 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i5_cast"/></StgValue>
</operation>

<operation id="592" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv10:33  %t_5 = sub i57 %tmp_5_i5_cast, %tmp_3_i5_cast

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="593" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv10:34  %tmp_36 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_5, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="594" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="7">
<![CDATA[
_ifconv10:37  %newIndex20 = zext i7 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="595" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv10:38  %p_0_addr_11 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="p_0_addr_11"/></StgValue>
</operation>

<operation id="596" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv10:39  %p_1_addr_11 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex20

]]></Node>
<StgValue><ssdm name="p_1_addr_11"/></StgValue>
</operation>

<operation id="597" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:42  %p_0_load_15 = load i32* %p_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_15"/></StgValue>
</operation>

<operation id="598" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:43  %p_1_load_15 = load i32* %p_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_15"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="599" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv10:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="25">
<![CDATA[
_ifconv10:35  %tmp_38 = sext i25 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="26" op_0_bw="25">
<![CDATA[
_ifconv10:36  %tmp_39_cast = sext i25 %tmp_36 to i26

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv10:40  %tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_5, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="603" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv10:41  %icmp10 = icmp eq i25 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp10"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:42  %p_0_load_15 = load i32* %p_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_15"/></StgValue>
</operation>

<operation id="605" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:43  %p_1_load_15 = load i32* %p_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_15"/></StgValue>
</operation>

<operation id="606" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv10:44  %p_load_1_5_phi = select i1 %icmp10, i32 %p_0_load_15, i32 %p_1_load_15

]]></Node>
<StgValue><ssdm name="p_load_1_5_phi"/></StgValue>
</operation>

<operation id="607" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv10:45  %tmp_11_5 = sub i26 16760834, %tmp_39_cast

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="608" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="26">
<![CDATA[
_ifconv10:46  %tmp_11_5_cast = sext i26 %tmp_11_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_5_cast"/></StgValue>
</operation>

<operation id="609" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv10:47  %tmp_12_5 = add i32 %p_load_1_5_phi, %tmp_11_5_cast

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="610" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv10:48  br i1 %icmp8, label %branch26, label %branch27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch27:0  store i32 %tmp_12_5, i32* %p_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %_ifconv11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch26:0  store i32 %tmp_12_5, i32* %p_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %_ifconv11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:0  %p_0_load_18 = load i32* %p_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_18"/></StgValue>
</operation>

<operation id="616" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:1  %p_1_load_18 = load i32* %p_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_18"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="617" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:0  %p_0_load_18 = load i32* %p_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_18"/></StgValue>
</operation>

<operation id="618" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:1  %p_1_load_18 = load i32* %p_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_18"/></StgValue>
</operation>

<operation id="619" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv11:2  %p_load_2_5_phi = select i1 %icmp10, i32 %p_0_load_18, i32 %p_1_load_18

]]></Node>
<StgValue><ssdm name="p_load_2_5_phi"/></StgValue>
</operation>

<operation id="620" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv11:3  %tmp_13_5 = add i32 %p_load_2_5_phi, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="621" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv11:4  br i1 %icmp10, label %branch20, label %branch21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch21:0  store i32 %tmp_13_5, i32* %p_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch20:0  store i32 %tmp_13_5, i32* %p_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1_5 = add i32 %j1_5, 1

]]></Node>
<StgValue><ssdm name="j_1_5"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="628" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_6 = phi i32 [ 0, %26 ], [ %tmp_14_6, %33 ]

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="629" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %k_1_6 = phi i8 [ 64, %26 ], [ %k_2_6, %33 ]

]]></Node>
<StgValue><ssdm name="k_1_6"/></StgValue>
</operation>

<operation id="630" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond = icmp eq i8 %k_1_6, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="631" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="632" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %31, label %branch82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch82:0  %k_2_6 = add i8 1, %k_1_6

]]></Node>
<StgValue><ssdm name="k_2_6"/></StgValue>
</operation>

<operation id="634" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="7" op_0_bw="8">
<![CDATA[
branch82:1  %tmp_63 = trunc i8 %k_1_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="635" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="7">
<![CDATA[
branch82:2  %newIndex15 = zext i7 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="636" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82:3  %zetas_0_addr_6 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex15

]]></Node>
<StgValue><ssdm name="zetas_0_addr_6"/></StgValue>
</operation>

<operation id="637" st_id="57" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="23" op_0_bw="7">
<![CDATA[
branch82:4  %zetas_0_load_6 = load i23* %zetas_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_6"/></StgValue>
</operation>

<operation id="638" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="639" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="640" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="641" st_id="58" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="23" op_0_bw="7">
<![CDATA[
branch82:4  %zetas_0_load_6 = load i23* %zetas_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_6"/></StgValue>
</operation>

<operation id="642" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch82:5  %tmp_4_6 = add i32 2, %j_6

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="643" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch82:6  %tmp_5_6 = icmp ugt i32 %j_6, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="644" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch82:7  %start_6 = select i1 %tmp_5_6, i32 %j_6, i32 %tmp_4_6

]]></Node>
<StgValue><ssdm name="start_6"/></StgValue>
</operation>

<operation id="645" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="55" op_0_bw="23">
<![CDATA[
branch82:8  %tmp_6_6_cast = zext i23 %zetas_0_load_6 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_6_cast"/></StgValue>
</operation>

<operation id="646" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch82:9  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="647" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_6 = phi i32 [ %j_6, %branch82 ], [ %j_1_6, %35 ]

]]></Node>
<StgValue><ssdm name="j1_6"/></StgValue>
</operation>

<operation id="648" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_6 = icmp ult i32 %j1_6, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="649" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_6, label %_ifconv12, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="32">
<![CDATA[
_ifconv12:1  %tmp_74 = trunc i32 %j1_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="651" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv12:3  %newIndex_trunc6 = add i7 2, %tmp_74

]]></Node>
<StgValue><ssdm name="newIndex_trunc6"/></StgValue>
</operation>

<operation id="652" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="7">
<![CDATA[
_ifconv12:4  %newIndex19 = zext i7 %newIndex_trunc6 to i64

]]></Node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="653" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv12:5  %p_0_addr_10 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="p_0_addr_10"/></StgValue>
</operation>

<operation id="654" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv12:6  %p_1_addr_10 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex19

]]></Node>
<StgValue><ssdm name="p_1_addr_10"/></StgValue>
</operation>

<operation id="655" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:9  %p_0_load_14 = load i32* %p_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_14"/></StgValue>
</operation>

<operation id="656" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:10  %p_1_load_14 = load i32* %p_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_14"/></StgValue>
</operation>

<operation id="657" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_6 = add i32 %start_6, 2

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="658" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="659" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv12:2  %tmp_9_6 = add i32 2, %j1_6

]]></Node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="660" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv12:7  %tmp_75 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %tmp_9_6, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="661" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv12:8  %icmp12 = icmp eq i25 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="icmp12"/></StgValue>
</operation>

<operation id="662" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:9  %p_0_load_14 = load i32* %p_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_14"/></StgValue>
</operation>

<operation id="663" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:10  %p_1_load_14 = load i32* %p_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_14"/></StgValue>
</operation>

<operation id="664" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:11  %p_load_6_phi = select i1 %icmp12, i32 %p_0_load_14, i32 %p_1_load_14

]]></Node>
<StgValue><ssdm name="p_load_6_phi"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="665" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="55" op_0_bw="32">
<![CDATA[
_ifconv12:12  %tmp_2_6_cast = zext i32 %p_load_6_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_6_cast"/></StgValue>
</operation>

<operation id="666" st_id="61" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv12:13  %a_assign_6 = mul i55 %tmp_6_6_cast, %tmp_2_6_cast

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="667" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="55">
<![CDATA[
_ifconv12:14  %temp_12 = trunc i55 %a_assign_6 to i32

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="668" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="6" op_0_bw="55">
<![CDATA[
_ifconv12:15  %tmp_77 = trunc i55 %a_assign_6 to i6

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="669" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="55">
<![CDATA[
_ifconv12:17  %tmp_78 = trunc i55 %a_assign_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="670" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="19" op_0_bw="55">
<![CDATA[
_ifconv12:19  %tmp_79 = trunc i55 %a_assign_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="671" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv12:16  %tmp_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_77, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="672" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv12:18  %tmp_i6_27 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_78, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i6_27"/></StgValue>
</operation>

<operation id="673" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv12:20  %tmp_1_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_79, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i6"/></StgValue>
</operation>

<operation id="674" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv12:21  %sum_neg_i6 = sub i32 %tmp_i6_27, %temp_12

]]></Node>
<StgValue><ssdm name="sum_neg_i6"/></StgValue>
</operation>

<operation id="675" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv12:22  %sum3_neg_i6 = sub i32 %sum_neg_i6, %tmp_i6

]]></Node>
<StgValue><ssdm name="sum3_neg_i6"/></StgValue>
</operation>

<operation id="676" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv12:23  %temp_13 = sub i32 %sum3_neg_i6, %tmp_1_i6

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="677" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="55" op_0_bw="32">
<![CDATA[
_ifconv12:24  %t_18_cast = zext i32 %temp_13 to i55

]]></Node>
<StgValue><ssdm name="t_18_cast"/></StgValue>
</operation>

<operation id="678" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv12:25  %tmp_2_i6 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_13, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>

<operation id="679" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="56" op_0_bw="55">
<![CDATA[
_ifconv12:26  %tmp_2_i6_cast = zext i55 %tmp_2_i6 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i6_cast"/></StgValue>
</operation>

<operation id="680" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv12:27  %tmp_3_i6 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_13, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="681" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="57" op_0_bw="45">
<![CDATA[
_ifconv12:28  %tmp_3_i6_cast = zext i45 %tmp_3_i6 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i6_cast"/></StgValue>
</operation>

<operation id="682" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv12:29  %tmp23 = add i55 %t_18_cast, %a_assign_6

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="683" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="56" op_0_bw="55">
<![CDATA[
_ifconv12:30  %tmp23_cast = zext i55 %tmp23 to i56

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="684" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv12:31  %tmp_5_i6 = add i56 %tmp_2_i6_cast, %tmp23_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i6"/></StgValue>
</operation>

<operation id="685" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="57" op_0_bw="56">
<![CDATA[
_ifconv12:32  %tmp_5_i6_cast = zext i56 %tmp_5_i6 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i6_cast"/></StgValue>
</operation>

<operation id="686" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv12:33  %t_6 = sub i57 %tmp_5_i6_cast, %tmp_3_i6_cast

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="687" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv12:34  %tmp_39 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_6, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="688" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="7">
<![CDATA[
_ifconv12:37  %newIndex21 = zext i7 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="689" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv12:38  %p_0_addr_12 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex21

]]></Node>
<StgValue><ssdm name="p_0_addr_12"/></StgValue>
</operation>

<operation id="690" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv12:39  %p_1_addr_12 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex21

]]></Node>
<StgValue><ssdm name="p_1_addr_12"/></StgValue>
</operation>

<operation id="691" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:42  %p_0_load_17 = load i32* %p_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_17"/></StgValue>
</operation>

<operation id="692" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:43  %p_1_load_17 = load i32* %p_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_17"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="693" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv12:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="25">
<![CDATA[
_ifconv12:35  %tmp_40 = sext i25 %tmp_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="695" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="25">
<![CDATA[
_ifconv12:36  %tmp_42_cast = sext i25 %tmp_39 to i26

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="696" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv12:40  %tmp_80 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %j1_6, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="697" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv12:41  %icmp13 = icmp eq i25 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="icmp13"/></StgValue>
</operation>

<operation id="698" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:42  %p_0_load_17 = load i32* %p_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_17"/></StgValue>
</operation>

<operation id="699" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:43  %p_1_load_17 = load i32* %p_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_17"/></StgValue>
</operation>

<operation id="700" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:44  %p_load_1_6_phi = select i1 %icmp13, i32 %p_0_load_17, i32 %p_1_load_17

]]></Node>
<StgValue><ssdm name="p_load_1_6_phi"/></StgValue>
</operation>

<operation id="701" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv12:45  %tmp_11_6 = sub i26 16760834, %tmp_42_cast

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="702" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="26">
<![CDATA[
_ifconv12:46  %tmp_11_6_cast = sext i26 %tmp_11_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_6_cast"/></StgValue>
</operation>

<operation id="703" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv12:47  %tmp_12_6 = add i32 %p_load_1_6_phi, %tmp_11_6_cast

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="704" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv12:48  br i1 %icmp12, label %branch16, label %branch17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch17:0  store i32 %tmp_12_6, i32* %p_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch16:0  store i32 %tmp_12_6, i32* %p_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:0  %p_0_load_21 = load i32* %p_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_21"/></StgValue>
</operation>

<operation id="710" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:1  %p_1_load_21 = load i32* %p_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="711" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:0  %p_0_load_21 = load i32* %p_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_21"/></StgValue>
</operation>

<operation id="712" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:1  %p_1_load_21 = load i32* %p_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_21"/></StgValue>
</operation>

<operation id="713" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv13:2  %p_load_2_6_phi = select i1 %icmp13, i32 %p_0_load_21, i32 %p_1_load_21

]]></Node>
<StgValue><ssdm name="p_load_2_6_phi"/></StgValue>
</operation>

<operation id="714" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv13:3  %tmp_13_6 = add i32 %p_load_2_6_phi, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="715" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv13:4  br i1 %icmp13, label %branch10, label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch11:0  store i32 %tmp_13_6, i32* %p_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch10:0  store i32 %tmp_13_6, i32* %p_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_1_6 = add i32 %j1_6, 1

]]></Node>
<StgValue><ssdm name="j_1_6"/></StgValue>
</operation>

<operation id="721" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="722" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %j_7 = phi i9 [ 0, %31 ], [ %tmp_14_7, %38 ]

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="723" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %k_1_7 = phi i32 [ 128, %31 ], [ %k_2_7, %38 ]

]]></Node>
<StgValue><ssdm name="k_1_7"/></StgValue>
</operation>

<operation id="724" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:2  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j_7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="725" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_71, label %36, label %_ifconv16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv16:0  %k_2_7 = add i32 1, %k_1_7

]]></Node>
<StgValue><ssdm name="k_2_7"/></StgValue>
</operation>

<operation id="727" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="32">
<![CDATA[
_ifconv16:1  %tmp_72 = trunc i32 %k_1_7 to i7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="728" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="7">
<![CDATA[
_ifconv16:2  %newIndex18 = zext i7 %tmp_72 to i64

]]></Node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="729" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:3  %zetas_0_addr_7 = getelementptr [128 x i23]* @zetas_0, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="zetas_0_addr_7"/></StgValue>
</operation>

<operation id="730" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="7" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:4  %zetas_1_addr = getelementptr [128 x i23]* @zetas_1, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="zetas_1_addr"/></StgValue>
</operation>

<operation id="731" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv16:5  %tmp_73 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %k_1_7, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="732" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv16:6  %icmp11 = icmp eq i25 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="icmp11"/></StgValue>
</operation>

<operation id="733" st_id="66" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="23" op_0_bw="7">
<![CDATA[
_ifconv16:7  %zetas_0_load_7 = load i23* %zetas_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_7"/></StgValue>
</operation>

<operation id="734" st_id="66" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="23" op_0_bw="7">
<![CDATA[
_ifconv16:8  %zetas_1_load = load i23* %zetas_1_addr, align 4

]]></Node>
<StgValue><ssdm name="zetas_1_load"/></StgValue>
</operation>

<operation id="735" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2112, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="736" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="737" st_id="67" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="23" op_0_bw="7">
<![CDATA[
_ifconv16:7  %zetas_0_load_7 = load i23* %zetas_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="zetas_0_load_7"/></StgValue>
</operation>

<operation id="738" st_id="67" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="23" op_0_bw="7">
<![CDATA[
_ifconv16:8  %zetas_1_load = load i23* %zetas_1_addr, align 4

]]></Node>
<StgValue><ssdm name="zetas_1_load"/></StgValue>
</operation>

<operation id="739" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv16:9  %zeta_7_phi = select i1 %icmp11, i23 %zetas_0_load_7, i23 %zetas_1_load

]]></Node>
<StgValue><ssdm name="zeta_7_phi"/></StgValue>
</operation>

<operation id="740" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv16:10  %tmp_4_7 = add i9 1, %j_7

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="741" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv16:11  %tmp_5_7 = icmp ugt i9 %j_7, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="742" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv16:12  %start_7 = select i1 %tmp_5_7, i9 %j_7, i9 %tmp_4_7

]]></Node>
<StgValue><ssdm name="start_7"/></StgValue>
</operation>

<operation id="743" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="55" op_0_bw="23">
<![CDATA[
_ifconv16:13  %tmp_6_7_cast = zext i23 %zeta_7_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_6_7_cast"/></StgValue>
</operation>

<operation id="744" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
_ifconv16:14  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="745" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %j1_7 = phi i9 [ %j_7, %_ifconv16 ], [ %tmp_9_7, %40 ]

]]></Node>
<StgValue><ssdm name="j1_7"/></StgValue>
</operation>

<operation id="746" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_8_7 = icmp ult i9 %j1_7, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="747" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_7, label %_ifconv14, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="7" op_0_bw="9">
<![CDATA[
_ifconv14:1  %tmp_81 = trunc i9 %j1_7 to i7

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="749" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv14:2  %tmp_9_7 = add i9 1, %j1_7

]]></Node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="750" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv14:3  %newIndex_trunc8 = add i7 1, %tmp_81

]]></Node>
<StgValue><ssdm name="newIndex_trunc8"/></StgValue>
</operation>

<operation id="751" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="7">
<![CDATA[
_ifconv14:4  %newIndex22 = zext i7 %newIndex_trunc8 to i64

]]></Node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="752" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv14:5  %p_0_addr_13 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="p_0_addr_13"/></StgValue>
</operation>

<operation id="753" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv14:6  %p_1_addr_13 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex22

]]></Node>
<StgValue><ssdm name="p_1_addr_13"/></StgValue>
</operation>

<operation id="754" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv14:7  %tmp_82 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %tmp_9_7, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="755" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv14:8  %icmp14 = icmp eq i2 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="icmp14"/></StgValue>
</operation>

<operation id="756" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:9  %p_0_load_19 = load i32* %p_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_19"/></StgValue>
</operation>

<operation id="757" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:10  %p_1_load_19 = load i32* %p_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_19"/></StgValue>
</operation>

<operation id="758" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv14:40  %tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i9.i32.i32(i9 %j1_7, i32 7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="759" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv14:41  %icmp15 = icmp eq i2 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="icmp15"/></StgValue>
</operation>

<operation id="760" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_14_7 = add i9 %start_7, 1

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="761" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="762" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:9  %p_0_load_19 = load i32* %p_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_19"/></StgValue>
</operation>

<operation id="763" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:10  %p_1_load_19 = load i32* %p_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_19"/></StgValue>
</operation>

<operation id="764" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv14:11  %p_load_7_phi = select i1 %icmp14, i32 %p_0_load_19, i32 %p_1_load_19

]]></Node>
<StgValue><ssdm name="p_load_7_phi"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="765" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="55" op_0_bw="32">
<![CDATA[
_ifconv14:12  %tmp_2_7_cast = zext i32 %p_load_7_phi to i55

]]></Node>
<StgValue><ssdm name="tmp_2_7_cast"/></StgValue>
</operation>

<operation id="766" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv14:13  %a_assign_7 = mul i55 %tmp_6_7_cast, %tmp_2_7_cast

]]></Node>
<StgValue><ssdm name="a_assign_7"/></StgValue>
</operation>

<operation id="767" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="55">
<![CDATA[
_ifconv14:14  %temp_14 = trunc i55 %a_assign_7 to i32

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="768" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="6" op_0_bw="55">
<![CDATA[
_ifconv14:15  %tmp_84 = trunc i55 %a_assign_7 to i6

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="769" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="55">
<![CDATA[
_ifconv14:17  %tmp_85 = trunc i55 %a_assign_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="770" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="19" op_0_bw="55">
<![CDATA[
_ifconv14:19  %tmp_86 = trunc i55 %a_assign_7 to i19

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="771" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ifconv14:16  %tmp_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_84, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="772" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv14:18  %tmp_i7_29 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_85, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i7_29"/></StgValue>
</operation>

<operation id="773" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ifconv14:20  %tmp_1_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_86, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>

<operation id="774" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv14:21  %sum_neg_i7 = sub i32 %tmp_i7_29, %temp_14

]]></Node>
<StgValue><ssdm name="sum_neg_i7"/></StgValue>
</operation>

<operation id="775" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv14:22  %sum3_neg_i7 = sub i32 %sum_neg_i7, %tmp_i7

]]></Node>
<StgValue><ssdm name="sum3_neg_i7"/></StgValue>
</operation>

<operation id="776" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv14:23  %temp_15 = sub i32 %sum3_neg_i7, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="777" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="55" op_0_bw="32">
<![CDATA[
_ifconv14:24  %t_21_cast = zext i32 %temp_15 to i55

]]></Node>
<StgValue><ssdm name="t_21_cast"/></StgValue>
</operation>

<operation id="778" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
_ifconv14:25  %tmp_2_i7 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_15, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i7"/></StgValue>
</operation>

<operation id="779" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="56" op_0_bw="55">
<![CDATA[
_ifconv14:26  %tmp_2_i7_cast = zext i55 %tmp_2_i7 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i7_cast"/></StgValue>
</operation>

<operation id="780" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
_ifconv14:27  %tmp_3_i7 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_15, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="781" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="57" op_0_bw="45">
<![CDATA[
_ifconv14:28  %tmp_3_i7_cast = zext i45 %tmp_3_i7 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i7_cast"/></StgValue>
</operation>

<operation id="782" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv14:29  %tmp24 = add i55 %t_21_cast, %a_assign_7

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="783" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="56" op_0_bw="55">
<![CDATA[
_ifconv14:30  %tmp24_cast = zext i55 %tmp24 to i56

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="784" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv14:31  %tmp_5_i7 = add i56 %tmp_2_i7_cast, %tmp24_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i7"/></StgValue>
</operation>

<operation id="785" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="57" op_0_bw="56">
<![CDATA[
_ifconv14:32  %tmp_5_i7_cast = zext i56 %tmp_5_i7 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i7_cast"/></StgValue>
</operation>

<operation id="786" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
_ifconv14:33  %t_7 = sub i57 %tmp_5_i7_cast, %tmp_3_i7_cast

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="787" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv14:34  %tmp_41 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_7, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="788" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="7">
<![CDATA[
_ifconv14:37  %newIndex1 = zext i7 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="789" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv14:38  %p_0_addr_14 = getelementptr [128 x i32]* %p_0, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="p_0_addr_14"/></StgValue>
</operation>

<operation id="790" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv14:39  %p_1_addr_14 = getelementptr [128 x i32]* %p_1, i64 0, i64 %newIndex1

]]></Node>
<StgValue><ssdm name="p_1_addr_14"/></StgValue>
</operation>

<operation id="791" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:42  %p_0_load_20 = load i32* %p_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_20"/></StgValue>
</operation>

<operation id="792" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:43  %p_1_load_20 = load i32* %p_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_20"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="793" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv14:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3113) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="25">
<![CDATA[
_ifconv14:35  %tmp_42 = sext i25 %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="795" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="26" op_0_bw="25">
<![CDATA[
_ifconv14:36  %tmp_45_cast = sext i25 %tmp_41 to i26

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="796" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:42  %p_0_load_20 = load i32* %p_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_20"/></StgValue>
</operation>

<operation id="797" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:43  %p_1_load_20 = load i32* %p_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_20"/></StgValue>
</operation>

<operation id="798" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv14:44  %p_load_1_7_phi = select i1 %icmp15, i32 %p_0_load_20, i32 %p_1_load_20

]]></Node>
<StgValue><ssdm name="p_load_1_7_phi"/></StgValue>
</operation>

<operation id="799" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv14:45  %tmp_11_7 = sub i26 16760834, %tmp_45_cast

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="800" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="26">
<![CDATA[
_ifconv14:46  %tmp_11_7_cast = sext i26 %tmp_11_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_7_cast"/></StgValue>
</operation>

<operation id="801" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv14:47  %tmp_12_7 = add i32 %p_load_1_7_phi, %tmp_11_7_cast

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="802" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv14:48  br i1 %icmp14, label %branch6, label %branch7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch7:0  store i32 %tmp_12_7, i32* %p_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ifconv15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch6:0  store i32 %tmp_12_7, i32* %p_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ifconv15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:0  %p_0_load_22 = load i32* %p_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_22"/></StgValue>
</operation>

<operation id="808" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:1  %p_1_load_22 = load i32* %p_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_22"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="809" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:0  %p_0_load_22 = load i32* %p_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_0_load_22"/></StgValue>
</operation>

<operation id="810" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:1  %p_1_load_22 = load i32* %p_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_1_load_22"/></StgValue>
</operation>

<operation id="811" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv15:2  %p_load_2_7_phi = select i1 %icmp15, i32 %p_0_load_22, i32 %p_1_load_22

]]></Node>
<StgValue><ssdm name="p_load_2_7_phi"/></StgValue>
</operation>

<operation id="812" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv15:3  %tmp_13_7 = add i32 %p_load_2_7_phi, %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="813" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv15:4  br i1 %icmp15, label %branch0, label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch1:0  store i32 %tmp_13_7, i32* %p_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch0:0  store i32 %tmp_13_7, i32* %p_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
