Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 17:07:55 2025
| Host         : Banan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             514 |          250 |
| Yes          | No                    | Yes                    |              30 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------+------------------+------------------+----------------+--------------+
|  fetch/pcq_reg[4]_0     |                        |                  |                1 |              1 |         1.00 |
|  fetch/pcq_reg[6]_0     |                        |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          | mpg_1/eqOp             |                  |                1 |              2 |         2.00 |
|  fetch/pcq_reg[6]_10[0] |                        |                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG          | mpg_1/Q2_reg_0[0]      | mpg_2/AR[0]      |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG          | fetch/E[0]             |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_0[0]  |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_1[0]  |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_14[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_7[0]  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_2[0]  |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_9[0]  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_8[0]  |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_11[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_12[0] |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_13[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_5[0]  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_6[0]  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_4[0]  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_3[0]  |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG          | fetch/pcq_reg[5]_10[0] |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG          |                        |                  |               20 |             71 |         3.55 |
+-------------------------+------------------------+------------------+------------------+----------------+--------------+


