// Seed: 2665315363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  initial id_1 <= id_2;
  wire id_5, id_6;
  wire id_7;
  assign id_1 = {1, -1, (id_3 - id_4) + ""};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_15 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_15,
      id_5
  );
  wire id_17;
  reg id_18, id_19;
  always begin : LABEL_0$display
    ;
    id_2  <= id_18;
    id_13 <= id_14;
  end
  assign id_9 = id_19 * id_14;
  initial id_16 = id_8;
  assign id_13 = id_9;
  initial id_1 <= "";
  wire id_20 = id_12;
endmodule
