Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: top_level_connection.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level_connection.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level_connection"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_level_connection
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vending.v" in library work
Module <input_shaping> compiled
Module <vending> compiled
Module <display> compiled
Module <top_level_connection> compiled
No errors in compilation
Analysis of file <"top_level_connection.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_level_connection> in library <work>.

Analyzing hierarchy for module <input_shaping> in library <work>.

Analyzing hierarchy for module <vending> in library <work> with parameters.
	s0 = "0000000000000000"
	s0_5 = "0000000000000101"
	s1 = "0000000000010000"
	s1_5 = "0000000000010101"
	s2 = "0000000000100000"

Analyzing hierarchy for module <display> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_level_connection>.
Module <top_level_connection> is correct for synthesis.
 
Analyzing module <input_shaping> in library <work>.
Module <input_shaping> is correct for synthesis.
 
Analyzing module <vending> in library <work>.
	s0 = 16'b0000000000000000
	s0_5 = 16'b0000000000000101
	s1 = 16'b0000000000010000
	s1_5 = 16'b0000000000010101
	s2 = 16'b0000000000100000
Module <vending> is correct for synthesis.
 
Analyzing module <display> in library <work>.
WARNING:Xst:905 - "vending.v" line 134: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <input_shaping>.
    Related source file is "vending.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <a>.
    Found 1-bit register for signal <b>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <input_shaping> synthesized.


Synthesizing Unit <vending>.
    Related source file is "vending.v".
WARNING:Xst:646 - Signal <power_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <drink>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <change>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit register for signal <state>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <vending> synthesized.


Synthesizing Unit <display>.
    Related source file is "vending.v".
    Found 16x8-bit ROM for signal <duan>.
    Found 1-bit register for signal <clk_400Hz>.
    Found 32-bit up counter for signal <clk_cnt>.
    Found 4-bit register for signal <wei_ctrl>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <display> synthesized.


Synthesizing Unit <top_level_connection>.
    Related source file is "vending.v".
WARNING:Xst:646 - Signal <shaped1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shaped0_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clk_1Hz>.
    Found 32-bit up counter for signal <clk_count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_level_connection> synthesized.

WARNING:Xst:524 - All outputs of the instance <U3> of the block <input_shaping> are unconnected in block <top_level_connection>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <U4> of the block <input_shaping> are unconnected in block <top_level_connection>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <state_1> in Unit <U0> is equivalent to the following 11 FFs/Latches, which will be removed : <state_3> <state_6> <state_7> <state_8> <state_9> <state_10> <state_11> <state_12> <state_13> <state_14> <state_15> 
WARNING:Xst:1710 - FF/Latch <state_1> (without init value) has a constant value of 0 in block <U0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <state<15:6>> (without init value) have a constant value of 0 in block <vending>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 12
 Flip-Flops                                            : 12
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <state_1> (without init value) has a constant value of 0 in block <vending>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <vending>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <state_0> in Unit <vending> is equivalent to the following FF/Latch, which will be removed : <state_2> 

Optimizing unit <top_level_connection> ...

Optimizing unit <vending> ...

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level_connection, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level_connection.ngr
Top Level Output File Name         : top_level_connection
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 250
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 1
#      LUT3                        : 6
#      LUT4                        : 31
#      MUXCY                       : 78
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 75
#      FD                          : 4
#      FDE                         : 2
#      FDR                         : 67
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       52  out of    960     5%  
 Number of Slice Flip Flops:             73  out of   1920     3%  
 Number of 4 input LUTs:                104  out of   1920     5%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
clk_50MHz                            | BUFGP                  | 66    |
U0/drink_not0001(U0/drink_not00011:O)| NONE(*)(U0/drink)      | 2     |
clk_1Hz_OBUF                         | NONE(U0/state_5)       | 3     |
U1/clk_400Hz                         | NONE(U1/wei_ctrl_3)    | 4     |
-------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 3.359ns
   Maximum output required time after clock: 9.646ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 3170 / 132
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            clk_count_8 (FF)
  Destination:       clk_count_0 (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: clk_count_8 to clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_count_8 (clk_count_8)
     LUT4:I0->O            1   0.704   0.000  clk_count_cmp_eq0000_wg_lut<0> (clk_count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clk_count_cmp_eq0000_wg_cy<0> (clk_count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<1> (clk_count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<2> (clk_count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<3> (clk_count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<4> (clk_count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<5> (clk_count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<6> (clk_count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  clk_count_cmp_eq0000_wg_cy<7> (clk_count_cmp_eq0000)
     FDR:R                     0.911          clk_count_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1Hz_OBUF'
  Clock period: 3.082ns (frequency: 324.465MHz)
  Total number of paths / destination ports: 13 / 3
-------------------------------------------------------------------------
Delay:               3.082ns (Levels of Logic = 2)
  Source:            U0/state_0 (FF)
  Destination:       U0/state_4 (FF)
  Source Clock:      clk_1Hz_OBUF rising
  Destination Clock: clk_1Hz_OBUF rising

  Data Path: U0/state_0 to U0/state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.591   1.158  U0/state_0 (U0/state_0)
     LUT3:I0->O            1   0.704   0.000  U0/next_state<4>_G (N8)
     MUXF5:I1->O           1   0.321   0.000  U0/next_state<4> (U0/next_state<4>)
     FDR:D                     0.308          U0/state_4
    ----------------------------------------
    Total                      3.082ns (1.924ns logic, 1.158ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_400Hz'
  Clock period: 1.532ns (frequency: 652.742MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.532ns (Levels of Logic = 0)
  Source:            U1/wei_ctrl_2 (FF)
  Destination:       U1/wei_ctrl_3 (FF)
  Source Clock:      U1/clk_400Hz rising
  Destination Clock: U1/clk_400Hz rising

  Data Path: U1/wei_ctrl_2 to U1/wei_ctrl_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.633  U1/wei_ctrl_2 (U1/wei_ctrl_2)
     FD:D                      0.308          U1/wei_ctrl_3
    ----------------------------------------
    Total                      1.532ns (0.899ns logic, 0.633ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1Hz_OBUF'
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Offset:              3.359ns (Levels of Logic = 3)
  Source:            in1 (PAD)
  Destination:       U0/state_4 (FF)
  Destination Clock: clk_1Hz_OBUF rising

  Data Path: in1 to U0/state_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  in1_IBUF (in1_IBUF)
     LUT4:I0->O            1   0.704   0.000  U0/next_state<4>_F (N7)
     MUXF5:I0->O           1   0.321   0.000  U0/next_state<4> (U0/next_state<4>)
     FDR:D                     0.308          U0/state_4
    ----------------------------------------
    Total                      3.359ns (2.551ns logic, 0.808ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/drink_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            U0/drink (LATCH)
  Destination:       drink (PAD)
  Source Clock:      U0/drink_not0001 falling

  Data Path: U0/drink to drink
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  U0/drink (U0/drink)
     OBUF:I->O                 3.272          drink_OBUF (drink)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            clk_1Hz (FF)
  Destination:       clk_1Hz (PAD)
  Source Clock:      clk_50MHz rising

  Data Path: clk_1Hz to clk_1Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.633  clk_1Hz (clk_1Hz_OBUF)
     OBUF:I->O                 3.272          clk_1Hz_OBUF (clk_1Hz)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1Hz_OBUF'
  Total number of paths / destination ports: 22 / 7
-------------------------------------------------------------------------
Offset:              8.540ns (Levels of Logic = 4)
  Source:            U0/state_4 (FF)
  Destination:       sm_duan<0> (PAD)
  Source Clock:      clk_1Hz_OBUF rising

  Data Path: U0/state_4 to sm_duan<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.932  U0/state_4 (U0/state_4)
     LUT2:I0->O            2   0.704   0.451  U1/duan_ctrl<0>_SW0 (N5)
     LUT4:I3->O            4   0.704   0.762  U1/duan_ctrl<0> (U1/duan_ctrl<0>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_duan11 (sm_duan_0_OBUF)
     OBUF:I->O                 3.272          sm_duan_0_OBUF (sm_duan<0>)
    ----------------------------------------
    Total                      8.540ns (5.975ns logic, 2.565ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_400Hz'
  Total number of paths / destination ports: 176 / 11
-------------------------------------------------------------------------
Offset:              9.646ns (Levels of Logic = 5)
  Source:            U1/wei_ctrl_1 (FF)
  Destination:       sm_duan<0> (PAD)
  Source Clock:      U1/clk_400Hz rising

  Data Path: U1/wei_ctrl_1 to sm_duan<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.808  U1/wei_ctrl_1 (U1/wei_ctrl_1)
     LUT4:I0->O            2   0.704   0.526  U1/duan_ctrl<0>21 (U1/N2)
     LUT2:I1->O            2   0.704   0.451  U1/duan_ctrl<0>_SW0 (N5)
     LUT4:I3->O            4   0.704   0.762  U1/duan_ctrl<0> (U1/duan_ctrl<0>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_duan11 (sm_duan_0_OBUF)
     OBUF:I->O                 3.272          sm_duan_0_OBUF (sm_duan<0>)
    ----------------------------------------
    Total                      9.646ns (6.679ns logic, 2.967ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.81 secs
 
--> 

Total memory usage is 253712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    5 (   0 filtered)

