#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 29 22:33:40 2025
# Process ID: 3968
# Current directory: C:/Users/VICTUS/Desktop/FPGAtest/Tin_hieu_hinh_sin
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3060 C:\Users\VICTUS\Desktop\FPGAtest\Tin_hieu_hinh_sin\Tin_hieu_hinh_sin.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAtest/Tin_hieu_hinh_sin/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAtest/Tin_hieu_hinh_sin\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAtest/Tin_hieu_hinh_sin/Tin_hieu_hinh_sin.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
