{"Source Block": ["zipcpu/rtl/core/pipemem.v@105:125@HdlStmProcess", "\tinitial\trdaddr = 0;\n\tinitial\twraddr = 0;\n\n\treg\tmisaligned;\n\n\talways\t@(*)\n\tif (OPT_ALIGNMENT_ERR)\n\tbegin\n\t\tcasez({ i_op[2:1], i_addr[1:0] })\n\t\t4'b01?1: misaligned = 1'b1;\n\t\t4'b0110: misaligned = 1'b1;\n\t\t4'b10?1: misaligned = 1'b1;\n\t\tdefault: misaligned = 1'b0;\n\t\tendcase\n\tend else\n\t\tmisaligned = 1'b0;\n\n\talways @(posedge i_clk)\n\t\tfifo_oreg[wraddr] <= { i_oreg, i_op[2:1], i_addr[1:0] };\n\n\tinitial\twraddr = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[114, "\t\t4'b01?1: misaligned = 1'b1;\n"], [115, "\t\t4'b0110: misaligned = 1'b1;\n"], [116, "\t\t4'b10?1: misaligned = 1'b1;\n"], [117, "\t\tdefault: misaligned = 1'b0;\n"]], "Add": [[117, "\t\t4'b01?1: misaligned = i_pipe_stb;\n"], [117, "\t\t4'b0110: misaligned = i_pipe_stb;\n"], [117, "\t\t4'b10?1: misaligned = i_pipe_stb;\n"], [117, "\t\tdefault: misaligned = i_pipe_stb;\n"]]}}