

================================================================
== Vitis HLS Report for 'PointwiseConv2d_10_1_4_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2'
================================================================
* Date:           Tue Jul 23 11:39:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      411|      411|  4.110 us|  4.110 us|  411|  411|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_11_2  |      409|      409|        14|          4|          1|   100|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     286|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|     355|     349|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     222|    -|
|Register         |        -|     -|     339|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     694|     889|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U114  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U116     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U115   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  355|  349|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_141_p2                 |         +|   0|  0|  14|           7|           1|
    |and_ln24_12_fu_243_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln24_13_fu_294_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln24_14_fu_345_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_192_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_24_fu_180_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln24_25_fu_225_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln24_26_fu_231_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln24_27_fu_276_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln24_28_fu_282_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln24_29_fu_327_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln24_30_fu_333_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln24_fu_174_p2               |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln9_fu_135_p2                |      icmp|   0|  0|  10|           7|           6|
    |ap_block_pp0_stage1_00001         |        or|   0|  0|   2|           1|           1|
    |or_ln24_12_fu_237_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln24_13_fu_288_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln24_14_fu_339_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_186_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln174_1_fu_249_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln174_2_fu_300_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln174_3_fu_351_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln174_fu_198_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 286|         155|         161|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |depth1_o75_blk_n                      |   9|          2|    1|          2|
    |grp_fu_103_p0                         |  26|          5|   32|        160|
    |grp_fu_108_p0                         |  14|          3|   32|         96|
    |grp_fu_108_p1                         |  26|          5|   32|        160|
    |grp_fu_112_p0                         |  14|          3|   32|         96|
    |indvar_flatten_fu_62                  |   9|          2|    7|         14|
    |point1_o76_blk_n                      |   9|          2|    1|          2|
    |point1_o76_din                        |  26|          5|   32|        160|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 222|         46|  183|        721|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |depth1_o75_read_reg_391           |  32|   0|   32|          0|
    |icmp_ln9_reg_387                  |   1|   0|    1|          0|
    |indvar_flatten_fu_62              |   7|   0|    7|          0|
    |mul_1_reg_406                     |  32|   0|   32|          0|
    |mul_2_reg_411                     |  32|   0|   32|          0|
    |mul_3_reg_416                     |  32|   0|   32|          0|
    |mul_reg_401                       |  32|   0|   32|          0|
    |reg_117                           |  32|   0|   32|          0|
    |reg_122                           |  32|   0|   32|          0|
    |tmp_2_reg_396                     |  32|   0|   32|          0|
    |icmp_ln9_reg_387                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 339|  32|  276|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<10, 1, 4>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<10, 1, 4>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<10, 1, 4>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<10, 1, 4>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<10, 1, 4>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<10, 1, 4>_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|point1_o76_din             |  out|   32|     ap_fifo|                                                         point1_o76|       pointer|
|point1_o76_num_data_valid  |   in|    2|     ap_fifo|                                                         point1_o76|       pointer|
|point1_o76_fifo_cap        |   in|    2|     ap_fifo|                                                         point1_o76|       pointer|
|point1_o76_full_n          |   in|    1|     ap_fifo|                                                         point1_o76|       pointer|
|point1_o76_write           |  out|    1|     ap_fifo|                                                         point1_o76|       pointer|
|depth1_o75_dout            |   in|   32|     ap_fifo|                                                         depth1_o75|       pointer|
|depth1_o75_num_data_valid  |   in|    2|     ap_fifo|                                                         depth1_o75|       pointer|
|depth1_o75_fifo_cap        |   in|    2|     ap_fifo|                                                         depth1_o75|       pointer|
|depth1_o75_empty_n         |   in|    1|     ap_fifo|                                                         depth1_o75|       pointer|
|depth1_o75_read            |  out|    1|     ap_fifo|                                                         depth1_o75|       pointer|
|weights_load               |   in|   32|     ap_none|                                                       weights_load|        scalar|
|weights_load_1             |   in|   32|     ap_none|                                                     weights_load_1|        scalar|
|weights_load_2             |   in|   32|     ap_none|                                                     weights_load_2|        scalar|
|weights_load_3             |   in|   32|     ap_none|                                                     weights_load_3|        scalar|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

