Source Block: hdl/library/axi_dmac/dest_axi_stream.v@113:131@HdlStmProcess
  if (req_ready == 1'b1) begin
    req_xlast_d <= req_xlast;
  end
end

always @(posedge s_axis_aclk) begin
  if (s_axis_aresetn == 1'b0) begin
    active <= 1'b0;
  end else if (req_valid == 1'b1) begin
    active <= 1'b1;
  end else if (fifo_eot_beat == 1'b1) begin
    active <= 1'b0;
  end
end

always @(posedge s_axis_aclk) begin
  if (s_axis_aresetn == 1'b0) begin
    id <= 'h00;
  end else if (fifo_last_beat == 1'b1) begin

Diff Content:
- 118 always @(posedge s_axis_aclk) begin
- 119   if (s_axis_aresetn == 1'b0) begin
- 120     active <= 1'b0;
- 121   end else if (req_valid == 1'b1) begin
- 122     active <= 1'b1;
- 123   end else if (fifo_eot_beat == 1'b1) begin
- 124     active <= 1'b0;
- 126 end
+ 124   always @(posedge s_axis_aclk) begin
+ 124     if (s_axis_aresetn == 1'b0) begin
+ 124       active <= 1'b0;
+ 124     end else if (req_valid == 1'b1) begin
+ 124       active <= 1'b1;
+ 124     end else if (fifo_eot_beat == 1'b1) begin
+ 124       active <= 1'b0;
+ 124     end

Clone Blocks:
