#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb 14 08:07:23 2020
# Process ID: 2576
# Current directory: C:/Users/ducnv/Desktop/MAC/MAC_FMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4336 C:\Users\ducnv\Desktop\MAC\MAC_FMA\FMA.xpr
# Log file: C:/Users/ducnv/Desktop/MAC/MAC_FMA/vivado.log
# Journal file: C:/Users/ducnv/Desktop/MAC/MAC_FMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.xpr
INFO: [Project 1-313] Project file moved from 'E:/MAC/MAC_FMA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 837.664 ; gain = 108.875
update_compile_order -fileset sources_1
close [ open C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v w ]
add_files C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top vedic_32x32 [current_fileset]
file mkdir C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v w ]
add_files -fileset sim_1 C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v
update_compile_order -fileset sim_1
set_property top test_vedic_32 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim/xsim.dir/test_vedic_32_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim/xsim.dir/test_vedic_32_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 14 10:07:37 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 14 10:07:37 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 881.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 914.738 ; gain = 33.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.199 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 920.047 ; gain = 0.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 927.012 ; gain = 3.203
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 931.738 ; gain = 3.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 932.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 935.098 ; gain = 2.438
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 937.793 ; gain = 0.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 941.145 ; gain = 0.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 943.082 ; gain = 1.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_vedic_32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vedic_32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module vedic_2x2
INFO: [VRFC 10-311] analyzing module add_N_bit
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_4_bit
INFO: [VRFC 10-311] analyzing module add_6_bit
INFO: [VRFC 10-311] analyzing module vedic_4x4
INFO: [VRFC 10-311] analyzing module add_8_bit
INFO: [VRFC 10-311] analyzing module add_12_bit
INFO: [VRFC 10-311] analyzing module vedic_8x8
INFO: [VRFC 10-311] analyzing module add_16_bit
INFO: [VRFC 10-311] analyzing module add_24_bit
INFO: [VRFC 10-311] analyzing module vedic_16x16
INFO: [VRFC 10-311] analyzing module add_32_bit
INFO: [VRFC 10-311] analyzing module add_48_bit
INFO: [VRFC 10-311] analyzing module vedic_32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_vedic_32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cbc980e10ec3491996958d6251c4cd58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_32_behav xil_defaultlib.test_vedic_32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sim_1/new/test_vedic_32.v:37]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:224]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:225]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:226]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.srcs/sources_1/new/vedic_mul.v:227]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4x4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8x8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.test_vedic_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ducnv/Desktop/MAC/MAC_FMA/FMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_vedic_32_behav -key {Behavioral:sim_1:Functional:test_vedic_32} -tclbatch {test_vedic_32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source test_vedic_32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_vedic_32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 946.023 ; gain = 2.613
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 12:27:18 2020...
