

================================================================
== Vitis HLS Report for 'gemm_systolic_array_attn'
================================================================
* Date:           Wed Sep  6 08:50:04 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      667|      667|  6.670 us|  6.670 us|  667|  667|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |dataflow_parent_loop_proc80_U0  |dataflow_parent_loop_proc80  |      221|      221|  2.210 us|  2.210 us|  221|  221|       no|
        +--------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- block_gemm  |      666|      666|       223|          -|          -|     3|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|      39|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|   12062|  11133|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|   12105|  11169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      11|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |dataflow_parent_loop_proc80_U0  |dataflow_parent_loop_proc80  |        0|  16|  12062|  11133|    0|
    +--------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |Total                           |                             |        0|  16|  12062|  11133|    0|
    +--------------------------------+-----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  13|   6|           2|           1|
    |loop_dataflow_output_count  |         +|   0|  13|   6|           2|           1|
    |bound_minus_1               |         -|   0|  13|   6|           2|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  39|  18|           6|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    2|          4|
    |loop_dataflow_output_count  |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    4|          8|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  2|   0|    2|          0|
    |loop_dataflow_output_count  |  2|   0|    2|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  4|   0|    4|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------+-----+-----+------------+--------------------------+--------------+
|A_0_address0  |  out|    8|   ap_memory|                       A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                       A_0|         array|
|A_0_d0        |  out|    8|   ap_memory|                       A_0|         array|
|A_0_q0        |   in|    8|   ap_memory|                       A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|                       A_0|         array|
|A_0_address1  |  out|    8|   ap_memory|                       A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|                       A_0|         array|
|A_0_d1        |  out|    8|   ap_memory|                       A_0|         array|
|A_0_q1        |   in|    8|   ap_memory|                       A_0|         array|
|A_0_we1       |  out|    1|   ap_memory|                       A_0|         array|
|A_1_address0  |  out|    8|   ap_memory|                       A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                       A_1|         array|
|A_1_d0        |  out|    8|   ap_memory|                       A_1|         array|
|A_1_q0        |   in|    8|   ap_memory|                       A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|                       A_1|         array|
|A_1_address1  |  out|    8|   ap_memory|                       A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|                       A_1|         array|
|A_1_d1        |  out|    8|   ap_memory|                       A_1|         array|
|A_1_q1        |   in|    8|   ap_memory|                       A_1|         array|
|A_1_we1       |  out|    1|   ap_memory|                       A_1|         array|
|A_2_address0  |  out|    8|   ap_memory|                       A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|                       A_2|         array|
|A_2_d0        |  out|    8|   ap_memory|                       A_2|         array|
|A_2_q0        |   in|    8|   ap_memory|                       A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|                       A_2|         array|
|A_2_address1  |  out|    8|   ap_memory|                       A_2|         array|
|A_2_ce1       |  out|    1|   ap_memory|                       A_2|         array|
|A_2_d1        |  out|    8|   ap_memory|                       A_2|         array|
|A_2_q1        |   in|    8|   ap_memory|                       A_2|         array|
|A_2_we1       |  out|    1|   ap_memory|                       A_2|         array|
|A_3_address0  |  out|    8|   ap_memory|                       A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|                       A_3|         array|
|A_3_d0        |  out|    8|   ap_memory|                       A_3|         array|
|A_3_q0        |   in|    8|   ap_memory|                       A_3|         array|
|A_3_we0       |  out|    1|   ap_memory|                       A_3|         array|
|A_3_address1  |  out|    8|   ap_memory|                       A_3|         array|
|A_3_ce1       |  out|    1|   ap_memory|                       A_3|         array|
|A_3_d1        |  out|    8|   ap_memory|                       A_3|         array|
|A_3_q1        |   in|    8|   ap_memory|                       A_3|         array|
|A_3_we1       |  out|    1|   ap_memory|                       A_3|         array|
|B_0_address0  |  out|    8|   ap_memory|                       B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                       B_0|         array|
|B_0_d0        |  out|    8|   ap_memory|                       B_0|         array|
|B_0_q0        |   in|    8|   ap_memory|                       B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                       B_0|         array|
|B_0_address1  |  out|    8|   ap_memory|                       B_0|         array|
|B_0_ce1       |  out|    1|   ap_memory|                       B_0|         array|
|B_0_d1        |  out|    8|   ap_memory|                       B_0|         array|
|B_0_q1        |   in|    8|   ap_memory|                       B_0|         array|
|B_0_we1       |  out|    1|   ap_memory|                       B_0|         array|
|B_1_address0  |  out|    8|   ap_memory|                       B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                       B_1|         array|
|B_1_d0        |  out|    8|   ap_memory|                       B_1|         array|
|B_1_q0        |   in|    8|   ap_memory|                       B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                       B_1|         array|
|B_1_address1  |  out|    8|   ap_memory|                       B_1|         array|
|B_1_ce1       |  out|    1|   ap_memory|                       B_1|         array|
|B_1_d1        |  out|    8|   ap_memory|                       B_1|         array|
|B_1_q1        |   in|    8|   ap_memory|                       B_1|         array|
|B_1_we1       |  out|    1|   ap_memory|                       B_1|         array|
|B_2_address0  |  out|    8|   ap_memory|                       B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|                       B_2|         array|
|B_2_d0        |  out|    8|   ap_memory|                       B_2|         array|
|B_2_q0        |   in|    8|   ap_memory|                       B_2|         array|
|B_2_we0       |  out|    1|   ap_memory|                       B_2|         array|
|B_2_address1  |  out|    8|   ap_memory|                       B_2|         array|
|B_2_ce1       |  out|    1|   ap_memory|                       B_2|         array|
|B_2_d1        |  out|    8|   ap_memory|                       B_2|         array|
|B_2_q1        |   in|    8|   ap_memory|                       B_2|         array|
|B_2_we1       |  out|    1|   ap_memory|                       B_2|         array|
|B_3_address0  |  out|    8|   ap_memory|                       B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|                       B_3|         array|
|B_3_d0        |  out|    8|   ap_memory|                       B_3|         array|
|B_3_q0        |   in|    8|   ap_memory|                       B_3|         array|
|B_3_we0       |  out|    1|   ap_memory|                       B_3|         array|
|B_3_address1  |  out|    8|   ap_memory|                       B_3|         array|
|B_3_ce1       |  out|    1|   ap_memory|                       B_3|         array|
|B_3_d1        |  out|    8|   ap_memory|                       B_3|         array|
|B_3_q1        |   in|    8|   ap_memory|                       B_3|         array|
|B_3_we1       |  out|    1|   ap_memory|                       B_3|         array|
|C_0_address0  |  out|    6|   ap_memory|                       C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|                       C_0|         array|
|C_0_d0        |  out|   24|   ap_memory|                       C_0|         array|
|C_0_q0        |   in|   24|   ap_memory|                       C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|                       C_0|         array|
|C_0_address1  |  out|    6|   ap_memory|                       C_0|         array|
|C_0_ce1       |  out|    1|   ap_memory|                       C_0|         array|
|C_0_d1        |  out|   24|   ap_memory|                       C_0|         array|
|C_0_q1        |   in|   24|   ap_memory|                       C_0|         array|
|C_0_we1       |  out|    1|   ap_memory|                       C_0|         array|
|C_1_address0  |  out|    6|   ap_memory|                       C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|                       C_1|         array|
|C_1_d0        |  out|   24|   ap_memory|                       C_1|         array|
|C_1_q0        |   in|   24|   ap_memory|                       C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|                       C_1|         array|
|C_1_address1  |  out|    6|   ap_memory|                       C_1|         array|
|C_1_ce1       |  out|    1|   ap_memory|                       C_1|         array|
|C_1_d1        |  out|   24|   ap_memory|                       C_1|         array|
|C_1_q1        |   in|   24|   ap_memory|                       C_1|         array|
|C_1_we1       |  out|    1|   ap_memory|                       C_1|         array|
|C_2_address0  |  out|    6|   ap_memory|                       C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|                       C_2|         array|
|C_2_d0        |  out|   24|   ap_memory|                       C_2|         array|
|C_2_q0        |   in|   24|   ap_memory|                       C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|                       C_2|         array|
|C_2_address1  |  out|    6|   ap_memory|                       C_2|         array|
|C_2_ce1       |  out|    1|   ap_memory|                       C_2|         array|
|C_2_d1        |  out|   24|   ap_memory|                       C_2|         array|
|C_2_q1        |   in|   24|   ap_memory|                       C_2|         array|
|C_2_we1       |  out|    1|   ap_memory|                       C_2|         array|
|C_3_address0  |  out|    6|   ap_memory|                       C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|                       C_3|         array|
|C_3_d0        |  out|   24|   ap_memory|                       C_3|         array|
|C_3_q0        |   in|   24|   ap_memory|                       C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|                       C_3|         array|
|C_3_address1  |  out|    6|   ap_memory|                       C_3|         array|
|C_3_ce1       |  out|    1|   ap_memory|                       C_3|         array|
|C_3_d1        |  out|   24|   ap_memory|                       C_3|         array|
|C_3_q1        |   in|   24|   ap_memory|                       C_3|         array|
|C_3_we1       |  out|    1|   ap_memory|                       C_3|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_attn|  return value|
+--------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 0, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_66_1.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ii = phi i2 %add_ln65, void %VITIS_LOOP_66_1.split.i.i, i2 0, void %entry" [gemm_systolic_array.cpp:65]   --->   Operation 17 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp_eq  i2 %ii, i2 3" [gemm_systolic_array.cpp:65]   --->   Operation 18 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln65 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i2 %ii, i2 3, i32 0" [gemm_systolic_array.cpp:65]   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.56ns)   --->   "%add_ln65 = add i2 %ii, i2 1" [gemm_systolic_array.cpp:65]   --->   Operation 21 'add' 'add_ln65' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_66_1.split.i.i, void %gemm_systolic_array_attn_VITIS_LOOP_66_1.i.exit" [gemm_systolic_array.cpp:65]   --->   Operation 22 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln65 = call void @dataflow_parent_loop_proc80, i8 %A_0, i2 %ii, i8 %A_1, i8 %A_2, i8 %A_3, i8 %B_0, i8 %B_1, i8 %B_2, i8 %B_3, i24 %C_3, i24 %C_2, i24 %C_1, i24 %C_0" [gemm_systolic_array.cpp:65]   --->   Operation 23 'call' 'call_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [gemm_systolic_array.cpp:93]   --->   Operation 24 'ret' 'ret_ln93' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [gemm_systolic_array.cpp:65]   --->   Operation 25 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln65 = call void @dataflow_parent_loop_proc80, i8 %A_0, i2 %ii, i8 %A_1, i8 %A_2, i8 %A_3, i8 %B_0, i8 %B_1, i8 %B_2, i8 %B_3, i24 %C_3, i24 %C_2, i24 %C_1, i24 %C_0" [gemm_systolic_array.cpp:65]   --->   Operation 26 'call' 'call_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_66_1.i.i" [gemm_systolic_array.cpp:65]   --->   Operation 27 'br' 'br_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
specinterface_ln0         (specinterface       ) [ 0000]
br_ln0                    (br                  ) [ 0111]
ii                        (phi                 ) [ 0011]
icmp_ln65                 (icmp                ) [ 0011]
empty                     (speclooptripcount   ) [ 0000]
specdataflowpipeline_ln65 (specdataflowpipeline) [ 0000]
add_ln65                  (add                 ) [ 0111]
br_ln65                   (br                  ) [ 0000]
ret_ln93                  (ret                 ) [ 0000]
specloopname_ln65         (specloopname        ) [ 0000]
call_ln65                 (call                ) [ 0000]
br_ln65                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc80"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="58" class="1005" name="ii_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="1"/>
<pin id="60" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="ii_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="1" slack="1"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_dataflow_parent_loop_proc80_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="2" slack="0"/>
<pin id="74" dir="0" index="3" bw="8" slack="0"/>
<pin id="75" dir="0" index="4" bw="8" slack="0"/>
<pin id="76" dir="0" index="5" bw="8" slack="0"/>
<pin id="77" dir="0" index="6" bw="8" slack="0"/>
<pin id="78" dir="0" index="7" bw="8" slack="0"/>
<pin id="79" dir="0" index="8" bw="8" slack="0"/>
<pin id="80" dir="0" index="9" bw="8" slack="0"/>
<pin id="81" dir="0" index="10" bw="24" slack="0"/>
<pin id="82" dir="0" index="11" bw="24" slack="0"/>
<pin id="83" dir="0" index="12" bw="24" slack="0"/>
<pin id="84" dir="0" index="13" bw="24" slack="0"/>
<pin id="85" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln65_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln65_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="icmp_ln65_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="116" class="1005" name="add_ln65_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="38" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="88"><net_src comp="62" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="104"><net_src comp="62" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="62" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {2 3 }
	Port: C_1 | {2 3 }
	Port: C_2 | {2 3 }
	Port: C_3 | {2 3 }
 - Input state : 
	Port: gemm_systolic_array_attn : A_0 | {2 3 }
	Port: gemm_systolic_array_attn : A_1 | {2 3 }
	Port: gemm_systolic_array_attn : A_2 | {2 3 }
	Port: gemm_systolic_array_attn : A_3 | {2 3 }
	Port: gemm_systolic_array_attn : B_0 | {2 3 }
	Port: gemm_systolic_array_attn : B_1 | {2 3 }
	Port: gemm_systolic_array_attn : B_2 | {2 3 }
	Port: gemm_systolic_array_attn : B_3 | {2 3 }
	Port: gemm_systolic_array_attn : C_0 | {2 3 }
	Port: gemm_systolic_array_attn : C_1 | {2 3 }
	Port: gemm_systolic_array_attn : C_2 | {2 3 }
	Port: gemm_systolic_array_attn : C_3 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln65 : 1
		specdataflowpipeline_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		call_ln65 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc80_fu_70 |    16   | 92.4248 |   3171  |   1560  |
|----------|---------------------------------------|---------|---------|---------|---------|
|    add   |            add_ln65_fu_106            |    0    |    0    |    0    |    10   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln65_fu_100           |    0    |    0    |    0    |    8    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    16   | 92.4248 |   3171  |   1578  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln65_reg_116|    2   |
|icmp_ln65_reg_112|    1   |
|    ii_reg_58    |    2   |
+-----------------+--------+
|      Total      |    5   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| ii_reg_58 |  p0  |   2  |   2  |    4   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    4   ||  1.588  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |   92   |  3171  |  1578  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    5   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   94   |  3176  |  1587  |
+-----------+--------+--------+--------+--------+
