Analysis & Synthesis report for LAB4
Wed Sep 21 14:54:12 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LAB4|S1_module:inst9|newSpriteStage:FSM|state
 11. State Machine - |LAB4|S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate
 12. State Machine - |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller|fstate
 13. State Machine - |LAB4|color_preset:inst6|fstate
 14. State Machine - |LAB4|t5_t6:inst13|state
 15. State Machine - |LAB4|image_controller:inst3|state
 16. State Machine - |LAB4|sdram:inst4|state
 17. State Machine - |LAB4|fl_controller:inst2|state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (No Restructuring Performed)
 23. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component
 24. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated
 25. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p
 26. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p
 27. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram
 28. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr
 29. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 30. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14
 31. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr
 32. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg
 33. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp
 34. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp
 35. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 36. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19
 37. Source assignments for S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated
 38. Parameter Settings for User Entity Instance: fl_controller:inst2
 39. Parameter Settings for User Entity Instance: clk_25:pll_25|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: sdram:inst4
 41. Parameter Settings for User Entity Instance: image_controller:inst3
 42. Parameter Settings for User Entity Instance: clk_133:pll_75|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: clk_sync:pll_2516|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component
 45. Parameter Settings for User Entity Instance: t5_t6:inst13
 46. Parameter Settings for User Entity Instance: color_preset:inst6
 47. Parameter Settings for User Entity Instance: S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller
 48. Parameter Settings for User Entity Instance: S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: S2_module:inst12|S2_interno:async_s2|s2_controller:fsm
 50. Parameter Settings for User Entity Instance: S1_module:inst9|newSpriteStage:FSM
 51. altpll Parameter Settings by Entity Instance
 52. dcfifo Parameter Settings by Entity Instance
 53. altsyncram Parameter Settings by Entity Instance
 54. Port Connectivity Checks: "S1_module:inst9|newSpriteStage:FSM"
 55. Port Connectivity Checks: "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_addr_decoder:dec"
 56. Port Connectivity Checks: "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram"
 57. Port Connectivity Checks: "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller"
 58. Port Connectivity Checks: "VGA_module:inst1|FIFO_reader:controller"
 59. Port Connectivity Checks: "VGA_module:inst1|VGA_fifoIP:buffer"
 60. Post-Synthesis Netlist Statistics for Top Partition
 61. Elapsed Time Per Partition
 62. Analysis & Synthesis Messages
 63. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 21 14:54:12 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; LAB4                                        ;
; Top-level Entity Name              ; LAB4                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,433                                       ;
;     Total combinational functions  ; 1,706                                       ;
;     Dedicated logic registers      ; 1,149                                       ;
; Total registers                    ; 1149                                        ;
; Total pins                         ; 161                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 9,728                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; LAB4               ; LAB4               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; VGA_pixelLogic.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_pixelLogic.v              ;         ;
; VGA_module.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v                  ;         ;
; VGA_controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_controller.v              ;         ;
; LAB4.bdf                         ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf                      ;         ;
; sdram.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/sdram.v                       ;         ;
; image_controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/image_controller.v            ;         ;
; fl_controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/fl_controller.v               ;         ;
; clk_133.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v                     ;         ;
; clk_25.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v                      ;         ;
; VGA_fifoIP.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v                  ;         ;
; SPRITER_colorPreset.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_colorPreset.v         ;         ;
; SPRITER_t7.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t7.v                  ;         ;
; SPRITER_t5_t6.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t5_t6.v               ;         ;
; SPRITER_splitter.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_splitter.v            ;         ;
; SPRITER_s2_pipeline_buffer.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_s2_pipeline_buffer.v  ;         ;
; SPRITER_dataShifter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_dataShifter.v         ;         ;
; SPRITER_s2_controller.v          ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_s2_controller.v       ;         ;
; SPRITER_demux_shapes.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_demux_shapes.v        ;         ;
; ram_megafunction.v               ; yes             ; User Wizard-Generated File             ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v            ;         ;
; SPRITER_sram_addr_decoder.v      ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_sram_addr_decoder.v   ;         ;
; SPRITER_sram_fsm_quartus.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_sram_fsm_quartus.v    ;         ;
; SPRITER_SRAM_module.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v         ;         ;
; SPRITER_S2_interno.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v          ;         ;
; SPRITER_S2_module.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v           ;         ;
; SPRITER_pipelineStartBuffer.v    ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineStartBuffer.v ;         ;
; SPRITER_pipelineCounter.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineCounter.v     ;         ;
; SPRITER_newSpriteStage.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v      ;         ;
; SPRITER_S1_module.v              ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v           ;         ;
; SPRITER_mymux5.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mymux5.v              ;         ;
; SPRITER_mymux4.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mymux4.v              ;         ;
; logicLevel.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/logicLevel.v                  ;         ;
; clk_sync.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/clk_25_altpll1.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v           ;         ;
; db/clk_133_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll.v           ;         ;
; db/clk_sync_altpll.v             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v          ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc                ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc                     ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc                   ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                      ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                  ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc              ;         ;
; db/dcfifo_8tm1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf            ;         ;
; db/a_gray2bin_sgb.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_gray2bin_sgb.tdf         ;         ;
; db/a_graycounter_r57.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_r57.tdf      ;         ;
; db/a_graycounter_njc.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_njc.tdf      ;         ;
; db/altsyncram_gv61.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/altsyncram_gv61.tdf        ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_3dc.tdf            ;         ;
; db/alt_synch_pipe_unl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_unl.tdf     ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_fd9.tdf            ;         ;
; db/dffpipe_8d9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_8d9.tdf            ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_ed9.tdf            ;         ;
; db/alt_synch_pipe_vnl.tdf        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_vnl.tdf     ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_gd9.tdf            ;         ;
; db/cmpr_a66.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/cmpr_a66.tdf               ;         ;
; db/cmpr_966.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/cmpr_966.tdf               ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/mux_j28.tdf                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                       ;         ;
; db/altsyncram_r6i1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/altsyncram_r6i1.tdf        ;         ;
; sprite.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/sprite.mif                    ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,433                                                                                ;
;                                             ;                                                                                      ;
; Total combinational functions               ; 1706                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                      ;
;     -- 4 input functions                    ; 965                                                                                  ;
;     -- 3 input functions                    ; 350                                                                                  ;
;     -- <=2 input functions                  ; 391                                                                                  ;
;                                             ;                                                                                      ;
; Logic elements by mode                      ;                                                                                      ;
;     -- normal mode                          ; 1429                                                                                 ;
;     -- arithmetic mode                      ; 277                                                                                  ;
;                                             ;                                                                                      ;
; Total registers                             ; 1149                                                                                 ;
;     -- Dedicated logic registers            ; 1149                                                                                 ;
;     -- I/O registers                        ; 0                                                                                    ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 161                                                                                  ;
; Total memory bits                           ; 9728                                                                                 ;
;                                             ;                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Total PLLs                                  ; 3                                                                                    ;
;     -- PLLs                                 ; 3                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 643                                                                                  ;
; Total fan-out                               ; 9893                                                                                 ;
; Average fan-out                             ; 3.05                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name         ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |LAB4                                              ; 1706 (1)          ; 1149 (1)     ; 9728        ; 0            ; 0       ; 0         ; 161  ; 0            ; |LAB4                                                                                                                                            ; LAB4                ; work         ;
;    |S1_module:inst9|                               ; 215 (0)           ; 163 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S1_module:inst9                                                                                                                            ; S1_module           ; work         ;
;       |newSpriteStage:FSM|                         ; 171 (171)         ; 133 (133)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S1_module:inst9|newSpriteStage:FSM                                                                                                         ; newSpriteStage      ; work         ;
;       |pipelineCounter:cols|                       ; 25 (25)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S1_module:inst9|pipelineCounter:cols                                                                                                       ; pipelineCounter     ; work         ;
;       |pipelineStartBuffer:regs|                   ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S1_module:inst9|pipelineStartBuffer:regs                                                                                                   ; pipelineStartBuffer ; work         ;
;    |S2_module:inst12|                              ; 185 (0)           ; 158 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12                                                                                                                           ; S2_module           ; work         ;
;       |S2_interno:async_s2|                        ; 185 (0)           ; 74 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2                                                                                                       ; S2_interno          ; work         ;
;          |SRAM_module:SRAM|                        ; 3 (0)             ; 3 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM                                                                                      ; SRAM_module         ; work         ;
;             |ram_megafunction:sram|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram                                                                ; ram_megafunction    ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                   |altsyncram_r6i1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated ; altsyncram_r6i1     ; work         ;
;             |sram_fsm_quartus:controller|          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller                                                          ; sram_fsm_quartus    ; work         ;
;          |dataShifter:offsetter|                   ; 73 (73)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter                                                                                 ; dataShifter         ; work         ;
;          |demux_shapes:demux|                      ; 62 (62)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|demux_shapes:demux                                                                                    ; demux_shapes        ; work         ;
;          |mux4:MUX_spline|                         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|mux4:MUX_spline                                                                                       ; mux4                ; work         ;
;          |mux5:MUX_spnum|                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|mux5:MUX_spnum                                                                                        ; mux5                ; work         ;
;          |mux5:MUX_spoffset|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|mux5:MUX_spoffset                                                                                     ; mux5                ; work         ;
;          |s2_controller:fsm|                       ; 19 (19)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_interno:async_s2|s2_controller:fsm                                                                                     ; s2_controller       ; work         ;
;       |S2_pipeline_buffer:saida|                   ; 0 (0)             ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|S2_module:inst12|S2_pipeline_buffer:saida                                                                                                  ; S2_pipeline_buffer  ; work         ;
;    |VGA_module:inst1|                              ; 128 (8)           ; 120 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1                                                                                                                           ; VGA_module          ; work         ;
;       |FIFO_reader:controller|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|FIFO_reader:controller                                                                                                    ; FIFO_reader         ; work         ;
;       |PixelLogic:dac_interface|                   ; 46 (46)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface                                                                                                  ; PixelLogic          ; work         ;
;       |VGA_fifoIP:buffer|                          ; 73 (0)            ; 97 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer                                                                                                         ; VGA_fifoIP          ; work         ;
;          |dcfifo:dcfifo_component|                 ; 73 (0)            ; 97 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component                                                                                 ; dcfifo              ; work         ;
;             |dcfifo_8tm1:auto_generated|           ; 73 (14)           ; 97 (32)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated                                                      ; dcfifo_8tm1         ; work         ;
;                |a_gray2bin_sgb:wrptr_g_gray2bin|   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin                      ; a_gray2bin_sgb      ; work         ;
;                |a_gray2bin_sgb:ws_dgrp_gray2bin|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin                      ; a_gray2bin_sgb      ; work         ;
;                |a_graycounter_njc:wrptr_g1p|       ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p                          ; a_graycounter_njc   ; work         ;
;                |a_graycounter_r57:rdptr_g1p|       ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p                          ; a_graycounter_r57   ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|        ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp                           ; alt_synch_pipe_unl  ; work         ;
;                   |dffpipe_fd9:dffpipe14|          ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14     ; dffpipe_fd9         ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|        ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                           ; alt_synch_pipe_vnl  ; work         ;
;                   |dffpipe_gd9:dffpipe19|          ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19     ; dffpipe_gd9         ; work         ;
;                |altsyncram_gv61:fifo_ram|          ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram                             ; altsyncram_gv61     ; work         ;
;                |dffpipe_3dc:rdaclr|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr                                   ; dffpipe_3dc         ; work         ;
;                |dffpipe_3dc:wraclr|                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr                                   ; dffpipe_3dc         ; work         ;
;                |dffpipe_8d9:wrfull_reg|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg                               ; dffpipe_8d9         ; work         ;
;                |dffpipe_ed9:ws_brp|                ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp                                   ; dffpipe_ed9         ; work         ;
;                |dffpipe_ed9:ws_bwp|                ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp                                   ; dffpipe_ed9         ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                        ; mux_j28             ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                        ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                       ; mux_j28             ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                       ; mux_j28             ; work         ;
;    |clk_133:pll_75|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_133:pll_75                                                                                                                             ; clk_133             ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_133:pll_75|altpll:altpll_component                                                                                                     ; altpll              ; work         ;
;          |clk_133_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_133:pll_75|altpll:altpll_component|clk_133_altpll:auto_generated                                                                       ; clk_133_altpll      ; work         ;
;    |clk_25:pll_25|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_25:pll_25                                                                                                                              ; clk_25              ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_25:pll_25|altpll:altpll_component                                                                                                      ; altpll              ; work         ;
;          |clk_25_altpll1:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated                                                                        ; clk_25_altpll1      ; work         ;
;    |clk_sync:pll_2516|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_sync:pll_2516                                                                                                                          ; clk_sync            ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_sync:pll_2516|altpll:altpll_component                                                                                                  ; altpll              ; work         ;
;          |clk_sync_altpll:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated                                                                   ; clk_sync_altpll     ; work         ;
;    |color_preset:inst6|                            ; 56 (56)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|color_preset:inst6                                                                                                                         ; color_preset        ; work         ;
;    |fl_controller:inst2|                           ; 120 (120)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|fl_controller:inst2                                                                                                                        ; fl_controller       ; work         ;
;    |image_controller:inst3|                        ; 359 (359)         ; 78 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|image_controller:inst3                                                                                                                     ; image_controller    ; work         ;
;    |sdram:inst4|                                   ; 256 (256)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|sdram:inst4                                                                                                                                ; sdram               ; work         ;
;    |t5_t6:inst13|                                  ; 356 (356)         ; 449 (449)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|t5_t6:inst13                                                                                                                               ; t5_t6               ; work         ;
;    |t7:inst15|                                     ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|t7:inst15                                                                                                                                  ; t7                  ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------+
; S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 512          ; 16           ; --           ; --           ; 8192 ; sprite.mif ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; None       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+--------------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer                                          ; VGA_fifoIP.v       ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram ; ram_megafunction.v ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |LAB4|clk_25:pll_25                                                               ; clk_25.v           ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |LAB4|clk_133:pll_75                                                              ; clk_133.v          ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |LAB4|clk_sync:pll_2516                                                           ; clk_sync.v         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|S1_module:inst9|newSpriteStage:FSM|state                                                ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.IDLE1 ; state.IDLE0 ; state.WAIT3 ; state.WAIT2 ; state.WAIT1 ; state.WAIT0 ; state.START ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; state.START ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.WAIT0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.WAIT1 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.WAIT2 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.WAIT3 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; state.IDLE0 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; state.IDLE1 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate                                                    ;
+-------------------+-------------------+--------------+--------------+--------------+-------------------+--------------+----------------+
; Name              ; fstate.idle_wait1 ; fstate.read2 ; fstate.read3 ; fstate.read0 ; fstate.idle_wait0 ; fstate.read1 ; fstate.startup ;
+-------------------+-------------------+--------------+--------------+--------------+-------------------+--------------+----------------+
; fstate.startup    ; 0                 ; 0            ; 0            ; 0            ; 0                 ; 0            ; 0              ;
; fstate.read1      ; 0                 ; 0            ; 0            ; 0            ; 0                 ; 1            ; 1              ;
; fstate.idle_wait0 ; 0                 ; 0            ; 0            ; 0            ; 1                 ; 0            ; 1              ;
; fstate.read0      ; 0                 ; 0            ; 0            ; 1            ; 0                 ; 0            ; 1              ;
; fstate.read3      ; 0                 ; 0            ; 1            ; 0            ; 0                 ; 0            ; 1              ;
; fstate.read2      ; 0                 ; 1            ; 0            ; 0            ; 0                 ; 0            ; 1              ;
; fstate.idle_wait1 ; 1                 ; 0            ; 0            ; 0            ; 0                 ; 0            ; 1              ;
+-------------------+-------------------+--------------+--------------+--------------+-------------------+--------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller|fstate ;
+----------------+-------------+----------------+----------------------------------------------------------------+
; Name           ; fstate.IDLE ; fstate.READ_OK ; fstate.READ                                                    ;
+----------------+-------------+----------------+----------------------------------------------------------------+
; fstate.IDLE    ; 0           ; 0              ; 0                                                              ;
; fstate.READ    ; 1           ; 0              ; 1                                                              ;
; fstate.READ_OK ; 1           ; 1              ; 0                                                              ;
+----------------+-------------+----------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|color_preset:inst6|fstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+
; Name           ; fstate.state20 ; fstate.state31 ; fstate.state30 ; fstate.state29 ; fstate.state28 ; fstate.state27 ; fstate.state26 ; fstate.state25 ; fstate.state24 ; fstate.state23 ; fstate.state22 ; fstate.state21 ; fstate.state19 ; fstate.state18 ; fstate.state17 ; fstate.state16 ; fstate.state15 ; fstate.state14 ; fstate.state13 ; fstate.state12 ; fstate.state11 ; fstate.state10 ; fstate.state9 ; fstate.state8 ; fstate.state7 ; fstate.state6 ; fstate.state5 ; fstate.state4 ; fstate.state3 ; fstate.state2 ; fstate.state1 ; fstate.state0 ; fstate.state32 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+
; fstate.state0  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0              ;
; fstate.state1  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ; 0              ;
; fstate.state2  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ; 0              ;
; fstate.state3  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state4  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state5  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state6  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state7  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state8  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state9  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state10 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state11 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state12 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state13 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state14 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state15 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state16 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state17 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state18 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state19 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state21 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state22 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state23 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state24 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state25 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state26 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state27 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state28 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state29 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state30 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state31 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state20 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0              ;
; fstate.state32 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |LAB4|t5_t6:inst13|state                                           ;
+-------------------+------------+----------------+-------------------+--------------+
; Name              ; state.Sync ; state.Enviando ; state.Atualizando ; state.Inicio ;
+-------------------+------------+----------------+-------------------+--------------+
; state.Inicio      ; 0          ; 0              ; 0                 ; 0            ;
; state.Atualizando ; 0          ; 0              ; 1                 ; 1            ;
; state.Enviando    ; 0          ; 1              ; 0                 ; 1            ;
; state.Sync        ; 1          ; 0              ; 0                 ; 1            ;
+-------------------+------------+----------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|image_controller:inst3|state                                                                                                                                                                        ;
+----------------------+---------------+-------------------+------------------+----------------------+----------------------+------------------+-------------------+---------------+-------------------+--------------------+
; Name                 ; state.Writing ; state.WaitingFIFO ; state.WaitToRead ; state.StartingMemory ; state.ResetingMemory ; state.NewVGALine ; state.NewAddrLine ; state.ItsOver ; state.ALittleWait ; state.AtTheBegging ;
+----------------------+---------------+-------------------+------------------+----------------------+----------------------+------------------+-------------------+---------------+-------------------+--------------------+
; state.AtTheBegging   ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 0                  ;
; state.ALittleWait    ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 1                 ; 1                  ;
; state.ItsOver        ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 1             ; 0                 ; 1                  ;
; state.NewAddrLine    ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 1                 ; 0             ; 0                 ; 1                  ;
; state.NewVGALine     ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 1                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.ResetingMemory ; 0             ; 0                 ; 0                ; 0                    ; 1                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.StartingMemory ; 0             ; 0                 ; 0                ; 1                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.WaitToRead     ; 0             ; 0                 ; 1                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.WaitingFIFO    ; 0             ; 1                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.Writing        ; 1             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
+----------------------+---------------+-------------------+------------------+----------------------+----------------------+------------------+-------------------+---------------+-------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|sdram:inst4|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------+----------------+--------------------+-------------------+-------------------+-------------------+--------------------+---------------+-------------------+----------------+----------------+----------------+------------------+----------------+----------------+----------------+----------------+----------------+------------------------+------------------------+------------------------+------------+----------------------+-------------------+------------------+-----------------+
; Name                   ; state.NOPTIME6 ; state.RandomAcess2 ; state.Writing_PRE ; state.Starting_FL ; state.Reseting_FL ; state.RefreshWrite ; state.Refresh ; state.RandomAcess ; state.REFTIME2 ; state.REFTIME1 ; state.REFTIME0 ; state.PRECHARGIN ; state.NOPTIME5 ; state.NOPTIME4 ; state.NOPTIME3 ; state.NOPTIME2 ; state.LoadMODE ; state.InicializandoREF ; state.InicializandoPRE ; state.InicializandoNOP ; state.IDLE ; state.ForeverWaiting ; state.ActivatingR ; state.Activating ; state.Desligado ;
+------------------------+----------------+--------------------+-------------------+-------------------+-------------------+--------------------+---------------+-------------------+----------------+----------------+----------------+------------------+----------------+----------------+----------------+----------------+----------------+------------------------+------------------------+------------------------+------------+----------------------+-------------------+------------------+-----------------+
; state.Desligado        ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 0               ;
; state.Activating       ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 1                ; 1               ;
; state.ActivatingR      ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 1                 ; 0                ; 1               ;
; state.ForeverWaiting   ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 1                    ; 0                 ; 0                ; 1               ;
; state.IDLE             ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 1          ; 0                    ; 0                 ; 0                ; 1               ;
; state.InicializandoNOP ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 1                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.InicializandoPRE ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 1                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.InicializandoREF ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.LoadMODE         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME2         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME3         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME4         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME5         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.PRECHARGIN       ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 1                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.REFTIME0         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 1              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.REFTIME1         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 1              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.REFTIME2         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 1              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.RandomAcess      ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 1                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Refresh          ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 1             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.RefreshWrite     ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 1                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Reseting_FL      ; 0              ; 0                  ; 0                 ; 0                 ; 1                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Starting_FL      ; 0              ; 0                  ; 0                 ; 1                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Writing_PRE      ; 0              ; 0                  ; 1                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.RandomAcess2     ; 0              ; 1                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME6         ; 1              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
+------------------------+----------------+--------------------+-------------------+-------------------+-------------------+--------------------+---------------+-------------------+----------------+----------------+----------------+------------------+----------------+----------------+----------------+----------------+----------------+------------------------+------------------------+------------------------+------------+----------------------+-------------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|fl_controller:inst2|state                                                                                                                                                    ;
+---------------------+-------------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------------+------------------+------------+
; Name                ; state.Stabilizing ; state.Sending ; state.Reseting ; state.Reading2 ; state.Reading1 ; state.Reading0 ; state.Pre_Read ; state.Getting_ready ; state.Addressing ; state.IDLE ;
+---------------------+-------------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------------+------------------+------------+
; state.IDLE          ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 0          ;
; state.Addressing    ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 1                ; 1          ;
; state.Getting_ready ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                   ; 0                ; 1          ;
; state.Pre_Read      ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                   ; 0                ; 1          ;
; state.Reading0      ; 0                 ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                   ; 0                ; 1          ;
; state.Reading1      ; 0                 ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Reading2      ; 0                 ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Reseting      ; 0                 ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Sending       ; 0                 ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Stabilizing   ; 1                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
+---------------------+-------------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------------+------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe21a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[0]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[1]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[2]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[3]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[4]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[6]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|ws_dgrp_reg[5]                                              ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                             ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; sdram:inst4|DRAM_ADDR[12]                                                                                           ; Stuck at GND due to stuck port data_in         ;
; sdram:inst4|DRAM_BA[0,1]                                                                                            ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][0]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][2]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][4]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][5]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][6]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][11]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][14]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][15]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][16]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[0][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][0]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][2]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][3]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][4]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][5]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][6]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][9]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][11]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][14]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][15]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][16]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[1][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][0]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][2]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][4]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][5]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][6]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][11]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][14]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][15]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][16]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[2][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][0]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][1]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][2]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][4]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][5]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][6]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][11]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][14]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][15]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][16]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[3][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][0]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][2]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][4]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][5]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][6]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][7]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][8]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][11]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][14]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][15]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][16]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][17]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[4][18]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][0]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][2]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][4]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][5]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][6]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][7]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][8]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][11]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][14]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][15]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][16]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][17]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[5][18]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][0]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][2]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][4]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][5]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][6]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][11]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][14]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][15]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][16]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[6][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][0]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][2]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][3]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][4]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][5]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][6]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][8]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][10]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][11]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][14]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][15]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][16]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[7][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][0]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][1]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][2]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][3]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][4]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][5]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][6]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][7]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][9]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][10]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][11]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][12]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][13]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][14]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][15]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][16]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][17]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[8][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][0]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][1]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][2]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][3]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][4]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][5]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][6]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][7]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][8]                                                                        ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][9]                                                                        ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][10]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][11]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][12]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][13]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][14]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][15]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][16]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][17]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[9][18]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[10][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[11][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[12][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[13][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[14][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[15][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[16][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[17][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[18][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[19][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[20][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[21][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[22][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][9]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[23][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][9]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[24][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][9]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[25][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][4]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][9]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[26][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[27][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][5]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][7]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][15]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[28][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][0]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][1]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][6]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][11]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][14]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][16]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][17]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[29][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][0]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][2]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][3]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][8]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][10]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][12]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][13]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[30][18]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][0]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][1]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][2]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][3]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][4]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][5]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][6]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][7]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][8]                                                                       ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][9]                                                                       ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][10]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][11]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][12]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][13]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][14]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][15]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][16]                                                                      ; Stuck at VCC due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][17]                                                                      ; Stuck at GND due to stuck port data_in         ;
; S1_module:inst9|newSpriteStage:FSM|mem[31][18]                                                                      ; Stuck at GND due to stuck port data_in         ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp|dffe18a[6] ; Lost fanout                                    ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp|dffe18a[6] ; Lost fanout                                    ;
; t5_t6:inst13|Color_Memory[0][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[0][19]   ;
; t5_t6:inst13|Color_Memory[1][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[1][19]   ;
; t5_t6:inst13|Color_Memory[2][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[2][19]   ;
; t5_t6:inst13|Color_Memory[3][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[3][19]   ;
; t5_t6:inst13|Color_Memory[4][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[4][19]   ;
; t5_t6:inst13|Color_Memory[5][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[5][19]   ;
; t5_t6:inst13|Color_Memory[6][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[6][19]   ;
; t5_t6:inst13|Color_Memory[7][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[7][19]   ;
; t5_t6:inst13|Color_Memory[8][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[8][19]   ;
; t5_t6:inst13|Color_Memory[9][23]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[9][19]   ;
; t5_t6:inst13|Color_Memory[10][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[10][19]  ;
; t5_t6:inst13|Color_Memory[11][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[11][19]  ;
; t5_t6:inst13|Color_Memory[12][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[12][19]  ;
; t5_t6:inst13|Color_Memory[13][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[13][19]  ;
; t5_t6:inst13|Color_Memory[14][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[14][19]  ;
; t5_t6:inst13|Color_Memory[15][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[15][19]  ;
; t5_t6:inst13|Color_Memory[16][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[16][19]  ;
; t5_t6:inst13|Color_Memory[17][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[17][19]  ;
; t5_t6:inst13|Color_Memory[18][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[18][19]  ;
; t5_t6:inst13|Color_Memory[19][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[19][19]  ;
; t5_t6:inst13|Color_Memory[20][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[20][19]  ;
; t5_t6:inst13|Color_Memory[21][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[21][19]  ;
; t5_t6:inst13|Color_Memory[22][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[22][19]  ;
; t5_t6:inst13|Color_Memory[23][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[23][19]  ;
; t5_t6:inst13|Color_Memory[24][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[24][19]  ;
; t5_t6:inst13|Color_Memory[25][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[25][19]  ;
; t5_t6:inst13|Color_Memory[26][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[26][19]  ;
; t5_t6:inst13|Color_Memory[27][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[27][19]  ;
; t5_t6:inst13|Color_Memory[28][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[28][19]  ;
; t5_t6:inst13|Color_Memory[29][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[29][19]  ;
; t5_t6:inst13|Color_Memory[30][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[30][19]  ;
; t5_t6:inst13|Color_Memory[31][23]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[31][19]  ;
; t5_t6:inst13|Color_Memory[0][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[0][17]   ;
; t5_t6:inst13|Color_Memory[1][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[1][17]   ;
; t5_t6:inst13|Color_Memory[2][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[2][17]   ;
; t5_t6:inst13|Color_Memory[3][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[3][17]   ;
; t5_t6:inst13|Color_Memory[4][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[4][17]   ;
; t5_t6:inst13|Color_Memory[5][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[5][17]   ;
; t5_t6:inst13|Color_Memory[6][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[6][17]   ;
; t5_t6:inst13|Color_Memory[7][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[7][17]   ;
; t5_t6:inst13|Color_Memory[8][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[8][17]   ;
; t5_t6:inst13|Color_Memory[9][21]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[9][17]   ;
; t5_t6:inst13|Color_Memory[10][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[10][17]  ;
; t5_t6:inst13|Color_Memory[11][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[11][17]  ;
; t5_t6:inst13|Color_Memory[12][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[12][17]  ;
; t5_t6:inst13|Color_Memory[13][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[13][17]  ;
; t5_t6:inst13|Color_Memory[14][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[14][17]  ;
; t5_t6:inst13|Color_Memory[15][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[15][17]  ;
; t5_t6:inst13|Color_Memory[16][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[16][17]  ;
; t5_t6:inst13|Color_Memory[17][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[17][17]  ;
; t5_t6:inst13|Color_Memory[18][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[18][17]  ;
; t5_t6:inst13|Color_Memory[19][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[19][17]  ;
; t5_t6:inst13|Color_Memory[20][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[20][17]  ;
; t5_t6:inst13|Color_Memory[21][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[21][17]  ;
; t5_t6:inst13|Color_Memory[22][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[22][17]  ;
; t5_t6:inst13|Color_Memory[23][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[23][17]  ;
; t5_t6:inst13|Color_Memory[24][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[24][17]  ;
; t5_t6:inst13|Color_Memory[25][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[25][17]  ;
; t5_t6:inst13|Color_Memory[26][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[26][17]  ;
; t5_t6:inst13|Color_Memory[27][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[27][17]  ;
; t5_t6:inst13|Color_Memory[28][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[28][17]  ;
; t5_t6:inst13|Color_Memory[29][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[29][17]  ;
; t5_t6:inst13|Color_Memory[30][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[30][17]  ;
; t5_t6:inst13|Color_Memory[31][21]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[31][17]  ;
; t5_t6:inst13|Color_Memory[0][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[0][16]   ;
; t5_t6:inst13|Color_Memory[1][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[1][16]   ;
; t5_t6:inst13|Color_Memory[2][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[2][16]   ;
; t5_t6:inst13|Color_Memory[3][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[3][16]   ;
; t5_t6:inst13|Color_Memory[4][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[4][16]   ;
; t5_t6:inst13|Color_Memory[5][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[5][16]   ;
; t5_t6:inst13|Color_Memory[6][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[6][16]   ;
; t5_t6:inst13|Color_Memory[7][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[7][16]   ;
; t5_t6:inst13|Color_Memory[8][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[8][16]   ;
; t5_t6:inst13|Color_Memory[9][20]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[9][16]   ;
; t5_t6:inst13|Color_Memory[10][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[10][16]  ;
; t5_t6:inst13|Color_Memory[11][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[11][16]  ;
; t5_t6:inst13|Color_Memory[12][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[12][16]  ;
; t5_t6:inst13|Color_Memory[13][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[13][16]  ;
; t5_t6:inst13|Color_Memory[14][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[14][16]  ;
; t5_t6:inst13|Color_Memory[15][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[15][16]  ;
; t5_t6:inst13|Color_Memory[16][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[16][16]  ;
; t5_t6:inst13|Color_Memory[17][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[17][16]  ;
; t5_t6:inst13|Color_Memory[18][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[18][16]  ;
; t5_t6:inst13|Color_Memory[19][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[19][16]  ;
; t5_t6:inst13|Color_Memory[20][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[20][16]  ;
; t5_t6:inst13|Color_Memory[21][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[21][16]  ;
; t5_t6:inst13|Color_Memory[22][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[22][16]  ;
; t5_t6:inst13|Color_Memory[23][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[23][16]  ;
; t5_t6:inst13|Color_Memory[24][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[24][16]  ;
; t5_t6:inst13|Color_Memory[25][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[25][16]  ;
; t5_t6:inst13|Color_Memory[26][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[26][16]  ;
; t5_t6:inst13|Color_Memory[27][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[27][16]  ;
; t5_t6:inst13|Color_Memory[28][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[28][16]  ;
; t5_t6:inst13|Color_Memory[29][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[29][16]  ;
; t5_t6:inst13|Color_Memory[30][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[30][16]  ;
; t5_t6:inst13|Color_Memory[31][20]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[31][16]  ;
; t5_t6:inst13|Color_Memory[0][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[0][11]   ;
; t5_t6:inst13|Color_Memory[1][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[1][11]   ;
; t5_t6:inst13|Color_Memory[2][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[2][11]   ;
; t5_t6:inst13|Color_Memory[3][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[3][11]   ;
; t5_t6:inst13|Color_Memory[4][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[4][11]   ;
; t5_t6:inst13|Color_Memory[5][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[5][11]   ;
; t5_t6:inst13|Color_Memory[6][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[6][11]   ;
; t5_t6:inst13|Color_Memory[7][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[7][11]   ;
; t5_t6:inst13|Color_Memory[8][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[8][11]   ;
; t5_t6:inst13|Color_Memory[9][15]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[9][11]   ;
; t5_t6:inst13|Color_Memory[10][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[10][11]  ;
; t5_t6:inst13|Color_Memory[11][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[11][11]  ;
; t5_t6:inst13|Color_Memory[12][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[12][11]  ;
; t5_t6:inst13|Color_Memory[13][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[13][11]  ;
; t5_t6:inst13|Color_Memory[14][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[14][11]  ;
; t5_t6:inst13|Color_Memory[15][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[15][11]  ;
; t5_t6:inst13|Color_Memory[16][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[16][11]  ;
; t5_t6:inst13|Color_Memory[17][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[17][11]  ;
; t5_t6:inst13|Color_Memory[18][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[18][11]  ;
; t5_t6:inst13|Color_Memory[19][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[19][11]  ;
; t5_t6:inst13|Color_Memory[20][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[20][11]  ;
; t5_t6:inst13|Color_Memory[21][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[21][11]  ;
; t5_t6:inst13|Color_Memory[22][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[22][11]  ;
; t5_t6:inst13|Color_Memory[23][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[23][11]  ;
; t5_t6:inst13|Color_Memory[24][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[24][11]  ;
; t5_t6:inst13|Color_Memory[25][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[25][11]  ;
; t5_t6:inst13|Color_Memory[26][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[26][11]  ;
; t5_t6:inst13|Color_Memory[27][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[27][11]  ;
; t5_t6:inst13|Color_Memory[28][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[28][11]  ;
; t5_t6:inst13|Color_Memory[29][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[29][11]  ;
; t5_t6:inst13|Color_Memory[30][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[30][11]  ;
; t5_t6:inst13|Color_Memory[31][15]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[31][11]  ;
; t5_t6:inst13|Color_Memory[0][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][12]   ;
; t5_t6:inst13|Color_Memory[1][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][12]   ;
; t5_t6:inst13|Color_Memory[2][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][12]   ;
; t5_t6:inst13|Color_Memory[3][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][12]   ;
; t5_t6:inst13|Color_Memory[4][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][12]   ;
; t5_t6:inst13|Color_Memory[5][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][12]   ;
; t5_t6:inst13|Color_Memory[6][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][12]   ;
; t5_t6:inst13|Color_Memory[7][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][12]   ;
; t5_t6:inst13|Color_Memory[8][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][12]   ;
; t5_t6:inst13|Color_Memory[9][8]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][12]   ;
; t5_t6:inst13|Color_Memory[10][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][12]  ;
; t5_t6:inst13|Color_Memory[11][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][12]  ;
; t5_t6:inst13|Color_Memory[12][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][12]  ;
; t5_t6:inst13|Color_Memory[13][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][12]  ;
; t5_t6:inst13|Color_Memory[14][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][12]  ;
; t5_t6:inst13|Color_Memory[15][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][12]  ;
; t5_t6:inst13|Color_Memory[16][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][12]  ;
; t5_t6:inst13|Color_Memory[17][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][12]  ;
; t5_t6:inst13|Color_Memory[18][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][12]  ;
; t5_t6:inst13|Color_Memory[19][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][12]  ;
; t5_t6:inst13|Color_Memory[20][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][12]  ;
; t5_t6:inst13|Color_Memory[21][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][12]  ;
; t5_t6:inst13|Color_Memory[22][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][12]  ;
; t5_t6:inst13|Color_Memory[23][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][12]  ;
; t5_t6:inst13|Color_Memory[24][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][12]  ;
; t5_t6:inst13|Color_Memory[25][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][12]  ;
; t5_t6:inst13|Color_Memory[26][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][12]  ;
; t5_t6:inst13|Color_Memory[27][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][12]  ;
; t5_t6:inst13|Color_Memory[28][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][12]  ;
; t5_t6:inst13|Color_Memory[29][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][12]  ;
; t5_t6:inst13|Color_Memory[30][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][12]  ;
; t5_t6:inst13|Color_Memory[31][8]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][12]  ;
; t5_t6:inst13|Color_Memory[0][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][2]    ;
; t5_t6:inst13|Color_Memory[0][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][2]    ;
; t5_t6:inst13|Color_Memory[0][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][2]    ;
; t5_t6:inst13|Color_Memory[1][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][2]    ;
; t5_t6:inst13|Color_Memory[1][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][2]    ;
; t5_t6:inst13|Color_Memory[1][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][2]    ;
; t5_t6:inst13|Color_Memory[2][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][2]    ;
; t5_t6:inst13|Color_Memory[2][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][2]    ;
; t5_t6:inst13|Color_Memory[2][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][2]    ;
; t5_t6:inst13|Color_Memory[3][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][2]    ;
; t5_t6:inst13|Color_Memory[3][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][2]    ;
; t5_t6:inst13|Color_Memory[3][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][2]    ;
; t5_t6:inst13|Color_Memory[4][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][2]    ;
; t5_t6:inst13|Color_Memory[4][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][2]    ;
; t5_t6:inst13|Color_Memory[4][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][2]    ;
; t5_t6:inst13|Color_Memory[5][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][2]    ;
; t5_t6:inst13|Color_Memory[5][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][2]    ;
; t5_t6:inst13|Color_Memory[5][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][2]    ;
; t5_t6:inst13|Color_Memory[6][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][2]    ;
; t5_t6:inst13|Color_Memory[6][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][2]    ;
; t5_t6:inst13|Color_Memory[6][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][2]    ;
; t5_t6:inst13|Color_Memory[7][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][2]    ;
; t5_t6:inst13|Color_Memory[7][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][2]    ;
; t5_t6:inst13|Color_Memory[7][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][2]    ;
; t5_t6:inst13|Color_Memory[8][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][2]    ;
; t5_t6:inst13|Color_Memory[8][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][2]    ;
; t5_t6:inst13|Color_Memory[8][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][2]    ;
; t5_t6:inst13|Color_Memory[9][3]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][2]    ;
; t5_t6:inst13|Color_Memory[9][6]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][2]    ;
; t5_t6:inst13|Color_Memory[9][7]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][2]    ;
; t5_t6:inst13|Color_Memory[10][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][2]   ;
; t5_t6:inst13|Color_Memory[10][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][2]   ;
; t5_t6:inst13|Color_Memory[10][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][2]   ;
; t5_t6:inst13|Color_Memory[11][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][2]   ;
; t5_t6:inst13|Color_Memory[11][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][2]   ;
; t5_t6:inst13|Color_Memory[11][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][2]   ;
; t5_t6:inst13|Color_Memory[12][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][2]   ;
; t5_t6:inst13|Color_Memory[12][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][2]   ;
; t5_t6:inst13|Color_Memory[12][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][2]   ;
; t5_t6:inst13|Color_Memory[13][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][2]   ;
; t5_t6:inst13|Color_Memory[13][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][2]   ;
; t5_t6:inst13|Color_Memory[13][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][2]   ;
; t5_t6:inst13|Color_Memory[14][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][2]   ;
; t5_t6:inst13|Color_Memory[14][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][2]   ;
; t5_t6:inst13|Color_Memory[14][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][2]   ;
; t5_t6:inst13|Color_Memory[15][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][2]   ;
; t5_t6:inst13|Color_Memory[15][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][2]   ;
; t5_t6:inst13|Color_Memory[15][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][2]   ;
; t5_t6:inst13|Color_Memory[16][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][2]   ;
; t5_t6:inst13|Color_Memory[16][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][2]   ;
; t5_t6:inst13|Color_Memory[16][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][2]   ;
; t5_t6:inst13|Color_Memory[17][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][2]   ;
; t5_t6:inst13|Color_Memory[17][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][2]   ;
; t5_t6:inst13|Color_Memory[17][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][2]   ;
; t5_t6:inst13|Color_Memory[18][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][2]   ;
; t5_t6:inst13|Color_Memory[18][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][2]   ;
; t5_t6:inst13|Color_Memory[18][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][2]   ;
; t5_t6:inst13|Color_Memory[19][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][2]   ;
; t5_t6:inst13|Color_Memory[19][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][2]   ;
; t5_t6:inst13|Color_Memory[19][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][2]   ;
; t5_t6:inst13|Color_Memory[20][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][2]   ;
; t5_t6:inst13|Color_Memory[20][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][2]   ;
; t5_t6:inst13|Color_Memory[20][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][2]   ;
; t5_t6:inst13|Color_Memory[21][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][2]   ;
; t5_t6:inst13|Color_Memory[21][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][2]   ;
; t5_t6:inst13|Color_Memory[21][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][2]   ;
; t5_t6:inst13|Color_Memory[22][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][2]   ;
; t5_t6:inst13|Color_Memory[22][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][2]   ;
; t5_t6:inst13|Color_Memory[22][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][2]   ;
; t5_t6:inst13|Color_Memory[23][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][2]   ;
; t5_t6:inst13|Color_Memory[23][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][2]   ;
; t5_t6:inst13|Color_Memory[23][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][2]   ;
; t5_t6:inst13|Color_Memory[24][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][2]   ;
; t5_t6:inst13|Color_Memory[24][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][2]   ;
; t5_t6:inst13|Color_Memory[24][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][2]   ;
; t5_t6:inst13|Color_Memory[25][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][2]   ;
; t5_t6:inst13|Color_Memory[25][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][2]   ;
; t5_t6:inst13|Color_Memory[25][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][2]   ;
; t5_t6:inst13|Color_Memory[26][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][2]   ;
; t5_t6:inst13|Color_Memory[26][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][2]   ;
; t5_t6:inst13|Color_Memory[26][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][2]   ;
; t5_t6:inst13|Color_Memory[27][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][2]   ;
; t5_t6:inst13|Color_Memory[27][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][2]   ;
; t5_t6:inst13|Color_Memory[27][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][2]   ;
; t5_t6:inst13|Color_Memory[28][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][2]   ;
; t5_t6:inst13|Color_Memory[28][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][2]   ;
; t5_t6:inst13|Color_Memory[28][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][2]   ;
; t5_t6:inst13|Color_Memory[29][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][2]   ;
; t5_t6:inst13|Color_Memory[29][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][2]   ;
; t5_t6:inst13|Color_Memory[29][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][2]   ;
; t5_t6:inst13|Color_Memory[30][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][2]   ;
; t5_t6:inst13|Color_Memory[30][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][2]   ;
; t5_t6:inst13|Color_Memory[30][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][2]   ;
; t5_t6:inst13|Color_Memory[31][3]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][2]   ;
; t5_t6:inst13|Color_Memory[31][6]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][2]   ;
; t5_t6:inst13|Color_Memory[31][7]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][2]   ;
; t5_t6:inst13|Color_Memory[0][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][1]    ;
; t5_t6:inst13|Color_Memory[1][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][1]    ;
; t5_t6:inst13|Color_Memory[2][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][1]    ;
; t5_t6:inst13|Color_Memory[3][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][1]    ;
; t5_t6:inst13|Color_Memory[4][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][1]    ;
; t5_t6:inst13|Color_Memory[5][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][1]    ;
; t5_t6:inst13|Color_Memory[6][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][1]    ;
; t5_t6:inst13|Color_Memory[7][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][1]    ;
; t5_t6:inst13|Color_Memory[8][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][1]    ;
; t5_t6:inst13|Color_Memory[9][5]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][1]    ;
; t5_t6:inst13|Color_Memory[10][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][1]   ;
; t5_t6:inst13|Color_Memory[11][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][1]   ;
; t5_t6:inst13|Color_Memory[12][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][1]   ;
; t5_t6:inst13|Color_Memory[13][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][1]   ;
; t5_t6:inst13|Color_Memory[14][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][1]   ;
; t5_t6:inst13|Color_Memory[15][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][1]   ;
; t5_t6:inst13|Color_Memory[16][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][1]   ;
; t5_t6:inst13|Color_Memory[17][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][1]   ;
; t5_t6:inst13|Color_Memory[18][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][1]   ;
; t5_t6:inst13|Color_Memory[19][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][1]   ;
; t5_t6:inst13|Color_Memory[20][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][1]   ;
; t5_t6:inst13|Color_Memory[21][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][1]   ;
; t5_t6:inst13|Color_Memory[22][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][1]   ;
; t5_t6:inst13|Color_Memory[23][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][1]   ;
; t5_t6:inst13|Color_Memory[24][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][1]   ;
; t5_t6:inst13|Color_Memory[25][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][1]   ;
; t5_t6:inst13|Color_Memory[26][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][1]   ;
; t5_t6:inst13|Color_Memory[27][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][1]   ;
; t5_t6:inst13|Color_Memory[28][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][1]   ;
; t5_t6:inst13|Color_Memory[29][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][1]   ;
; t5_t6:inst13|Color_Memory[30][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][1]   ;
; t5_t6:inst13|Color_Memory[31][5]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][1]   ;
; t5_t6:inst13|Color_Memory[0][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[0][18]   ;
; t5_t6:inst13|Color_Memory[1][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[1][18]   ;
; t5_t6:inst13|Color_Memory[2][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[2][18]   ;
; t5_t6:inst13|Color_Memory[3][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[3][18]   ;
; t5_t6:inst13|Color_Memory[4][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[4][18]   ;
; t5_t6:inst13|Color_Memory[5][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[5][18]   ;
; t5_t6:inst13|Color_Memory[6][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[6][18]   ;
; t5_t6:inst13|Color_Memory[7][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[7][18]   ;
; t5_t6:inst13|Color_Memory[8][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[8][18]   ;
; t5_t6:inst13|Color_Memory[9][22]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[9][18]   ;
; t5_t6:inst13|Color_Memory[10][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[10][18]  ;
; t5_t6:inst13|Color_Memory[11][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[11][18]  ;
; t5_t6:inst13|Color_Memory[12][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[12][18]  ;
; t5_t6:inst13|Color_Memory[13][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[13][18]  ;
; t5_t6:inst13|Color_Memory[14][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[14][18]  ;
; t5_t6:inst13|Color_Memory[15][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[15][18]  ;
; t5_t6:inst13|Color_Memory[16][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[16][18]  ;
; t5_t6:inst13|Color_Memory[17][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[17][18]  ;
; t5_t6:inst13|Color_Memory[18][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[18][18]  ;
; t5_t6:inst13|Color_Memory[19][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[19][18]  ;
; t5_t6:inst13|Color_Memory[20][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[20][18]  ;
; t5_t6:inst13|Color_Memory[21][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[21][18]  ;
; t5_t6:inst13|Color_Memory[22][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[22][18]  ;
; t5_t6:inst13|Color_Memory[23][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[23][18]  ;
; t5_t6:inst13|Color_Memory[24][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[24][18]  ;
; t5_t6:inst13|Color_Memory[25][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[25][18]  ;
; t5_t6:inst13|Color_Memory[26][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[26][18]  ;
; t5_t6:inst13|Color_Memory[27][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[27][18]  ;
; t5_t6:inst13|Color_Memory[28][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[28][18]  ;
; t5_t6:inst13|Color_Memory[29][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[29][18]  ;
; t5_t6:inst13|Color_Memory[30][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[30][18]  ;
; t5_t6:inst13|Color_Memory[31][22]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[31][18]  ;
; t5_t6:inst13|Color_Memory[0][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[0][10]   ;
; t5_t6:inst13|Color_Memory[1][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[1][10]   ;
; t5_t6:inst13|Color_Memory[2][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[2][10]   ;
; t5_t6:inst13|Color_Memory[3][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[3][10]   ;
; t5_t6:inst13|Color_Memory[4][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[4][10]   ;
; t5_t6:inst13|Color_Memory[5][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[5][10]   ;
; t5_t6:inst13|Color_Memory[6][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[6][10]   ;
; t5_t6:inst13|Color_Memory[7][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[7][10]   ;
; t5_t6:inst13|Color_Memory[8][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[8][10]   ;
; t5_t6:inst13|Color_Memory[9][14]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[9][10]   ;
; t5_t6:inst13|Color_Memory[10][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[10][10]  ;
; t5_t6:inst13|Color_Memory[11][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[11][10]  ;
; t5_t6:inst13|Color_Memory[12][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[12][10]  ;
; t5_t6:inst13|Color_Memory[13][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[13][10]  ;
; t5_t6:inst13|Color_Memory[14][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[14][10]  ;
; t5_t6:inst13|Color_Memory[15][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[15][10]  ;
; t5_t6:inst13|Color_Memory[16][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[16][10]  ;
; t5_t6:inst13|Color_Memory[17][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[17][10]  ;
; t5_t6:inst13|Color_Memory[18][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[18][10]  ;
; t5_t6:inst13|Color_Memory[19][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[19][10]  ;
; t5_t6:inst13|Color_Memory[20][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[20][10]  ;
; t5_t6:inst13|Color_Memory[21][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[21][10]  ;
; t5_t6:inst13|Color_Memory[22][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[22][10]  ;
; t5_t6:inst13|Color_Memory[23][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[23][10]  ;
; t5_t6:inst13|Color_Memory[24][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[24][10]  ;
; t5_t6:inst13|Color_Memory[25][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[25][10]  ;
; t5_t6:inst13|Color_Memory[26][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[26][10]  ;
; t5_t6:inst13|Color_Memory[27][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[27][10]  ;
; t5_t6:inst13|Color_Memory[28][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[28][10]  ;
; t5_t6:inst13|Color_Memory[29][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[29][10]  ;
; t5_t6:inst13|Color_Memory[30][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[30][10]  ;
; t5_t6:inst13|Color_Memory[31][14]                                                                                   ; Merged with t5_t6:inst13|Color_Memory[31][10]  ;
; t5_t6:inst13|Color_Memory[0][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][13]   ;
; t5_t6:inst13|Color_Memory[1][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][13]   ;
; t5_t6:inst13|Color_Memory[2][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][13]   ;
; t5_t6:inst13|Color_Memory[3][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][13]   ;
; t5_t6:inst13|Color_Memory[4][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][13]   ;
; t5_t6:inst13|Color_Memory[5][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][13]   ;
; t5_t6:inst13|Color_Memory[6][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][13]   ;
; t5_t6:inst13|Color_Memory[7][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][13]   ;
; t5_t6:inst13|Color_Memory[8][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][13]   ;
; t5_t6:inst13|Color_Memory[9][9]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][13]   ;
; t5_t6:inst13|Color_Memory[10][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][13]  ;
; t5_t6:inst13|Color_Memory[11][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][13]  ;
; t5_t6:inst13|Color_Memory[12][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][13]  ;
; t5_t6:inst13|Color_Memory[13][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][13]  ;
; t5_t6:inst13|Color_Memory[14][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][13]  ;
; t5_t6:inst13|Color_Memory[15][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][13]  ;
; t5_t6:inst13|Color_Memory[16][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][13]  ;
; t5_t6:inst13|Color_Memory[17][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][13]  ;
; t5_t6:inst13|Color_Memory[18][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][13]  ;
; t5_t6:inst13|Color_Memory[19][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][13]  ;
; t5_t6:inst13|Color_Memory[20][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][13]  ;
; t5_t6:inst13|Color_Memory[21][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][13]  ;
; t5_t6:inst13|Color_Memory[22][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][13]  ;
; t5_t6:inst13|Color_Memory[23][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][13]  ;
; t5_t6:inst13|Color_Memory[24][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][13]  ;
; t5_t6:inst13|Color_Memory[25][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][13]  ;
; t5_t6:inst13|Color_Memory[26][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][13]  ;
; t5_t6:inst13|Color_Memory[27][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][13]  ;
; t5_t6:inst13|Color_Memory[28][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][13]  ;
; t5_t6:inst13|Color_Memory[29][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][13]  ;
; t5_t6:inst13|Color_Memory[30][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][13]  ;
; t5_t6:inst13|Color_Memory[31][9]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][13]  ;
; t5_t6:inst13|Color_Memory[0][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[0][0]    ;
; t5_t6:inst13|Color_Memory[1][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[1][0]    ;
; t5_t6:inst13|Color_Memory[2][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[2][0]    ;
; t5_t6:inst13|Color_Memory[3][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[3][0]    ;
; t5_t6:inst13|Color_Memory[4][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[4][0]    ;
; t5_t6:inst13|Color_Memory[5][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[5][0]    ;
; t5_t6:inst13|Color_Memory[6][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[6][0]    ;
; t5_t6:inst13|Color_Memory[7][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[7][0]    ;
; t5_t6:inst13|Color_Memory[8][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[8][0]    ;
; t5_t6:inst13|Color_Memory[9][4]                                                                                     ; Merged with t5_t6:inst13|Color_Memory[9][0]    ;
; t5_t6:inst13|Color_Memory[10][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[10][0]   ;
; t5_t6:inst13|Color_Memory[11][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[11][0]   ;
; t5_t6:inst13|Color_Memory[12][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[12][0]   ;
; t5_t6:inst13|Color_Memory[13][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[13][0]   ;
; t5_t6:inst13|Color_Memory[14][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[14][0]   ;
; t5_t6:inst13|Color_Memory[15][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[15][0]   ;
; t5_t6:inst13|Color_Memory[16][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[16][0]   ;
; t5_t6:inst13|Color_Memory[17][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[17][0]   ;
; t5_t6:inst13|Color_Memory[18][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[18][0]   ;
; t5_t6:inst13|Color_Memory[19][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[19][0]   ;
; t5_t6:inst13|Color_Memory[20][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[20][0]   ;
; t5_t6:inst13|Color_Memory[21][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[21][0]   ;
; t5_t6:inst13|Color_Memory[22][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[22][0]   ;
; t5_t6:inst13|Color_Memory[23][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[23][0]   ;
; t5_t6:inst13|Color_Memory[24][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[24][0]   ;
; t5_t6:inst13|Color_Memory[25][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[25][0]   ;
; t5_t6:inst13|Color_Memory[26][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[26][0]   ;
; t5_t6:inst13|Color_Memory[27][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[27][0]   ;
; t5_t6:inst13|Color_Memory[28][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[28][0]   ;
; t5_t6:inst13|Color_Memory[29][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[29][0]   ;
; t5_t6:inst13|Color_Memory[30][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[30][0]   ;
; t5_t6:inst13|Color_Memory[31][4]                                                                                    ; Merged with t5_t6:inst13|Color_Memory[31][0]   ;
; S1_module:inst9|newSpriteStage:FSM|state~2                                                                          ; Lost fanout                                    ;
; S1_module:inst9|newSpriteStage:FSM|state~3                                                                          ; Lost fanout                                    ;
; S1_module:inst9|newSpriteStage:FSM|state~4                                                                          ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~2                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~3                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~4                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~5                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~6                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~7                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|s2_controller:fsm|fstate~8                                                     ; Lost fanout                                    ;
; S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller|fstate~4                          ; Lost fanout                                    ;
; color_preset:inst6|fstate~2                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~3                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~4                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~5                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~6                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~8                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~9                                                                                         ; Lost fanout                                    ;
; color_preset:inst6|fstate~10                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~11                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~12                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~13                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~14                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~15                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~16                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~17                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~18                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~19                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~20                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~21                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~22                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~23                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~24                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~25                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~26                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~27                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~28                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~29                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~30                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~31                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~32                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~33                                                                                        ; Lost fanout                                    ;
; color_preset:inst6|fstate~34                                                                                        ; Lost fanout                                    ;
; t5_t6:inst13|state~2                                                                                                ; Lost fanout                                    ;
; t5_t6:inst13|state~3                                                                                                ; Lost fanout                                    ;
; image_controller:inst3|state~2                                                                                      ; Lost fanout                                    ;
; image_controller:inst3|state~3                                                                                      ; Lost fanout                                    ;
; image_controller:inst3|state~4                                                                                      ; Lost fanout                                    ;
; image_controller:inst3|state~5                                                                                      ; Lost fanout                                    ;
; sdram:inst4|state~2                                                                                                 ; Lost fanout                                    ;
; sdram:inst4|state~3                                                                                                 ; Lost fanout                                    ;
; sdram:inst4|state~4                                                                                                 ; Lost fanout                                    ;
; sdram:inst4|state~5                                                                                                 ; Lost fanout                                    ;
; sdram:inst4|state~6                                                                                                 ; Lost fanout                                    ;
; fl_controller:inst2|state~2                                                                                         ; Lost fanout                                    ;
; fl_controller:inst2|state~3                                                                                         ; Lost fanout                                    ;
; fl_controller:inst2|state~4                                                                                         ; Lost fanout                                    ;
; fl_controller:inst2|state~5                                                                                         ; Lost fanout                                    ;
; image_controller:inst3|state.StartingMemory                                                                         ; Merged with image_controller:inst3|RAM_start   ;
; t5_t6:inst13|state.Inicio                                                                                           ; Merged with color_preset:inst6|fstate.state0   ;
; sdram:inst4|state.NOPTIME3                                                                                          ; Merged with sdram:inst4|CFL_ack                ;
; sdram:inst4|state.Starting_FL                                                                                       ; Merged with sdram:inst4|CFL_start              ;
; sdram:inst4|CGRAM_rdy                                                                                               ; Merged with sdram:inst4|state.ActivatingR      ;
; sdram:inst4|state.Reseting_FL                                                                                       ; Merged with sdram:inst4|CFL_rst_n              ;
; image_controller:inst3|state.ResetingMemory                                                                         ; Merged with image_controller:inst3|RAM_reset_n ;
; Total Number of Removed Registers = 1094                                                                            ;                                                ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1149  ;
; Number of registers using Synchronous Clear  ; 229   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 98    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 607   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                            ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:inst4|CFL_rst_n                                                                                                        ; 67      ;
; image_controller:inst3|RAM_reset_n                                                                                           ; 87      ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; 8       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0 ; 7       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6    ; 4       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 8                                                                                       ;         ;
+------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|S1_module:inst9|pipelineCounter:cols|column_out[7]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB4|image_controller:inst3|RAM_addr[11]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface|hcount[5]                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |LAB4|S1_module:inst9|newSpriteStage:FSM|sp0_num[0]                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |LAB4|S1_module:inst9|newSpriteStage:FSM|sp1_offset[1]                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |LAB4|S1_module:inst9|newSpriteStage:FSM|sp2_sig                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |LAB4|S1_module:inst9|newSpriteStage:FSM|sp3_sig                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LAB4|t5_t6:inst13|count[3]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB4|sdram:inst4|support_count2[0]                                              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LAB4|sdram:inst4|row_data[10]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LAB4|S2_module:inst12|S2_interno:async_s2|demux_shapes:demux|v0[3]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LAB4|S2_module:inst12|S2_interno:async_s2|demux_shapes:demux|v1[7]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LAB4|S2_module:inst12|S2_interno:async_s2|demux_shapes:demux|v2[3]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LAB4|S2_module:inst12|S2_interno:async_s2|demux_shapes:demux|v3[4]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LAB4|S1_module:inst9|newSpriteStage:FSM|address[3]                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |LAB4|S1_module:inst9|pipelineStartBuffer:regs|row_out[1]                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface|vcount[4]                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|sdram:inst4|column_data[9]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|sdram:inst4|DRAM_ADDR[8]                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LAB4|sdram:inst4|DRAM_ADDR[5]                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |LAB4|image_controller:inst3|IMG_COUNT_Y[8]                                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |LAB4|image_controller:inst3|FREE[5]                                             ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |LAB4|image_controller:inst3|IMG_COUNT_X[2]                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |LAB4|image_controller:inst3|tipo[0]                                             ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |LAB4|fl_controller:inst2|wait_count[1]                                          ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |LAB4|image_controller:inst3|support_count[4]                                    ;
; 27:1               ; 2 bits    ; 36 LEs        ; 2 LEs                ; 34 LEs                 ; Yes        ; |LAB4|sdram:inst4|support_count[2]                                               ;
; 33:1               ; 6 bits    ; 132 LEs       ; 18 LEs               ; 114 LEs                ; Yes        ; |LAB4|sdram:inst4|Refresh_count[6]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|fl_controller:inst2|current_data[23]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|fl_controller:inst2|current_data[14]                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|fl_controller:inst2|current_data[1]                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|mux4:MUX_spline|Mux3                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LAB4|t7:inst15|VGA_G[2]                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LAB4|t5_t6:inst13|saida                                                         ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |LAB4|t5_t6:inst13|Mux1                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LAB4|t5_t6:inst13|Selector6                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter|shiftedData[11] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter|shiftedData[7]  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |LAB4|fl_controller:inst2|state                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter|shiftedData[13] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter|shiftedData[2]  ;
; 33:1               ; 11 bits   ; 242 LEs       ; 242 LEs              ; 0 LEs                  ; No         ; |LAB4|t5_t6:inst13|red[7]                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter|shiftedData[14] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LAB4|S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter|shiftedData[1]  ;
; 10:1               ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |LAB4|image_controller:inst3|Selector30                                          ;
; 11:1               ; 10 bits   ; 70 LEs        ; 30 LEs               ; 40 LEs                 ; No         ; |LAB4|image_controller:inst3|Selector51                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------------+
; Assignment                            ; Value                  ; From ; To                                   ;
+---------------------------------------+------------------------+------+--------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg           ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg           ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                          ;
+---------------------------------------+------------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fl_controller:inst2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                         ;
; Addressing     ; 0001  ; Unsigned Binary                         ;
; Getting_ready  ; 0010  ; Unsigned Binary                         ;
; Pre_Read       ; 0011  ; Unsigned Binary                         ;
; Reading0       ; 0100  ; Unsigned Binary                         ;
; Reading1       ; 0101  ; Unsigned Binary                         ;
; Reading2       ; 0110  ; Unsigned Binary                         ;
; Reseting       ; 0111  ; Unsigned Binary                         ;
; Sending        ; 1000  ; Unsigned Binary                         ;
; Stabilizing    ; 1001  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_25:pll_25|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS       ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_25 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 2                        ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 2                        ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; clk_25_altpll1           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:inst4 ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; Desligado        ; 00000 ; Unsigned Binary               ;
; Activating       ; 00001 ; Unsigned Binary               ;
; ActivatingR      ; 00010 ; Unsigned Binary               ;
; ForeverWaiting   ; 00011 ; Unsigned Binary               ;
; IDLE             ; 00100 ; Unsigned Binary               ;
; InicializandoNOP ; 00101 ; Unsigned Binary               ;
; InicializandoPRE ; 00110 ; Unsigned Binary               ;
; InicializandoREF ; 00111 ; Unsigned Binary               ;
; LoadMODE         ; 01000 ; Unsigned Binary               ;
; NOPTIME2         ; 01001 ; Unsigned Binary               ;
; NOPTIME3         ; 01010 ; Unsigned Binary               ;
; NOPTIME4         ; 01011 ; Unsigned Binary               ;
; NOPTIME5         ; 01100 ; Unsigned Binary               ;
; PRECHARGIN       ; 01101 ; Unsigned Binary               ;
; REFTIME0         ; 01110 ; Unsigned Binary               ;
; REFTIME1         ; 01111 ; Unsigned Binary               ;
; REFTIME2         ; 10000 ; Unsigned Binary               ;
; RandomAcess      ; 10001 ; Unsigned Binary               ;
; Refresh          ; 10010 ; Unsigned Binary               ;
; RefreshWrite     ; 10011 ; Unsigned Binary               ;
; Reseting_FL      ; 10100 ; Unsigned Binary               ;
; Starting_FL      ; 10101 ; Unsigned Binary               ;
; Writing_PRE      ; 10110 ; Unsigned Binary               ;
; RandomAcess2     ; 10111 ; Unsigned Binary               ;
; NOPTIME6         ; 11000 ; Unsigned Binary               ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_controller:inst3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; AtTheBegging   ; 0000  ; Unsigned Binary                            ;
; ALittleWait    ; 0001  ; Unsigned Binary                            ;
; ItsOver        ; 0010  ; Unsigned Binary                            ;
; NewAddrLine    ; 0011  ; Unsigned Binary                            ;
; NewVGALine     ; 0100  ; Unsigned Binary                            ;
; ResetingMemory ; 0101  ; Unsigned Binary                            ;
; StartingMemory ; 0110  ; Unsigned Binary                            ;
; WaitToRead     ; 0111  ; Unsigned Binary                            ;
; WaitingFIFO    ; 1000  ; Unsigned Binary                            ;
; Writing        ; 1001  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_133:pll_75|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_133 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 3                         ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 3                         ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 6667                      ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; clk_133_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_sync:pll_2516|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS         ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_sync ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 32                         ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 32                         ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 32                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; clk_sync_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                           ;
+-------------------------+--------------+----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH               ; 24           ; Signed Integer                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                 ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                        ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                 ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                        ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                        ;
; READ_ACLR_SYNCH         ; ON           ; Untyped                                                        ;
; CBXI_PARAMETER          ; dcfifo_8tm1  ; Untyped                                                        ;
+-------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: t5_t6:inst13 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Inicio         ; 00    ; Unsigned Binary                  ;
; Atualizando    ; 01    ; Unsigned Binary                  ;
; Enviando       ; 10    ; Unsigned Binary                  ;
; Sync           ; 11    ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_preset:inst6 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; state0         ; 0     ; Signed Integer                         ;
; state1         ; 1     ; Signed Integer                         ;
; state2         ; 2     ; Signed Integer                         ;
; state3         ; 3     ; Signed Integer                         ;
; state4         ; 4     ; Signed Integer                         ;
; state5         ; 5     ; Signed Integer                         ;
; state6         ; 6     ; Signed Integer                         ;
; state7         ; 7     ; Signed Integer                         ;
; state8         ; 8     ; Signed Integer                         ;
; state9         ; 9     ; Signed Integer                         ;
; state10        ; 10    ; Signed Integer                         ;
; state11        ; 11    ; Signed Integer                         ;
; state12        ; 12    ; Signed Integer                         ;
; state13        ; 13    ; Signed Integer                         ;
; state14        ; 14    ; Signed Integer                         ;
; state15        ; 15    ; Signed Integer                         ;
; state16        ; 16    ; Signed Integer                         ;
; state17        ; 17    ; Signed Integer                         ;
; state18        ; 18    ; Signed Integer                         ;
; state19        ; 19    ; Signed Integer                         ;
; state21        ; 20    ; Signed Integer                         ;
; state22        ; 21    ; Signed Integer                         ;
; state23        ; 22    ; Signed Integer                         ;
; state24        ; 23    ; Signed Integer                         ;
; state25        ; 24    ; Signed Integer                         ;
; state26        ; 25    ; Signed Integer                         ;
; state27        ; 26    ; Signed Integer                         ;
; state28        ; 27    ; Signed Integer                         ;
; state29        ; 28    ; Signed Integer                         ;
; state30        ; 29    ; Signed Integer                         ;
; state31        ; 30    ; Signed Integer                         ;
; state20        ; 31    ; Signed Integer                         ;
; state32        ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                                                                        ;
; READ           ; 1     ; Signed Integer                                                                                        ;
; READ_OK        ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; sprite.mif           ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_r6i1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S2_module:inst12|S2_interno:async_s2|s2_controller:fsm ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; startup        ; 0     ; Signed Integer                                                             ;
; read1          ; 1     ; Signed Integer                                                             ;
; idle_wait0     ; 2     ; Signed Integer                                                             ;
; read0          ; 3     ; Signed Integer                                                             ;
; read3          ; 4     ; Signed Integer                                                             ;
; read2          ; 5     ; Signed Integer                                                             ;
; idle_wait1     ; 6     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S1_module:inst9|newSpriteStage:FSM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; START          ; 000   ; Unsigned Binary                                        ;
; WAIT0          ; 001   ; Unsigned Binary                                        ;
; WAIT1          ; 010   ; Unsigned Binary                                        ;
; WAIT2          ; 011   ; Unsigned Binary                                        ;
; WAIT3          ; 100   ; Unsigned Binary                                        ;
; IDLE0          ; 101   ; Unsigned Binary                                        ;
; IDLE1          ; 110   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 3                                         ;
; Entity Instance               ; clk_25:pll_25|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                        ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; clk_133:pll_75|altpll:altpll_component    ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                        ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; clk_sync:pll_2516|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                        ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                            ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                 ;
;     -- LPM_WIDTH           ; 24                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                        ;
;     -- USE_EAB             ; ON                                                         ;
+----------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                           ;
; Entity Instance                           ; S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S1_module:inst9|newSpriteStage:FSM"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; address[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_addr_decoder:dec"                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram"                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (9 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller" ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------+
; wr_en ; Input ; Info     ; Stuck at GND                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_module:inst1|FIFO_reader:controller" ;
+-------------+--------+----------+-----------------------------------+
; Port        ; Type   ; Severity ; Details                           ;
+-------------+--------+----------+-----------------------------------+
; vga_started ; Output ; Info     ; Explicitly unconnected            ;
+-------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "VGA_module:inst1|VGA_fifoIP:buffer" ;
+--------+--------+----------+-----------------------------------+
; Port   ; Type   ; Severity ; Details                           ;
+--------+--------+----------+-----------------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected            ;
+--------+--------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 161                         ;
; cycloneiii_ff         ; 1149                        ;
;     CLR               ; 76                          ;
;     ENA               ; 561                         ;
;     ENA CLR           ; 22                          ;
;     ENA SCLR          ; 24                          ;
;     SCLR              ; 205                         ;
;     SLD               ; 5                           ;
;     plain             ; 256                         ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 1709                        ;
;     arith             ; 277                         ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 67                          ;
;     normal            ; 1432                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 149                         ;
;         3 data inputs ; 283                         ;
;         4 data inputs ; 965                         ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 5.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Sep 21 14:53:56 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file vga_pixellogic.v
    Info (12023): Found entity 1: PixelLogic File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_pixelLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_module.v
    Info (12023): Found entity 1: VGA_module File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: FIFO_reader File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab4.bdf
    Info (12023): Found entity 1: LAB4
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: sdram File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/sdram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file image_controller.v
    Info (12023): Found entity 1: image_controller File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/image_controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fl_controller.v
    Info (12023): Found entity 1: fl_controller File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/fl_controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_golden_top.v
    Info (12023): Found entity 1: DE2_115_GOLDEN_TOP File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/DE2_115_GOLDEN_TOP.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file clk_133.v
    Info (12023): Found entity 1: clk_133 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_25.v
    Info (12023): Found entity 1: clk_25 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file teste2.bdf
    Info (12023): Found entity 1: teste2
Info (12021): Found 1 design units, including 1 entities, in source file vga_fifoip.v
    Info (12023): Found entity 1: VGA_fifoIP File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file syncreg.v
    Info (12023): Found entity 1: syncReset File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/syncReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_colorpreset.v
    Info (12023): Found entity 1: color_preset File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_colorPreset.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spriter_t7.v
    Info (12023): Found entity 1: t7 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_t5_t6.v
    Info (12023): Found entity 1: t5_t6 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t5_t6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_splitter.v
    Info (12023): Found entity 1: splitter File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_splitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_s2_pipeline_buffer.v
    Info (12023): Found entity 1: S2_pipeline_buffer File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_s2_pipeline_buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_datashifter.v
    Info (12023): Found entity 1: dataShifter File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_dataShifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_s2_controller.v
    Info (12023): Found entity 1: s2_controller File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_s2_controller.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spriter_demux_shapes.v
    Info (12023): Found entity 1: demux_shapes File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_demux_shapes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_megafunction.v
    Info (12023): Found entity 1: ram_megafunction File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spriter_sram_addr_decoder.v
    Info (12023): Found entity 1: sram_addr_decoder File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_sram_addr_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_sram_fsm_quartus.v
    Info (12023): Found entity 1: sram_fsm_quartus File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_sram_fsm_quartus.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spriter_sram_module.v
    Info (12023): Found entity 1: SRAM_module File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_mux_4.v
    Info (12023): Found entity 1: SPRITER_mux_4 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mux_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spriter_mux5.v
    Info (12023): Found entity 1: SPRITER_mux5 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mux5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spriter_s2_interno.v
    Info (12023): Found entity 1: S2_interno File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_s2_module.v
    Info (12023): Found entity 1: S2_module File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_pipelinestartbuffer.v
    Info (12023): Found entity 1: pipelineStartBuffer File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineStartBuffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_pipelinecounter.v
    Info (12023): Found entity 1: pipelineCounter File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_newspritestage.v
    Info (12023): Found entity 1: newSpriteStage File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_s1_module.v
    Info (12023): Found entity 1: S1_module File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_spriter_module.v
    Info (12023): Found entity 1: spriter_module File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_spriter_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_testbench.v
    Info (12023): Found entity 1: SPITER_testbench File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_testbench.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file spriter_mymux5.v
    Info (12023): Found entity 1: mux5 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mymux5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriter_mymux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mymux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logiclevel.v
    Info (12023): Found entity 1: logicLevel File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/logicLevel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_125.v
    Info (12023): Found entity 1: clk_125 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_125.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_sync.v
    Info (12023): Found entity 1: clk_sync File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spriter_combvalidator.v
    Info (12023): Found entity 1: combValidator File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_combValidator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testespriter.bdf
    Info (12023): Found entity 1: testeSpriter
Info (12127): Elaborating entity "LAB4" for the top level hierarchy
Info (12128): Elaborating entity "fl_controller" for hierarchy "fl_controller:inst2"
Info (12128): Elaborating entity "clk_25" for hierarchy "clk_25:pll_25"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_25:pll_25|altpll:altpll_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v Line: 99
Info (12130): Elaborated megafunction instantiation "clk_25:pll_25|altpll:altpll_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v Line: 99
Info (12133): Instantiated megafunction "clk_25:pll_25|altpll:altpll_component" with the following parameter: File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_25"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_25_altpll1.v
    Info (12023): Found entity 1: clk_25_altpll1 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v Line: 30
Info (12128): Elaborating entity "clk_25_altpll1" for hierarchy "clk_25:pll_25|altpll:altpll_component|clk_25_altpll1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:inst4"
Info (12128): Elaborating entity "image_controller" for hierarchy "image_controller:inst3"
Info (10264): Verilog HDL Case Statement information at image_controller.v(246): all case item expressions in this case statement are onehot File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/image_controller.v Line: 246
Info (12128): Elaborating entity "clk_133" for hierarchy "clk_133:pll_75"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_133:pll_75|altpll:altpll_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v Line: 95
Info (12130): Elaborated megafunction instantiation "clk_133:pll_75|altpll:altpll_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v Line: 95
Info (12133): Instantiated megafunction "clk_133:pll_75|altpll:altpll_component" with the following parameter: File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "6667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_133"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_133_altpll.v
    Info (12023): Found entity 1: clk_133_altpll File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll.v Line: 30
Info (12128): Elaborating entity "clk_133_altpll" for hierarchy "clk_133:pll_75|altpll:altpll_component|clk_133_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clk_sync" for hierarchy "clk_sync:pll_2516"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_sync:pll_2516|altpll:altpll_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v Line: 99
Info (12130): Elaborated megafunction instantiation "clk_sync:pll_2516|altpll:altpll_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v Line: 99
Info (12133): Instantiated megafunction "clk_sync:pll_2516|altpll:altpll_component" with the following parameter: File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "32"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "32"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "32"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_sync"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_sync_altpll.v
    Info (12023): Found entity 1: clk_sync_altpll File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v Line: 30
Info (12128): Elaborating entity "clk_sync_altpll" for hierarchy "clk_sync:pll_2516|altpll:altpll_component|clk_sync_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGA_module" for hierarchy "VGA_module:inst1"
Info (12128): Elaborating entity "VGA_fifoIP" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v Line: 61
Info (12128): Elaborating entity "dcfifo" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v Line: 93
Info (12130): Elaborated megafunction instantiation "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v Line: 93
Info (12133): Instantiated megafunction "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v Line: 93
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_8tm1.tdf
    Info (12023): Found entity 1: dcfifo_8tm1 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 49
Info (12128): Elaborating entity "dcfifo_8tm1" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_gray2bin_sgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_r57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_r57:rdptr_g1p" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_njc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|a_graycounter_njc:wrptr_g1p" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv61.tdf
    Info (12023): Found entity 1: altsyncram_gv61 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/altsyncram_gv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gv61" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|altsyncram_gv61:fifo_ram" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe14" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_8d9:wrfull_reg" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|dffpipe_ed9:ws_brp" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_vnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe19" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_vnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 96
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/cmpr_966.tdf Line: 23
Info (12128): Elaborating entity "cmpr_966" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|cmpr_966:rdempty_eq_comp1_msb" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_8tm1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 104
Info (12128): Elaborating entity "FIFO_reader" for hierarchy "VGA_module:inst1|FIFO_reader:controller" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v Line: 68
Info (12128): Elaborating entity "PixelLogic" for hierarchy "VGA_module:inst1|PixelLogic:dac_interface" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v Line: 83
Info (12128): Elaborating entity "t5_t6" for hierarchy "t5_t6:inst13"
Info (12128): Elaborating entity "logicLevel" for hierarchy "logicLevel:inst7"
Info (12128): Elaborating entity "color_preset" for hierarchy "color_preset:inst6"
Info (12128): Elaborating entity "S2_module" for hierarchy "S2_module:inst12"
Info (12128): Elaborating entity "splitter" for hierarchy "S2_module:inst12|splitter:wires" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v Line: 24
Info (12128): Elaborating entity "S2_pipeline_buffer" for hierarchy "S2_module:inst12|S2_pipeline_buffer:saida" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v Line: 25
Info (12128): Elaborating entity "S2_interno" for hierarchy "S2_module:inst12|S2_interno:async_s2" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v Line: 26
Info (12128): Elaborating entity "demux_shapes" for hierarchy "S2_module:inst12|S2_interno:async_s2|demux_shapes:demux" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 35
Info (12128): Elaborating entity "mux5" for hierarchy "S2_module:inst12|S2_interno:async_s2|mux5:MUX_spnum" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 37
Info (12128): Elaborating entity "mux4" for hierarchy "S2_module:inst12|S2_interno:async_s2|mux4:MUX_spline" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 38
Info (12128): Elaborating entity "SRAM_module" for hierarchy "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 39
Info (12128): Elaborating entity "sram_fsm_quartus" for hierarchy "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_fsm_quartus:controller" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v Line: 13
Info (12128): Elaborating entity "ram_megafunction" for hierarchy "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v Line: 14
Info (12128): Elaborating entity "altsyncram" for hierarchy "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v Line: 89
Info (12130): Elaborated megafunction instantiation "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v Line: 89
Info (12133): Instantiated megafunction "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sprite.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r6i1.tdf
    Info (12023): Found entity 1: altsyncram_r6i1 File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/altsyncram_r6i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r6i1" for hierarchy "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|ram_megafunction:sram|altsyncram:altsyncram_component|altsyncram_r6i1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sram_addr_decoder" for hierarchy "S2_module:inst12|S2_interno:async_s2|SRAM_module:SRAM|sram_addr_decoder:dec" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v Line: 15
Info (12128): Elaborating entity "dataShifter" for hierarchy "S2_module:inst12|S2_interno:async_s2|dataShifter:offsetter" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 41
Info (12128): Elaborating entity "s2_controller" for hierarchy "S2_module:inst12|S2_interno:async_s2|s2_controller:fsm" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v Line: 43
Info (12128): Elaborating entity "S1_module" for hierarchy "S1_module:inst9"
Info (12128): Elaborating entity "pipelineCounter" for hierarchy "S1_module:inst9|pipelineCounter:cols" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v Line: 25
Info (12128): Elaborating entity "pipelineStartBuffer" for hierarchy "S1_module:inst9|pipelineStartBuffer:regs" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v Line: 26
Info (12128): Elaborating entity "newSpriteStage" for hierarchy "S1_module:inst9|newSpriteStage:FSM" File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v Line: 31
Warning (10230): Verilog HDL assignment warning at SPRITER_newSpriteStage.v(251): truncated value with size 9 to match size of target (4) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v Line: 251
Warning (10230): Verilog HDL assignment warning at SPRITER_newSpriteStage.v(267): truncated value with size 9 to match size of target (4) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v Line: 267
Warning (10230): Verilog HDL assignment warning at SPRITER_newSpriteStage.v(282): truncated value with size 9 to match size of target (4) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v Line: 282
Warning (10230): Verilog HDL assignment warning at SPRITER_newSpriteStage.v(297): truncated value with size 9 to match size of target (4) File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v Line: 297
Info (10264): Verilog HDL Case Statement information at SPRITER_newSpriteStage.v(248): all case item expressions in this case statement are onehot File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v Line: 248
Info (12128): Elaborating entity "t7" for hierarchy "t7:inst15"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf Line: 69
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 60 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_8tm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe19|dffe20a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe14|dffe15a* 
Info (332104): Reading SDC File: 'LAB4.out.sdc'
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_2516|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_75|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_75|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_25|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_25|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_25|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   13.333     DRAM_CLK
    Info (332111):   40.000      VGA_CLK
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 2687 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 2483 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1016 megabytes
    Info: Processing ended: Wed Sep 21 14:54:12 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.map.smsg.


