(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param56 = ({((((8'ha6) & (8'ha3)) * ((8'ha4) <<< (8'ha2))) == (((8'hb9) * (8'ha9)) << ((8'h9d) ? (8'had) : (8'had))))} <<< ((-{(^(7'h43))}) >>> ((~(|(8'h9d))) + (!((7'h40) ? (7'h40) : (7'h43)))))), 
parameter param57 = (&(((&(param56 <= param56)) ? (-(param56 ? (8'ha2) : param56)) : {(param56 ^~ param56), {param56}}) ? (~((param56 <<< (8'ha8)) ? param56 : (~|param56))) : (((param56 ? param56 : param56) ? {param56, param56} : (param56 ? (8'hb4) : (8'ha4))) ? param56 : (|(param56 ? param56 : param56))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h238):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire [(5'h11):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire55;
  wire signed [(2'h3):(1'h0)] wire54;
  wire [(4'he):(1'h0)] wire38;
  wire [(4'he):(1'h0)] wire37;
  wire [(5'h13):(1'h0)] wire9;
  wire [(3'h7):(1'h0)] wire8;
  wire signed [(4'hb):(1'h0)] wire7;
  wire signed [(5'h15):(1'h0)] wire6;
  wire [(2'h3):(1'h0)] wire5;
  wire signed [(4'h9):(1'h0)] wire4;
  reg [(4'hc):(1'h0)] reg52 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg50 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg49 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg48 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg47 = (1'h0);
  reg [(4'hc):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg45 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg43 = (1'h0);
  reg [(3'h4):(1'h0)] reg42 = (1'h0);
  reg [(2'h2):(1'h0)] reg41 = (1'h0);
  reg signed [(4'he):(1'h0)] reg39 = (1'h0);
  reg [(3'h6):(1'h0)] reg36 = (1'h0);
  reg [(4'he):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg33 = (1'h0);
  reg [(4'hc):(1'h0)] reg30 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg29 = (1'h0);
  reg [(5'h10):(1'h0)] reg28 = (1'h0);
  reg [(4'h8):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg26 = (1'h0);
  reg [(4'he):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg23 = (1'h0);
  reg [(4'hc):(1'h0)] reg22 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg19 = (1'h0);
  reg [(2'h3):(1'h0)] reg18 = (1'h0);
  reg [(4'he):(1'h0)] reg17 = (1'h0);
  reg [(3'h4):(1'h0)] reg16 = (1'h0);
  reg signed [(4'he):(1'h0)] reg14 = (1'h0);
  reg [(3'h4):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg12 = (1'h0);
  reg [(5'h14):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg53 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h5):(1'h0)] forvar40 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg35 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg32 = (1'h0);
  reg [(5'h11):(1'h0)] forvar31 = (1'h0);
  reg [(5'h14):(1'h0)] forvar21 = (1'h0);
  reg [(4'hb):(1'h0)] reg15 = (1'h0);
  assign y = {wire55,
                 wire54,
                 wire38,
                 wire37,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg43,
                 reg42,
                 reg41,
                 reg39,
                 reg36,
                 reg34,
                 reg33,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg53,
                 reg44,
                 forvar40,
                 reg35,
                 reg32,
                 forvar31,
                 forvar21,
                 reg15,
                 (1'h0)};
  assign wire4 = (!("FVyCyvdUi" ?
                     $signed(("yImuL21hNTOYGwHBP" < (wire3 ?
                         (8'hb0) : wire3))) : {wire1[(4'hd):(4'hb)]}));
  assign wire5 = $signed((($signed((-wire4)) ?
                         wire3 : ((wire4 ? wire4 : wire0) ?
                             (|wire4) : wire2[(5'h11):(1'h1)])) ?
                     $unsigned((^~(-(8'ha2)))) : wire4[(4'h8):(3'h4)]));
  assign wire6 = $unsigned(wire4);
  assign wire7 = wire0;
  assign wire8 = "PbEprzEnvvhGoupziis";
  assign wire9 = wire5[(1'h1):(1'h1)];
  always
    @(posedge clk) begin
      reg10 <= $unsigned({wire8});
      if ($unsigned((^"VVx2AdJX")))
        begin
          if (wire3)
            begin
              reg11 <= $signed(wire0[(3'h6):(3'h6)]);
              reg12 <= ((^$unsigned(wire0)) ?
                  ("vnp58EX7I40KFp55Zm" * wire9[(3'h6):(3'h5)]) : {$unsigned(((wire1 ^~ wire7) ?
                          "KSPF5ZnPZn" : $signed(wire3)))});
              reg13 <= (wire8[(2'h3):(2'h3)] ?
                  wire5 : (^(($unsigned(reg10) ?
                      reg11[(2'h3):(2'h2)] : wire1[(4'hf):(4'ha)]) << wire3)));
            end
          else
            begin
              reg11 <= (!(8'hb0));
              reg12 <= wire3[(1'h0):(1'h0)];
            end
          reg14 <= wire8[(2'h2):(1'h1)];
          if ("TXtyktaYR5Y6U")
            begin
              reg15 = reg11;
              reg16 <= (wire4 ?
                  (reg11[(1'h0):(1'h0)] ?
                      reg11[(5'h11):(5'h10)] : {(~^$unsigned(reg13))}) : reg12[(4'hb):(2'h3)]);
            end
          else
            begin
              reg15 = wire0[(3'h6):(3'h4)];
            end
          if (wire4)
            begin
              reg17 <= $signed(wire6[(1'h1):(1'h0)]);
              reg18 <= wire3;
              reg19 <= ((~wire9) ?
                  (~|$unsigned(((reg15 ^ wire2) > reg13))) : ({"SOdKpn5PGfo9pwBCl",
                          $signed((!reg16))} ?
                      ("VruWAWnAxuyOwQgSd" ?
                          (8'hbb) : wire9[(5'h12):(4'h9)]) : "rhIfYJNtpQ8uiqZ08JE"));
              reg20 <= $signed((wire5 & (~&$unsigned((!reg13)))));
            end
          else
            begin
              reg17 <= {(+wire1)};
              reg18 <= "bC0oyYY7LB1akzrnJUX";
              reg19 <= "8UZgTeMXy";
            end
        end
      else
        begin
          if ({(reg14[(2'h2):(2'h2)] ?
                  (&reg13) : $signed(((reg12 << wire0) ?
                      {(8'hb9), wire7} : {reg14}))),
              "iuNKFKMRaHL"})
            begin
              reg11 <= ((8'haf) ?
                  $unsigned(wire1[(4'ha):(4'h9)]) : reg19[(5'h12):(4'ha)]);
              reg12 <= (((^(~|(wire7 ?
                  wire4 : reg10))) || $unsigned($signed($signed(reg12)))) >= (reg19 ?
                  ($signed("ky9w2fChcV") ?
                      wire8[(3'h5):(3'h4)] : {$unsigned(reg13),
                          reg20}) : $unsigned(wire2)));
              reg13 <= ((("hM0Rr" | ($unsigned(wire5) < reg12)) >= $signed(((&wire6) ?
                      reg17 : (wire3 ? wire7 : wire3)))) ?
                  (!"VBxkxW4TeHhl4pqZ") : (&{"8rkWTrG5UQw2WTSZ",
                      wire9[(5'h13):(5'h11)]}));
              reg14 <= (reg11[(4'hd):(4'hc)] - (({$signed(reg15)} && reg13[(2'h3):(1'h0)]) <<< ((~(^~reg11)) - reg12[(4'hd):(2'h2)])));
              reg16 <= reg17[(3'h7):(1'h1)];
            end
          else
            begin
              reg11 <= ("f3g3Dkdtoh" ?
                  ($unsigned(($signed((8'ha6)) ?
                      reg15 : {wire4})) || wire4[(4'h8):(1'h1)]) : (^~(((wire5 ?
                      wire7 : (8'hab)) >>> (wire7 ^ wire3)) < (8'had))));
            end
          reg17 <= wire3;
          reg18 <= $signed(reg12);
        end
      for (forvar21 = (1'h0); (forvar21 < (1'h1)); forvar21 = (forvar21 + (1'h1)))
        begin
          if (reg17[(4'h9):(3'h6)])
            begin
              reg22 <= reg16[(3'h4):(2'h3)];
              reg23 <= wire9;
              reg24 <= "ihC4";
            end
          else
            begin
              reg22 <= $unsigned(reg22);
              reg23 <= ((&$signed($unsigned(wire7[(2'h3):(1'h0)]))) ?
                  (8'ha0) : "dybz68iu5fkKV5tTReN");
              reg24 <= wire9;
            end
          if (wire9)
            begin
              reg25 <= {$unsigned((($signed(wire2) * (~reg17)) < $signed((reg22 ?
                      reg13 : reg22)))),
                  $signed($signed((-(-reg20))))};
              reg26 <= wire9;
              reg27 <= $unsigned($unsigned(reg12[(4'ha):(2'h3)]));
              reg28 <= ($unsigned(((-$signed(reg26)) - ("N5Dwrvo6iLQ" != (8'ha4)))) ~^ $signed($signed(reg13)));
              reg29 <= "GD90ULY7NFJcsOf91";
            end
          else
            begin
              reg25 <= (+$signed(($signed({wire6}) ?
                  "" : (reg11 ? "Df54GRxSGmF8" : "xNSgxLW"))));
            end
          reg30 <= ((~|reg11) > (reg29 << {$signed({wire4, (8'hbd)})}));
          for (forvar31 = (1'h0); (forvar31 < (1'h1)); forvar31 = (forvar31 + (1'h1)))
            begin
              reg32 = $unsigned("D1HAGtFFpeMaR9IF4pl0");
              reg33 <= reg30;
              reg34 <= "q";
              reg35 = $signed({((&(~^reg34)) | ($unsigned((8'hb3)) ?
                      reg12[(4'h9):(3'h7)] : "kndi64Fx"))});
              reg36 <= wire4;
            end
        end
    end
  assign wire37 = $signed((~^reg23[(4'ha):(1'h1)]));
  assign wire38 = (($unsigned((reg27[(3'h5):(2'h2)] ? reg29 : {reg18})) ?
                      (+$signed({reg36})) : (^~((reg28 >= reg22) << (~^reg19)))) & wire2[(3'h6):(3'h5)]);
  always
    @(posedge clk) begin
      reg39 <= (-((&{(~reg13), $unsigned(wire3)}) >>> wire9));
      for (forvar40 = (1'h0); (forvar40 < (2'h3)); forvar40 = (forvar40 + (1'h1)))
        begin
          if (reg19)
            begin
              reg41 <= (^~($unsigned("s4") ?
                  reg33[(5'h14):(4'ha)] : $signed($unsigned(reg34[(3'h6):(3'h6)]))));
            end
          else
            begin
              reg41 <= $signed((~($unsigned($signed(wire1)) ^~ (reg26 < {reg27,
                  reg23}))));
              reg42 <= wire3;
            end
          if (($signed((~"dfx")) ^~ $signed(wire8)))
            begin
              reg43 <= reg12;
              reg44 = reg10;
              reg45 <= (wire6 << "1sC");
            end
          else
            begin
              reg43 <= $signed(reg11[(5'h14):(4'ha)]);
              reg45 <= "LOrrIyS1LXs";
              reg46 <= reg10[(4'hb):(3'h4)];
              reg47 <= "6TB7k965Qd";
              reg48 <= (({reg22} ?
                  (|(reg41[(1'h0):(1'h0)] ?
                      $unsigned(reg46) : (wire38 ?
                          reg27 : reg30))) : "9mhiBWEDn4WPlLsuR") * reg44);
            end
        end
      if ($unsigned($signed(reg22[(2'h3):(2'h3)])))
        begin
          reg49 <= $unsigned($signed(reg12[(4'hd):(4'h8)]));
        end
      else
        begin
          if (reg17)
            begin
              reg49 <= reg33;
              reg50 <= wire5;
            end
          else
            begin
              reg49 <= "";
              reg50 <= ("GDzZgLxAxzMFvf6IX" >> $unsigned(("Tbde" <<< ((~&reg46) ?
                  (reg25 >> reg27) : (reg18 ? reg41 : reg50)))));
              reg51 <= ("YlE0M5V" <<< "w");
            end
        end
      reg52 <= (^~({(-reg27), reg12[(4'h8):(3'h6)]} || "l0FHDIzJ4"));
      reg53 = $unsigned((!("52b3I3Gg" - "QrLiKBisUE")));
    end
  assign wire54 = ("2gzu4WnAy9" > ((^~{$signed(reg42),
                      reg23[(3'h7):(2'h2)]}) == wire4[(3'h6):(3'h6)]));
  assign wire55 = $unsigned(wire4);
endmodule