Hii this is jayaram

#ROM SystemVerilog Code

Here is final results

![image](https://github.com/user-attachments/assets/37390b26-624f-4e4c-a773-ee620c760053)
