
*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 343.090 ; gain = 133.598
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (5#1) [c:/Users/Burak/Desktop/XADC_Example/XADC_Example.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 380.438 ; gain = 170.945
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 380.438 ; gain = 170.945
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 742.422 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 742.422 ; gain = 532.930
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 742.422 ; gain = 532.930
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 742.422 ; gain = 532.930
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 742.422 ; gain = 532.930
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 742.422 ; gain = 532.930
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 745.621 ; gain = 536.129
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 745.621 ; gain = 536.129
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:18 . Memory (MB): peak = 755.141 ; gain = 545.648
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUFDS     |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 755.141 ; gain = 545.648
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.215 ; gain = 462.594
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 1257.215 ; gain = 992.863
