#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Dec 28 19:00:19 2019
# Process ID: 1800
# Current directory: F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2724 F:\FPGA\FPGA_Tutorial\Communication_IC_Design\Chapter1\prj\testbench\testbench.xpr
# Log file: F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/vivado.log
# Journal file: F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/testbench.xpr
update_compile_order -fileset sources_1
update_ip_catalog
update_ip_catalog
launch_simulation
open_wave_config F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/read_enable_signal_tb_behav.wcfg
source bus_read_write_test.tcl
relaunch_sim
run all
add_wave {{/bus_read_write_test/clk}} {{/bus_read_write_test/rd}} {{/bus_read_write_test/wr}} {{/bus_read_write_test/ce}} {{/bus_read_write_test/addr}} {{/bus_read_write_test/data_wr}} {{/bus_read_write_test/data_rd}} {{/bus_read_write_test/read_data}} {{/bus_read_write_test/mem}} {{/bus_read_write_test/PERIOD}} 
save_wave_config {F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/bus_read_write_test_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/bus_read_write_test_behav.wcfg
set_property xsim.view {F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/read_enable_signal_tb_behav.wcfg F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/bus_read_write_test_behav.wcfg} [get_filesets sim_1]
relaunch_sim
run all
add_bp {F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/testbench.srcs/sim_1/new/bus_read_write_test.v} 49
relaunch_sim
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
add_bp {F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/testbench.srcs/sim_1/new/bus_read_write_test.v} 67
relaunch_sim
remove_bps -file {F:/FPGA/FPGA_Tutorial/Communication_IC_Design/Chapter1/prj/testbench/testbench.srcs/sim_1/new/bus_read_write_test.v} -line 49
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
