Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jun 19 14:16:06 2021
| Host         : DESKTOP-JGEC92R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VIO_Latency_wrapper_control_sets_placed.rpt
| Design       : VIO_Latency_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   216 |
| Unused register locations in slices containing registers |   302 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
|      4 |            8 |
|      6 |           11 |
|      8 |           52 |
|     12 |            4 |
|     14 |            5 |
|    16+ |          124 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3510 |          490 |
| No           | No                    | Yes                    |             270 |           45 |
| No           | Yes                   | No                     |            1096 |          200 |
| Yes          | No                    | No                     |            2644 |          414 |
| Yes          | No                    | Yes                    |             164 |           17 |
| Yes          | Yes                   | No                     |             782 |          102 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                             | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                           | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                           | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                  |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/vio_0/inst/DECODER_INST/probe_in_reg_reg[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                   | VIO_Latency_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              6 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              6 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/vio_0/inst/DECODER_INST/wr_en_reg[2]_0                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                 |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                 |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                 |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                           |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                    | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                    |                2 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                           |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                           |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                           |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                           |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                  |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                |                1 |              8 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |             12 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                         |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                    | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                          |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |             14 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                           | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                 |                2 |             14 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                           | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                 |                3 |             14 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             14 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                         |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                    |                1 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                    | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                   |                2 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                    | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                              |                2 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                     | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                 |                2 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             28 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[13]                                                                                                                              | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[13]                                                                                                                            |                4 |             28 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                    | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |                4 |             28 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             28 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                    |                3 |             30 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             30 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                            |                5 |             30 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                   |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                            |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                            |                2 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                             | VIO_Latency_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                             |                3 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                               |                                                                                                                                                                                                                                         |                3 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             34 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             34 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             34 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             34 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             36 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             36 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                    | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                         |                5 |             40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             50 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             62 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0_2                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             62 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                | VIO_Latency_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[0]                                                                                                                                                |                8 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             64 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                              |               14 |             64 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             66 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             68 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             68 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             68 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             68 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                              |               13 |             76 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             76 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                             |               27 |             80 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             98 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             98 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |            128 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |            128 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               24 |            130 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                              |               33 |            132 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  | VIO_Latency_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |               29 |            206 |
|  VIO_Latency_i/clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              472 |           3450 |
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


