#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr 14 12:05:52 2023
# Process ID: 13916
# Current directory: C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7664 C:\Users\ringl\Documents\Uni Classes\Y3S2\EE315\Design Project\EE315-Design-Project\rng_test02_ip\rng_test02_ip.xpr
# Log file: C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip/vivado.log
# Journal file: C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip/rng_test02_ip.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip'
INFO: [Project 1-313] Project file moved from 'C:/RI/rng_test01_ip' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/netlist/ip', nor could it be found using path 'C:/RI/netlist/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/netlist/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rng_test01_0_0

open_bd_design {C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip/rng_test02_ip.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- User_Company:SysGen:rng_test01:1.0 - rng_test01_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <C:/Users/ringl/Documents/Uni Classes/Y3S2/EE315/Design Project/EE315-Design-Project/rng_test02_ip/rng_test02_ip.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.969 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 12:07:32 2023...
