---
title: Processor Core Design
description: RISC-V processor core documentation example
---

# Processor Core Design

Learn how to document a RISC-V processor core using Visibl with comprehensive architecture documentation and verification strategies.

## Example Repository

**Repository**: [riscv-processor-core](https://github.com/visiblsemi/riscv-processor-core)

This example shows how to document a complete RISC-V processor core including:

<CardGroup cols={2}>
  <Card title="Architecture Overview" icon="sitemap">
    High-level processor architecture and design decisions
  </Card>
  <Card title="Instruction Set" icon="list">
    Complete ISA documentation with examples
  </Card>
  <Card title="Pipeline Design" icon="flow">
    Detailed pipeline stages and hazard handling
  </Card>
  <Card title="Verification Plan" icon="check-double">
    Comprehensive testing and verification strategy
  </Card>
</CardGroup>

## Documentation Structure

```
docs/
├── architecture/
│   ├── overview.md
│   ├── pipeline.md
│   └── hazards.md
├── instruction-set/
│   ├── base-instructions.md
│   └── extensions.md
├── verification/
│   ├── testplan.md
│   └── coverage.md
└── implementation/
    ├── rtl-guide.md
    └── synthesis.md
```

## Key Features

- **Interactive instruction reference** with syntax highlighting
- **Pipeline diagrams** generated from code
- **Verification coverage reports** integrated into docs
- **Performance analysis** with benchmarking results

## Getting Started

<Steps>
  <Step title="Clone Template">
    ```bash
    git clone https://github.com/visiblsemi/riscv-processor-core
    ```
  </Step>
  
  <Step title="Install Visibl">
    ```bash
    npm install -g visibl
    ```
  </Step>
  
  <Step title="Start Development">
    ```bash
    cd riscv-processor-core
    visibl dev
    ```
  </Step>
</Steps>

<Tip>
This example includes automated documentation generation from RTL comments and verification reports.
</Tip>
