// Seed: 3773413146
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_5(
      1, (id_2) == 1
  );
  logic id_2;
  type_7(
      1, id_1
  );
  assign id_2 = 1;
  assign id_2 = id_2 - 1;
  type_8(
      id_1 && id_1, id_1.id_3 == id_1
  );
  logic id_4 = id_4;
endmodule
