# Communication Between Control Unit and Systolic Array

This document provides a detailed explanation of the signal communication between the **Control Unit (CU)** and the **Systolic Array (SA)** in the VLSI Convolution Accelerator.

---

## ðŸ“Š System Overview

The **Systolic Array** is the computational heart of the accelerator, performing Multiply-Accumulate (MAC) operations. The **Control Unit** orchestrates when the array operates, while the **Data Loader** feeds operands to the array.

```mermaid
graph TB
    subgraph Control["Control Unit (Main FSM)"]
        FSM["State Machine<br/>IDLEâ†’LOAD_WEIGHTSâ†’LOAD_INPUTâ†’COMPUTEâ†’DRAINâ†’DONE"]
    end

    subgraph Compute["Compute Core"]
        SA["Systolic Array<br/>(8Ã—8 PEs)"]
    end

    subgraph Memory["Memory"]
        DL["Data Loader"]
    end

    FSM -->|"sa_enable, sa_clear, weight_load_en"| SA
    SA -->|"sa_done"| FSM
    DL -->|"pixel_data, weight_data"| SA
    SA -->|"result_data"| DL
```

---

## ðŸ”Œ Signal Interface: Control Unit â†’ Systolic Array

| Signal          | Width | Direction | Description                                                  |
| --------------- | ----- | --------- | ------------------------------------------------------------ |
| `sa_enable`     | 1-bit | CU â†’ SA   | **Master enable** - activates the systolic array computation |
| `sa_clear`      | 1-bit | CU â†’ SA   | **Clear/reset** - resets all partial sum accumulators to 0   |
| `weight_load_en`| 1-bit | CU â†’ SA   | **Weight load enable** - allows weights to be loaded into PEs|
| `tile_start`    | 1-bit | CU â†’ SA   | **Tile start pulse** - signals start of a new kernel tile    |
| `last_tile`     | 1-bit | CU â†’ SA   | **Last tile flag** - indicates this is the final tile (results are final) |

---

## ðŸ”Œ Signal Interface: Systolic Array â†’ Control Unit

| Signal      | Width | Direction | Description                                                  |
| ----------- | ----- | --------- | ------------------------------------------------------------ |
| `tile_done` | 1-bit | SA â†’ CU   | Asserted when current tile's MAC operations are complete     |
| `sa_done`   | 1-bit | SA â†’ CU   | Asserted when ALL tiles complete (final results ready)       |

---

## ðŸ”Œ Signal Interface: Data Loader â†’ Systolic Array

| Signal        | Width          | Direction | Description                                      |
| ------------- | -------------- | --------- | ------------------------------------------------ |
| `pixel_data`  | 8-bit Ã— 8 rows | DL â†’ SA   | Input pixel values fed to each row (West input)  |
| `weight_data` | 8-bit Ã— KÂ²     | DL â†’ SA   | Weight values loaded into PEs (during load phase)|
| `pixel_valid` | 1-bit          | DL â†’ SA   | Indicates valid pixel data on the bus            |

---

## ðŸ”Œ Signal Interface: Systolic Array â†’ Data Loader

| Signal        | Width          | Direction | Description                                          |
| ------------- | -------------- | --------- | ---------------------------------------------------- |
| `result_data` | 32-bit Ã— 8 cols| SA â†’ DL   | Accumulated output results (South output of last row)|
| `result_valid`| 1-bit          | SA â†’ DL   | Indicates valid result data available                |

---

## ðŸ“ˆ State-by-State Signal Behavior

### IDLE State

| Signal          | Value | Notes                          |
| --------------- | ----- | ------------------------------ |
| `sa_enable`     | 0     | Systolic array disabled        |
| `sa_clear`      | 0     | No clearing (already idle)     |
| `weight_load_en`| 0     | Not loading weights            |

### LOAD_WEIGHTS State

| Signal          | Value | Notes                              |
| --------------- | ----- | ---------------------------------- |
| `sa_enable`     | 0     | Computation not started yet        |
| `sa_clear`      | 1     | Clear accumulators for fresh start |
| `weight_load_en`| 1     | Loading weights into PE registers  |

### LOAD_INPUT State

| Signal          | Value | Notes                          |
| --------------- | ----- | ------------------------------ |
| `sa_enable`     | 0     | Still loading, not computing   |
| `sa_clear`      | 0     | Weights loaded, don't clear    |
| `weight_load_en`| 0     | Weights already loaded         |

### COMPUTE State

| Signal          | Value | Notes                                    |
| --------------- | ----- | ---------------------------------------- |
| `sa_enable`     | 1     | **Active computation** - MAC operations  |
| `sa_clear`      | 0     | Accumulating partial sums                |
| `weight_load_en`| 0     | Weights are stationary (already in PEs)  |

### DRAIN State

| Signal          | Value | Notes                          |
| --------------- | ----- | ------------------------------ |
| `sa_enable`     | 0     | Computation complete           |
| `sa_clear`      | 0     | Results being read out         |
| `weight_load_en`| 0     | No weight operations           |

### DONE State

| Signal          | Value | Notes                          |
| --------------- | ----- | ------------------------------ |
| `sa_enable`     | 0     | Systolic array idle            |
| `sa_clear`      | 1     | Prepare for next operation     |
| `weight_load_en`| 0     | No weight operations           |

---

## ðŸ”„ Signal Flow Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                          CONTROL UNIT (FSM)                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                         â”‚
â”‚   Inputs:                          Outputs:                             â”‚
â”‚   â”œâ”€ clk                           â”œâ”€â†’ sa_enable â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ SA        â”‚
â”‚   â”œâ”€ rst_n                         â”œâ”€â†’ sa_clear â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ SA        â”‚
â”‚   â”œâ”€ start â†â”€â”€â”€ Host               â”œâ”€â†’ weight_load_en â”€â”€â”€â”€â”€â†’ SA        â”‚
â”‚   â”‚                                â”‚                                   â”‚
â”‚   â”œâ”€ sa_done â†â”€â”€â”€ Systolic Array   â”‚                                   â”‚
â”‚   â”‚                                â”‚                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                          SYSTOLIC ARRAY (8Ã—8)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                         â”‚
â”‚   From Control Unit:               From Data Loader:                    â”‚
â”‚   â”œâ”€ sa_enable                     â”œâ”€ pixel_data[7:0] Ã— 8 rows         â”‚
â”‚   â”œâ”€ sa_clear                      â”œâ”€ weight_data[7:0] Ã— KÂ²            â”‚
â”‚   â”œâ”€ weight_load_en                â”œâ”€ pixel_valid                      â”‚
â”‚                                                                         â”‚
â”‚   To Control Unit:                 To Data Loader:                      â”‚
â”‚   â”œâ”€â†’ sa_done                      â”œâ”€â†’ result_data[31:0] Ã— 8 cols      â”‚
â”‚                                    â”œâ”€â†’ result_valid                    â”‚
â”‚                                                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚   â”‚                      PE Grid (8Ã—8)                               â”‚  â”‚
â”‚   â”‚                                                                  â”‚  â”‚
â”‚   â”‚   Pixels â†’  [PE00]â†’[PE01]â†’[PE02]â†’...â†’[PE07]                     â”‚  â”‚
â”‚   â”‚   (West)        â†“     â†“     â†“          â†“                        â”‚  â”‚
â”‚   â”‚             [PE10]â†’[PE11]â†’[PE12]â†’...â†’[PE17]                     â”‚  â”‚
â”‚   â”‚                 â†“     â†“     â†“          â†“                        â”‚  â”‚
â”‚   â”‚               ...   ...   ...        ...                        â”‚  â”‚
â”‚   â”‚                 â†“     â†“     â†“          â†“                        â”‚  â”‚
â”‚   â”‚             [PE70]â†’[PE71]â†’[PE72]â†’...â†’[PE77]                     â”‚  â”‚
â”‚   â”‚                 â†“     â†“     â†“          â†“                        â”‚  â”‚
â”‚   â”‚              Results (South) â†’ to Data Loader                   â”‚  â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ðŸ“‹ Summary Table: All Signals

| From            | To              | Signal          | Width  | Purpose                         |
| --------------- | --------------- | --------------- | ------ | ------------------------------- |
| **CU**          | **SA**          | `sa_enable`     | 1      | Enable/disable computation      |
| **CU**          | **SA**          | `sa_clear`      | 1      | Clear accumulators              |
| **CU**          | **SA**          | `weight_load_en`| 1      | Enable weight loading           |
| **SA**          | **CU**          | `sa_done`       | 1      | Computation complete flag       |
| **Data Loader** | **SA**          | `pixel_data`    | 8Ã—8    | Input pixels (8 rows)           |
| **Data Loader** | **SA**          | `weight_data`   | 8Ã—KÂ²   | Kernel weights                  |
| **Data Loader** | **SA**          | `pixel_valid`   | 1      | Valid pixel indicator           |
| **SA**          | **Data Loader** | `result_data`   | 32Ã—8   | Output results (8 columns)      |
| **SA**          | **Data Loader** | `result_valid`  | 1      | Valid result indicator          |

---

## ðŸ“– Detailed Signal Explanations

### Control Unit â†’ Systolic Array Signals

#### `sa_enable` (1-bit)

**Purpose:** Master enable signal for systolic array computation.

When this signal is **HIGH (1)**, the systolic array is actively performing MAC operations:
- PEs multiply incoming pixels with their stored weights
- Partial sums propagate from North to South
- Pixels propagate from West to East

When **LOW (0)**, the array is idle and holds its current state.

**Behavior:**
- Set to `1` only during COMPUTE state
- Set to `0` during all other states (IDLE, LOAD, DRAIN, DONE)

---

#### `sa_clear` (1-bit)

**Purpose:** Clears/resets all partial sum accumulators in the PEs.

When pulsed **HIGH (1)**, all PE accumulators are reset to zero. This ensures:
- Clean slate before starting a new convolution tile
- No residual values from previous computations

**Timing:**
- Pulsed at the start of LOAD_WEIGHTS (before new weights loaded)
- Pulsed at DONE state (cleanup for next operation)

**Why needed:** After computing one output tile, accumulators contain final results. Before the next tile, they must be cleared.

---

#### `weight_load_en` (1-bit)

**Purpose:** Enables weight values to be loaded into PE weight registers.

This implements the **Weight Stationary** dataflow:
- When **HIGH (1)**: PEs capture incoming weight values into their internal registers
- When **LOW (0)**: Weight registers hold their values (stationary)

**Timing:**
- Set to `1` only during LOAD_WEIGHTS state
- Set to `0` during all other states (weights stay fixed)

**Weight loading pattern:**
```
Weight SRAM â†’ Data Loader â†’ SA weight bus â†’ All PEs capture simultaneously
```

---

### Systolic Array â†’ Control Unit Signals

#### `sa_done` (1-bit)

**Purpose:** Indicates all MAC operations are complete for the current compute phase.

The systolic array requires multiple clock cycles to:
1. Feed all input pixels through the array
2. Complete all multiply-accumulate operations
3. Flush the pipeline (results reach South outputs)

When `sa_done` goes **HIGH**:
- All (N-K+1)Â² output pixels have been computed
- Results are available at the South boundary
- Control Unit can transition to DRAIN state

**Calculation:** For an 8Ã—8 array computing a convolution:
- Compute cycles â‰ˆ output_size + pipeline_depth
- Pipeline depth = array width + array height - 1 = 15 cycles

---

### Data Loader â†’ Systolic Array Signals

#### `pixel_data` (8-bit Ã— 8 rows)

**Purpose:** Delivers input pixel values to each row of the systolic array.

Each of the 8 rows receives an independent 8-bit pixel value:
```
pixel_data[0] â†’ Row 0 (PE[0,0] West input)
pixel_data[1] â†’ Row 1 (PE[1,0] West input)
...
pixel_data[7] â†’ Row 7 (PE[7,0] West input)
```

**Data flow:** Pixels enter from the West and propagate East through the entire row.

---

#### `weight_data` (8-bit Ã— KÂ²)

**Purpose:** Delivers kernel weight values to be loaded into PEs.

For a KÃ—K kernel, there are KÂ² weights:
- 3Ã—3 kernel â†’ 9 weights
- 5Ã—5 kernel â†’ 25 weights

**Loading scheme:** Weights are broadcast to all PEs, but each PE selects which weight to store based on its position.

---

#### `pixel_valid` (1-bit)

**Purpose:** Indicates that valid pixel data is present on `pixel_data` bus.

Controls when PEs should process incoming data:
- **HIGH (1)**: Valid pixels, perform MAC
- **LOW (0)**: No valid data, hold state

---

### Systolic Array â†’ Data Loader Signals

#### `result_data` (32-bit Ã— 8 columns)

**Purpose:** Outputs accumulated convolution results from the bottom row of PEs.

Each column produces one 32-bit result:
```
result_data[0] â† PE[7,0] South output
result_data[1] â† PE[7,1] South output
...
result_data[7] â† PE[7,7] South output
```

**Bit width:** 32 bits to accommodate accumulation without overflow:
- 8-bit pixel Ã— 8-bit weight = 16-bit product
- Accumulating KÂ² products needs extra bits
- 32 bits handles up to 65,536 accumulated products

---

#### `result_valid` (1-bit)

**Purpose:** Indicates valid result data is available on `result_data` bus.

**Timing:** Goes HIGH after pipeline is full (initial latency) and stays HIGH for output_size cycles.

---

## ðŸ”„ Timing Diagram: Weight Load Phase

```
        â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”
CLK     â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚
        â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜

sa_clear      â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
              â†‘ Pulse at start

weight_load_en â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
                       â†‘ KÂ² cycles to load all weights

weight_data   â•â•â•â•â•â•â•[W0][W1][W2]...[WkÂ²-1]â•â•â•â•â•â•â•â•â•â•â•
                     â†‘ Sequential weight transfer
```

---

## ðŸ”„ Timing Diagram: Compute Phase

```
        â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”
CLK     â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚
        â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜

sa_enable     â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€
                      â†‘ Computation active

pixel_valid   â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€
                      â†‘ Pixels streaming in

pixel_data    â•â•â•â•â•â•â•[P0][P1][P2].....[Pn-1]â•â•â•â•â•â•â•â•â•â•
                     â†‘ Sliding window pixels

result_valid  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€
                                  â†‘ After pipeline latency

sa_done       â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ
                                                  â†‘ All done
```

---

## ðŸ”„ Sequence Diagram: Complete Compute Operation

```mermaid
sequenceDiagram
    participant CU as Control Unit
    participant SA as Systolic Array
    participant DL as Data Loader

    Note over CU,SA: LOAD_WEIGHTS Phase
    CU->>SA: sa_clear=1 (pulse)
    CU->>SA: weight_load_en=1
    DL->>SA: weight_data (KÂ² weights)
    Note over SA: Weights stored in PEs

    Note over CU,SA: COMPUTE Phase
    CU->>SA: sa_enable=1
    loop For each output pixel
        DL->>SA: pixel_data (KÂ² pixels per output)
        SA->>SA: MAC operations
    end
    
    Note over SA: Pipeline flush
    SA->>DL: result_data (streaming)
    SA->>CU: sa_done=1
    
    Note over CU,SA: DRAIN Phase
    CU->>SA: sa_enable=0
    DL->>DL: Send results to DRAM
```

---

## ðŸ§® Processing Element (PE) Detail

Each PE in the systolic array performs:

```
                    psum_in (from North)
                         â”‚
                         â–¼
pixel_in â”€â”€â†’ [ Ã— weight ] â”€â”€â†’ [ + ] â”€â”€â†’ psum_out (to South)
   â”‚                              
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ pixel_out (to East)
```

**PE Internal Registers:**
- `weight_reg` (8-bit): Stores weight, loaded during LOAD_WEIGHTS
- `psum_reg` (32-bit): Accumulates partial sums

**PE Operation per clock (when sa_enable=1):**
1. `product = pixel_in Ã— weight_reg`
2. `psum_reg = psum_in + product`
3. `psum_out = psum_reg`
4. `pixel_out = pixel_in` (forward to next PE)

---

> [!NOTE]
> The Control Unit only sends high-level commands (enable, clear). The actual data flow (pixels, weights, results) is between the Data Loader and Systolic Array.

> [!IMPORTANT]
> The **Weight Stationary** dataflow means weights are loaded once and stay fixed in PEs throughout the entire convolution. This minimizes weight memory bandwidth.

> [!WARNING]
> When kernel size K > 8 (array dimension), tiling is required. See the Kernel Tiling section below.

---

## ðŸ§© Kernel Tiling: Handling K > Array Size

### When Is Tiling Needed?

| Kernel Size | Array Size | Tiling Required? | Number of Tiles |
| ----------- | ---------- | ---------------- | --------------- |
| K â‰¤ 8       | 8Ã—8        | âŒ No            | 1               |
| K = 9-16    | 8Ã—8        | âœ… Yes           | 4 tiles         |
| K = 17-24   | 8Ã—8        | âœ… Yes           | 9 tiles         |

**Formula:** Number of tiles = âŒˆK/8âŒ‰Â²

---

### How Tiling Works

For a **16Ã—16 kernel** processed on an **8Ã—8 array**:

```
16Ã—16 Kernel split into 4 tiles of 8Ã—8:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Tile 0        â”‚   Tile 1        â”‚
â”‚   K[0:7, 0:7]   â”‚   K[0:7, 8:15]  â”‚
â”‚   (First 8Ã—8)   â”‚   (Top-right)   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Tile 2        â”‚   Tile 3        â”‚
â”‚   K[8:15, 0:7]  â”‚   K[8:15, 8:15] â”‚
â”‚   (Bottom-left) â”‚   (Last 8Ã—8)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Processing Order: Tile 0 â†’ Tile 1 â†’ Tile 2 â†’ Tile 3
Each tile produces PARTIAL sums
Final result = Tile 0 + Tile 1 + Tile 2 + Tile 3
```

---

### Tiling Signal Behavior

#### `sa_clear` - Clear ONLY at the Very Beginning

| Tile   | `sa_clear` | Reason                                    |
| ------ | ---------- | ----------------------------------------- |
| Tile 0 | **1**      | Start fresh, accumulators = 0             |
| Tile 1 | 0          | Keep partial sums from Tile 0             |
| Tile 2 | 0          | Keep partial sums from Tile 0 + 1         |
| Tile 3 | 0          | Keep partial sums, will be final result   |

> [!CAUTION]
> Do NOT clear between tiles! This would erase the partial sums you're accumulating.

---

#### `tile_start` - Pulse at Start of Each Tile

| Tile   | `tile_start` | Purpose                                   |
| ------ | ------------ | ----------------------------------------- |
| Tile 0 | **1 (pulse)**| Begin processing Tile 0                   |
| Tile 1 | **1 (pulse)**| Begin processing Tile 1                   |
| Tile 2 | **1 (pulse)**| Begin processing Tile 2                   |
| Tile 3 | **1 (pulse)**| Begin processing Tile 3 (final)           |

---

#### `last_tile` - Flag for Final Tile

| Tile   | `last_tile` | Purpose                                    |
| ------ | ----------- | ------------------------------------------ |
| Tile 0 | 0           | More tiles coming, keep accumulating       |
| Tile 1 | 0           | More tiles coming                          |
| Tile 2 | 0           | More tiles coming                          |
| Tile 3 | **1**       | This is the last tile, results are FINAL   |

---

#### `tile_done` vs `sa_done`

| Signal      | When Asserted                           | Purpose                         |
| ----------- | --------------------------------------- | ------------------------------- |
| `tile_done` | After EACH tile completes               | CU knows to load next tile      |
| `sa_done`   | After LAST tile completes (`last_tile=1`) | All done, can drain results   |

---

### Tiling Timing Diagram

```
        â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”   â”Œâ”€â”€â”€â”
CLK     â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚â”€â”€â”€â”‚   â”‚
        â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜   â””â”€â”€â”€â”˜

sa_clear      â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
              â†‘ Only at very start!

        â†â”€â”€â”€ Tile 0 â”€â”€â”€â†’â†â”€â”€â”€ Tile 1 â”€â”€â”€â†’â†â”€ Tile 2 â”€â†’â†â”€ Tile 3 â”€â†’

tile_start    â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ
              â†‘           â†‘           â†‘           â†‘
              Pulse for each tile

last_tile     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ
                                                  â†‘ Only on final tile

sa_enable     â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆ
                  â†‘ Active during each tile's computation

tile_done     â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆâ”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ
                      â†‘           â†‘           â†‘           â†‘
                      After each tile

sa_done       â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ˆâ–ˆâ–ˆâ–ˆ
                                                          â†‘ Only after last tile
```

---

### Tiling Sequence Diagram

```mermaid
sequenceDiagram
    participant CU as Control Unit
    participant SA as Systolic Array
    participant DL as Data Loader

    Note over CU,SA: 16Ã—16 Kernel = 4 tiles of 8Ã—8

    CU->>SA: sa_clear=1 (pulse)
    Note over SA: All accumulators = 0

    rect rgb(200, 230, 255)
        Note over CU,SA: Tile 0 (First)
        CU->>SA: tile_start=1, last_tile=0
        CU->>SA: weight_load_en=1
        DL->>SA: weight_data (Tile 0 weights)
        CU->>SA: sa_enable=1
        DL->>SA: pixel_data (corresponding input window)
        SA->>SA: MAC operations
        SA->>CU: tile_done=1
        Note over SA: Partial sums stored in accumulators
    end

    rect rgb(200, 255, 200)
        Note over CU,SA: Tile 1
        CU->>SA: tile_start=1, last_tile=0
        CU->>SA: weight_load_en=1
        DL->>SA: weight_data (Tile 1 weights)
        CU->>SA: sa_enable=1
        DL->>SA: pixel_data
        SA->>SA: MAC (accumulate with existing)
        SA->>CU: tile_done=1
        Note over SA: Partial sums += Tile 1 contribution
    end

    rect rgb(255, 230, 200)
        Note over CU,SA: Tile 2
        CU->>SA: tile_start=1, last_tile=0
        CU->>SA: weight_load_en=1, sa_enable=1
        SA->>CU: tile_done=1
    end

    rect rgb(230, 200, 255)
        Note over CU,SA: Tile 3 (LAST)
        CU->>SA: tile_start=1, last_tile=1
        CU->>SA: weight_load_en=1
        DL->>SA: weight_data (Tile 3 weights)
        CU->>SA: sa_enable=1
        SA->>SA: Final MAC operations
        SA->>CU: tile_done=1
        SA->>CU: sa_done=1
        Note over SA: FINAL results ready!
    end

    Note over CU,DL: DRAIN Phase
    CU->>DL: Read final results from SA
```

---

### Updated Signal Summary (With Tiling)

| From   | To     | Signal          | Width | Purpose                                     |
| ------ | ------ | --------------- | ----- | ------------------------------------------- |
| **CU** | **SA** | `sa_enable`     | 1     | Enable MAC operations                       |
| **CU** | **SA** | `sa_clear`      | 1     | Clear accumulators (ONLY at operation start)|
| **CU** | **SA** | `weight_load_en`| 1     | Enable loading new tile weights             |
| **CU** | **SA** | `tile_start`    | 1     | Pulse to start processing a tile            |
| **CU** | **SA** | `last_tile`     | 1     | Flag indicating final tile                  |
| **SA** | **CU** | `tile_done`     | 1     | Current tile complete                       |
| **SA** | **CU** | `sa_done`       | 1     | ALL tiles complete (only if last_tile=1)    |

---

### PE Behavior During Tiling

Each PE accumulates across tiles:

```verilog
// PE accumulator behavior
always @(posedge clk) begin
    if (sa_clear) begin
        psum_reg <= 0;  // Clear only at start
    end
    else if (sa_enable) begin
        // Accumulate: keeps adding to existing value!
        psum_reg <= psum_reg + (pixel_in * weight_reg);
    end
    // else: hold current value
end
```

**Key insight:** Because we DON'T clear between tiles, each tile's contribution is ADDED to the existing partial sum.

---

### Control Unit Tiling State Machine

```mermaid
stateDiagram-v2
    [*] --> IDLE
    
    IDLE --> LOAD_WEIGHTS: start
    
    LOAD_WEIGHTS --> LOAD_TILE_WEIGHTS: K > 8
    LOAD_WEIGHTS --> LOAD_INPUT: K â‰¤ 8
    
    state "Tiling Loop" as TileLoop {
        LOAD_TILE_WEIGHTS --> COMPUTE_TILE: weights loaded
        COMPUTE_TILE --> LOAD_TILE_WEIGHTS: tile_done && !last_tile
        COMPUTE_TILE --> DRAIN: tile_done && last_tile
    }
    
    LOAD_INPUT --> COMPUTE: input loaded
    COMPUTE --> DRAIN: sa_done
    
    DRAIN --> DONE: all drained
    DONE --> IDLE
```

---

### Example: 12Ã—12 Kernel on 8Ã—8 Array

```
12Ã—12 Kernel â†’ 4 tiles (some padding needed):

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Tile 0        â”‚  Tile 1        â”‚
â”‚  8Ã—8 weights   â”‚  8Ã—4 weights   â”‚
â”‚  (full)        â”‚  (partial)     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Tile 2        â”‚  Tile 3        â”‚
â”‚  4Ã—8 weights   â”‚  4Ã—4 weights   â”‚
â”‚  (partial)     â”‚  (partial)     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Handle partial tiles by:
- Zero-padding unused PE weights
- Or using only relevant PEs (more complex control)
```

---

> [!TIP]
> For simplicity, consider restricting kernel sizes to multiples of 8 (8, 16, 24) to avoid partial tile handling. Alternatively, always zero-pad weights to fill complete tiles.

