part=xc7z020clg484-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=10ns
syn.file=systolic.cpp
syn.file=systolic.h
tb.file=testbench.cpp
syn.top=systolic_array_kernel