{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606407881516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 10:24:41 2020 " "Processing started: Thu Nov 26 10:24:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606407881536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407881536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407881546 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/CPRE381/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE381/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1606407882861 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407882916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606407883406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606407883411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alu1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1bit-ALU_arch " "Found design unit 1: ALU1bit-ALU_arch" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407902946 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407902946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407902946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/alu32bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alu32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arrayPackage " "Found design unit 1: arrayPackage" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903101 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU32Bit-ALU32Bit_arch " "Found design unit 2: ALU32Bit-ALU32Bit_arch" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903101 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bit " "Found entity 1: ALU32Bit" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/alucontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/alucontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControler-ALUControl_arch " "Found design unit 1: ALUControler-ALUControl_arch" {  } { { "../ModelSimWork/src/ALUControler.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903186 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControler " "Found entity 1: ALUControler" {  } { { "../ModelSimWork/src/ALUControler.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALUControler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/controlstotest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/controlstotest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlsToTest-ControlsToTest_arch " "Found design unit 1: ControlsToTest-ControlsToTest_arch" {  } { { "../ModelSimWork/src/ControlsToTest.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ControlsToTest.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlsToTest " "Found entity 1: ControlsToTest" {  } { { "../ModelSimWork/src/ControlsToTest.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ControlsToTest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM-EX_MEM_arch " "Found design unit 1: EX_MEM-EX_MEM_arch" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903386 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/fullalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/fullalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullALU-FullALU_arch " "Found design unit 1: FullALU-FullALU_arch" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903466 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullALU " "Found entity 1: FullALU" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX-ID_EX_arch " "Found design unit 1: ID_EX-ID_EX_arch" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903661 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-IF_ID_arch " "Found design unit 1: IF_ID-IF_ID_arch" {  } { { "../ModelSimWork/src/IF_ID.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903756 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../ModelSimWork/src/IF_ID.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/integrateddatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/integrateddatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntegratedDatapath-IntegratedDatapath_arch " "Found design unit 1: IntegratedDatapath-IntegratedDatapath_arch" {  } { { "../ModelSimWork/src/IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IntegratedDatapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903941 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntegratedDatapath " "Found entity 1: IntegratedDatapath" {  } { { "../ModelSimWork/src/IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IntegratedDatapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407903941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407903941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-MEM_WB_arch " "Found design unit 1: MEM_WB-MEM_WB_arch" {  } { { "../ModelSimWork/src/MEM_WB.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904076 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../ModelSimWork/src/MEM_WB.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904281 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/add_sub_struct_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/add_sub_struct_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_struct_1bit-add_sub_struct_1bit_arch " "Found design unit 1: add_sub_struct_1bit-add_sub_struct_1bit_arch" {  } { { "../ModelSimWork/src/add_sub_struct_1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/add_sub_struct_1bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904371 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_struct_1bit " "Found entity 1: add_sub_struct_1bit" {  } { { "../ModelSimWork/src/add_sub_struct_1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/add_sub_struct_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arch " "Found design unit 1: adder-adder_arch" {  } { { "../ModelSimWork/src/adder.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904506 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../ModelSimWork/src/adder.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/adder_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/adder_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_nbit_struct-adder_nbit_struct_arch " "Found design unit 1: adder_nbit_struct-adder_nbit_struct_arch" {  } { { "../ModelSimWork/src/adder_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904631 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_nbit_struct " "Found entity 1: adder_nbit_struct" {  } { { "../ModelSimWork/src/adder_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder_nbit_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904741 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/bslr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/bslr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bsLR-structure " "Found design unit 1: bsLR-structure" {  } { { "../ModelSimWork/src/bsLR.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904821 ""} { "Info" "ISGN_ENTITY_NAME" "1 bsLR " "Found entity 1: bsLR" {  } { { "../ModelSimWork/src/bsLR.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-controlArch " "Found design unit 1: control-controlArch" {  } { { "../ModelSimWork/src/control.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904961 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../ModelSimWork/src/control.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407904961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407904961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/decoder5to32_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/decoder5to32_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32_flow-decoder5to32_flow_arch " "Found design unit 1: decoder5to32_flow-decoder5to32_flow_arch" {  } { { "../ModelSimWork/src/decoder5to32_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905051 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32_flow " "Found entity 1: decoder5to32_flow" {  } { { "../ModelSimWork/src/decoder5to32_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/decoder5to32_flow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905386 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/extender16bit_flow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/extender16bit_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16bit_flow-extender16bit_flow_arch " "Found design unit 1: extender16bit_flow-extender16bit_flow_arch" {  } { { "../ModelSimWork/src/extender16bit_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905476 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16bit_flow " "Found entity 1: extender16bit_flow" {  } { { "../ModelSimWork/src/extender16bit_flow.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/extender16bit_flow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905576 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905681 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxg-mux_arch " "Found design unit 1: muxg-mux_arch" {  } { { "../ModelSimWork/src/mux.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905781 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxg " "Found entity 1: muxg" {  } { { "../ModelSimWork/src/mux.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "../ModelSimWork/src/mux2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../ModelSimWork/src/mux2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_nbitto1_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_nbitto1_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nbit_nbitto1_struct-mux_nbit_nbitto1_struct_arch " "Found design unit 1: mux_nbit_nbitto1_struct-mux_nbit_nbitto1_struct_arch" {  } { { "../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905976 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nbit_nbitto1_struct " "Found entity 1: mux_nbit_nbitto1_struct" {  } { { "../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407905976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407905976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/mux_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nbit_struct-mux_nbit_struct_arch " "Found design unit 1: mux_nbit_struct-mux_nbit_struct_arch" {  } { { "../ModelSimWork/src/mux_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906046 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nbit_struct " "Found entity 1: mux_nbit_struct" {  } { { "../ModelSimWork/src/mux_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/nandg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/nandg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nandg-dataflow " "Found design unit 1: nandg-dataflow" {  } { { "../ModelSimWork/src/nandg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/nandg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906116 ""} { "Info" "ISGN_ENTITY_NAME" "1 nandg " "Found entity 1: nandg" {  } { { "../ModelSimWork/src/nandg.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/nandg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906191 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-pc_arch " "Found design unit 1: pc-pc_arch" {  } { { "../ModelSimWork/src/pc.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906256 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../ModelSimWork/src/pc.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/registerfile_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/registerfile_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile_nbit_struct-registerFile_nbit_struct_arch " "Found design unit 1: registerFile_nbit_struct-registerFile_nbit_struct_arch" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906321 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile_nbit_struct " "Found entity 1: registerFile_nbit_struct" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/register_nbit_struct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/register_nbit_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_nbit_struct-register_nbit_struct_arch " "Found design unit 1: register_nbit_struct-register_nbit_struct_arch" {  } { { "../ModelSimWork/src/register_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906386 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_nbit_struct " "Found entity 1: register_nbit_struct" {  } { { "../ModelSimWork/src/register_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/reverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/reverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse-Behavioral " "Found design unit 1: reverse-Behavioral" {  } { { "../ModelSimWork/src/reverse.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906466 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse " "Found entity 1: reverse" {  } { { "../ModelSimWork/src/reverse.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/reverse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/tb_controls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/tb_controls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Controls-behavior " "Found design unit 1: tb_Controls-behavior" {  } { { "../ModelSimWork/src/tb_Controls.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_Controls.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906531 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Controls " "Found entity 1: tb_Controls" {  } { { "../ModelSimWork/src/tb_Controls.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_Controls.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/tb_integrateddatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/tb_integrateddatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_IntegratedDatapath-behavior " "Found design unit 1: tb_IntegratedDatapath-behavior" {  } { { "../ModelSimWork/src/tb_IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_IntegratedDatapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906651 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_IntegratedDatapath " "Found entity 1: tb_IntegratedDatapath" {  } { { "../ModelSimWork/src/tb_IntegratedDatapath.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/tb_IntegratedDatapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906716 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407906716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407906716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606407906816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWr MIPS_Processor.vhd(43) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(43): object \"s_RegWr\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906831 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrAddr MIPS_Processor.vhd(44) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(44): object \"s_RegWrAddr\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906836 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RegWrData MIPS_Processor.vhd(45) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(45): object \"s_RegWrData\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906836 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906836 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_IsUnsigned MIPS_Processor.vhd(92) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(92): object \"ID_IsUnsigned\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906841 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_func_select MIPS_Processor.vhd(104) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(104): object \"ID_func_select\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906841 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_RegDst MIPS_Processor.vhd(126) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(126): object \"EX_RegDst\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906846 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_zeroExtened MIPS_Processor.vhd(133) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(133): object \"EX_zeroExtened\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906846 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_DMem_addr MIPS_Processor.vhd(167) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(167): object \"MEM_DMem_addr\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906846 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nothingTwo MIPS_Processor.vhd(192) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(192): object \"nothingTwo\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906851 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nothing MIPS_Processor.vhd(193) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(193): object \"nothing\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407906856 "|MIPS_Processor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "low MIPS_Processor.vhd(202) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(202): used explicit default value for signal \"low\" because signal was never assigned a value" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606407906856 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_IDreg " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_IDreg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IF_IDreg" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nbit_struct IF_ID:IF_IDreg\|register_nbit_struct:Instruction " "Elaborating entity \"register_nbit_struct\" for hierarchy \"IF_ID:IF_IDreg\|register_nbit_struct:Instruction\"" {  } { { "../ModelSimWork/src/IF_ID.vhd" "Instruction" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/IF_ID.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID:IF_IDreg\|register_nbit_struct:Instruction\|dffg:\\G1:0:dff_i " "Elaborating entity \"dffg\" for hierarchy \"IF_ID:IF_IDreg\|register_nbit_struct:Instruction\|dffg:\\G1:0:dff_i\"" {  } { { "../ModelSimWork/src/register_nbit_struct.vhd" "\\G1:0:dff_i" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/register_nbit_struct.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907226 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Default dff.vhd(53) " "VHDL Process Statement warning at dff.vhd(53): signal \"i_Default\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606407907226 "|MIPS_Processor|IF_ID:IF_IDreg|register_nbit_struct:Instruction|dffg:\G1:0:dff_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile_nbit_struct registerFile_nbit_struct:reg " "Elaborating entity \"registerFile_nbit_struct\" for hierarchy \"registerFile_nbit_struct:reg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "reg" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907331 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ground registerFile_nbit_struct.vhd(47) " "VHDL Signal Declaration warning at registerFile_nbit_struct.vhd(47): used explicit default value for signal \"ground\" because signal was never assigned a value" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606407907336 "|MIPS_Processor|registerFile_nbit_struct:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32_flow registerFile_nbit_struct:reg\|decoder5to32_flow:inverter " "Elaborating entity \"decoder5to32_flow\" for hierarchy \"registerFile_nbit_struct:reg\|decoder5to32_flow:inverter\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "inverter" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 registerFile_nbit_struct:reg\|andg2:\\G1:0:and_j " "Elaborating entity \"andg2\" for hierarchy \"registerFile_nbit_struct:reg\|andg2:\\G1:0:and_j\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "\\G1:0:and_j" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nbit_struct registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:1:register_j " "Elaborating entity \"register_nbit_struct\" for hierarchy \"registerFile_nbit_struct:reg\|register_nbit_struct:\\G0:1:register_j\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "\\G0:1:register_j" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407907661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nbit_nbitto1_struct registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt " "Elaborating entity \"mux_nbit_nbitto1_struct\" for hierarchy \"registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\"" {  } { { "../ModelSimWork/src/registerFile_nbit_struct.vhd" "mux_rt" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/registerFile_nbit_struct.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407909211 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "internal " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"internal\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606407909311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nbit_struct registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i " "Elaborating entity \"mux_nbit_struct\" for hierarchy \"registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i\"" {  } { { "../ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" "\\G2_1:0:G2_2:0:mux_j_i" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_nbitto1_struct.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407909381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxg registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i\|muxg:\\G1:0:mux_i " "Elaborating entity \"muxg\" for hierarchy \"registerFile_nbit_struct:reg\|mux_nbit_nbitto1_struct:mux_rt\|mux_nbit_struct:\\G2_1:0:G2_2:0:mux_j_i\|muxg:\\G1:0:mux_i\"" {  } { { "../ModelSimWork/src/mux_nbit_struct.vhd" "\\G1:0:mux_i" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mux_nbit_struct.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407909446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16bit_flow extender16bit_flow:extender " "Elaborating entity \"extender16bit_flow\" for hierarchy \"extender16bit_flow:extender\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "extender" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407912568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctl " "Elaborating entity \"control\" for hierarchy \"control:ctl\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ctl" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407912628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControler ALUControler:ALUctl " "Elaborating entity \"ALUControler\" for hierarchy \"ALUControler:ALUctl\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALUctl" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407912688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:ID_EXreg " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:ID_EXreg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ID_EXreg" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407912753 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_RtAddress ID_EX.vhd(64) " "VHDL Signal Declaration warning at ID_EX.vhd(64): used implicit default value for signal \"o_RtAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606407912753 "|MIPS_Processor|ID_EX:ID_EXreg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_RsAddress ID_EX.vhd(65) " "VHDL Signal Declaration warning at ID_EX.vhd(65): used implicit default value for signal \"o_RsAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606407912758 "|MIPS_Processor|ID_EX:ID_EXreg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_RegWrite ID_EX.vhd(128) " "VHDL Process Statement warning at ID_EX.vhd(128): inferring latch(es) for signal or variable \"o_RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606407912758 "|MIPS_Processor|ID_EX:ID_EXreg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MemWrite ID_EX.vhd(128) " "VHDL Process Statement warning at ID_EX.vhd(128): inferring latch(es) for signal or variable \"o_MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606407912763 "|MIPS_Processor|ID_EX:ID_EXreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MemWrite ID_EX.vhd(128) " "Inferred latch for \"o_MemWrite\" at ID_EX.vhd(128)" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407912768 "|MIPS_Processor|ID_EX:ID_EXreg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RegWrite ID_EX.vhd(128) " "Inferred latch for \"o_RegWrite\" at ID_EX.vhd(128)" {  } { { "../ModelSimWork/src/ID_EX.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ID_EX.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407912768 "|MIPS_Processor|ID_EX:ID_EXreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullALU FullALU:ALU " "Elaborating entity \"FullALU\" for hierarchy \"FullALU:ALU\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALU" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407912903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_alu_ctl FullALU.vhd(31) " "Verilog HDL or VHDL warning at FullALU.vhd(31): object \"internal_alu_ctl\" assigned a value but never read" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912908 "|MIPS_Processor|FullALU:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_srl FullALU.vhd(43) " "Verilog HDL or VHDL warning at FullALU.vhd(43): object \"ctl_srl\" assigned a value but never read" {  } { { "../ModelSimWork/src/FullALU.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912908 "|MIPS_Processor|FullALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bit FullALU:ALU\|ALU32Bit:alu " "Elaborating entity \"ALU32Bit\" for hierarchy \"FullALU:ALU\|ALU32Bit:alu\"" {  } { { "../ModelSimWork/src/FullALU.vhd" "alu" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407912983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_and ALU32Bit.vhd(52) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(52): object \"ctl_and\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912988 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_or ALU32Bit.vhd(53) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(53): object \"ctl_or\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912988 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_xor ALU32Bit.vhd(54) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(54): object \"ctl_xor\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912988 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_nand ALU32Bit.vhd(55) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(55): object \"ctl_nand\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912993 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_nor ALU32Bit.vhd(56) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(56): object \"ctl_nor\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912993 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_add ALU32Bit.vhd(57) " "Verilog HDL or VHDL warning at ALU32Bit.vhd(57): object \"ctl_add\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407912993 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31 " "Elaborating entity \"ALU1bit\" for hierarchy \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\"" {  } { { "../ModelSimWork/src/ALU32Bit.vhd" "ALU1bit_31" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU32Bit.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_add_sub ALU1bit.vhd(49) " "Verilog HDL or VHDL warning at ALU1bit.vhd(49): object \"ctl_add_sub\" assigned a value but never read" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407913093 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data ALU1bit.vhd(124) " "Inferred latch for \"out_data\" at ALU1bit.vhd(124)" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407913093 "|MIPS_Processor|FullALU:ALU|ALU32Bit:alu|ALU1bit:ALU1bit_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|adder:addSub " "Elaborating entity \"adder\" for hierarchy \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|adder:addSub\"" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "addSub" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|adder:addSub\|xorg2:xorg2_1 " "Elaborating entity \"xorg2\" for hierarchy \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|adder:addSub\|xorg2:xorg2_1\"" {  } { { "../ModelSimWork/src/adder.vhd" "xorg2_1" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|adder:addSub\|org2:org2_1 " "Elaborating entity \"org2\" for hierarchy \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|adder:addSub\|org2:org2_1\"" {  } { { "../ModelSimWork/src/adder.vhd" "org2_1" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/adder.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsLR FullALU:ALU\|bsLR:BarrelShifter " "Elaborating entity \"bsLR\" for hierarchy \"FullALU:ALU\|bsLR:BarrelShifter\"" {  } { { "../ModelSimWork/src/FullALU.vhd" "BarrelShifter" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/FullALU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 FullALU:ALU\|bsLR:BarrelShifter\|mux2:muxLRselA " "Elaborating entity \"mux2\" for hierarchy \"FullALU:ALU\|bsLR:BarrelShifter\|mux2:muxLRselA\"" {  } { { "../ModelSimWork/src/bsLR.vhd" "muxLRselA" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse FullALU:ALU\|bsLR:BarrelShifter\|reverse:in_reverse " "Elaborating entity \"reverse\" for hierarchy \"FullALU:ALU\|bsLR:BarrelShifter\|reverse:in_reverse\"" {  } { { "../ModelSimWork/src/bsLR.vhd" "in_reverse" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/bsLR.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407913923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:counter " "Elaborating entity \"pc\" for hierarchy \"pc:counter\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "counter" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407914268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted_input pc.vhd(37) " "Verilog HDL or VHDL warning at pc.vhd(37): object \"shifted_input\" assigned a value but never read" {  } { { "../ModelSimWork/src/pc.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407914268 "|MIPS_Processor|pc:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbit_struct pc:counter\|adder_nbit_struct:immedate_adder " "Elaborating entity \"adder_nbit_struct\" for hierarchy \"pc:counter\|adder_nbit_struct:immedate_adder\"" {  } { { "../ModelSimWork/src/pc.vhd" "immedate_adder" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/pc.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407914383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:EX_MEMReg " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:EX_MEMReg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "EX_MEMReg" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407914993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Def4 EX_MEM.vhd(70) " "Verilog HDL or VHDL warning at EX_MEM.vhd(70): object \"s_Def4\" assigned a value but never read" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407914993 "|MIPS_Processor|EX_MEM:EX_MEMReg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Stall4 EX_MEM.vhd(70) " "Verilog HDL or VHDL warning at EX_MEM.vhd(70): object \"s_Stall4\" assigned a value but never read" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407914998 "|MIPS_Processor|EX_MEM:EX_MEMReg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Stall10 EX_MEM.vhd(72) " "Verilog HDL or VHDL warning at EX_MEM.vhd(72): object \"s_Stall10\" assigned a value but never read" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407914998 "|MIPS_Processor|EX_MEM:EX_MEMReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nbit_struct EX_MEM:EX_MEMReg\|register_nbit_struct:WriteAdress " "Elaborating entity \"register_nbit_struct\" for hierarchy \"EX_MEM:EX_MEMReg\|register_nbit_struct:WriteAdress\"" {  } { { "../ModelSimWork/src/EX_MEM.vhd" "WriteAdress" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/EX_MEM.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407915148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:MEM_WBReg " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:MEM_WBReg\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "MEM_WBReg" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407915213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Def4 MEM_WB.vhd(67) " "Verilog HDL or VHDL warning at MEM_WB.vhd(67): object \"s_Def4\" assigned a value but never read" {  } { { "../ModelSimWork/src/MEM_WB.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407915213 "|MIPS_Processor|MEM_WB:MEM_WBReg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Stall4 MEM_WB.vhd(67) " "Verilog HDL or VHDL warning at MEM_WB.vhd(67): object \"s_Stall4\" assigned a value but never read" {  } { { "../ModelSimWork/src/MEM_WB.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MEM_WB.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606407915218 "|MIPS_Processor|MEM_WB:MEM_WBReg"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606407918624 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606407918624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:ALU1bit_31\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:0:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:0:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:30:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:30:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:29:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:29:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:28:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:28:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:27:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:27:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919144 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:26:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:26:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:25:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:25:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:24:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:24:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:23:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:23:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919149 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:22:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:22:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:21:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:21:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:20:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:20:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:19:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:19:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:18:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:18:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:17:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:17:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919159 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:16:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:16:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:15:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:15:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:14:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:14:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:13:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:13:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919164 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:12:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:12:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:11:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:11:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:10:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:10:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:9:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:9:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:8:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:8:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:7:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:7:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:6:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:6:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:5:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:5:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:4:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:4:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:3:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:3:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:2:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:2:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919184 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:1:ALU1bit_j\|out_data " "LATCH primitive \"FullALU:ALU\|ALU32Bit:alu\|ALU1bit:\\G1:1:ALU1bit_j\|out_data\" is permanently enabled" {  } { { "../ModelSimWork/src/ALU1bit.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/ALU1bit.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606407919189 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606407930183 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606407930183 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606407930183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:DMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:DMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606407930668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:DMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:DMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606407930673 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606407930673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPRE381/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606407930878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606407930878 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 52 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606407937900 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606407937905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606407959597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606408004287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606408004287 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPRE381/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606408008864 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606408008864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59209 " "Implemented 59209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606408008879 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606408008879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59078 " "Implemented 59078 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606408008879 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606408008879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606408008879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5050 " "Peak virtual memory: 5050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606408009164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 10:26:49 2020 " "Processing ended: Thu Nov 26 10:26:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606408009164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606408009164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606408009164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606408009164 ""}
