
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
Options:	-execute win; set BASENAME snn_fixed_16_2_4_4_2; -files ../scripts/top-level.tcl -log ../work/log/run.log -cmd ../work/log/run.cmd -overwrite 
Date:		Tue May 20 13:42:59 2025
Host:		compute3.eng.umd.edu (x86_64 w/Linux 4.18.0-553.30.1.el8_10.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2643 v3 @ 3.40GHz 20480KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[13:42:59.263617] Configured Lic search path (21.01-s002): 1700@cadencelic.eng.umd.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPOAX-8033):	OpenAccess features will be disabled in this session.
Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.14 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
Executing cmd 'win; set BASENAME snn_fixed_16_2_4_4_2;' ...
<CMD> win
Sourcing file "../scripts/top-level.tcl" ...
<CMD> setMultiCpuUsage -localCpu max
<CMD> set init_gnd_net vgnd
<CMD> set init_pwr_net vpwr
<CMD> set init_lef_file {../../lib/s130.tlef
/afs/glue.umd.edu/department/enee/software/cadskywaterpdk/S130IP/DIG/current/scs130lp/lef/scs130lp.lef}
<CMD> set init_verilog ../../synthesis/work/output/snn_fixed_16_2_4_4_2_pg_syn.v
<CMD> set init_mmmc_file ../scripts/Default.view
<CMD> init_design
**ERROR: (IMPOAX-820):	The OpenAccess (OA) features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OpenAccess features are disabled in this session.
#% Begin Load MMMC data ... (date=05/20 13:43:34, mem=933.2M)
#% End Load MMMC data ... (date=05/20 13:43:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.1M, current mem=934.1M)
rc

Loading LEF file ../../lib/s130.tlef ...

Loading LEF file /afs/glue.umd.edu/department/enee/software/cadskywaterpdk/S130IP/DIG/current/scs130lp/lef/scs130lp.lef ...
Set DBUPerIGU to M1 pitch 340.
**WARN: (IMPLF-200):	Pin 'DIODE' in macro 'scs130lp_diode_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'DIODE' in macro 'scs130lp_diode_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../scripts/Default.view
Starting library reading in 'Multi-threaded flow' (with '24' threads)
Reading libSTD timing library /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib.
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 530999)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531049)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531111)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_4' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531223)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531161)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_4' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531273)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_8' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531335)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_8' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531385)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s15kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 618946)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s15kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 618953)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s15kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619014)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s15kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619021)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s18kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619082)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s18kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619089)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s18kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619150)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s18kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619157)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s25kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619218)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s25kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619225)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s25kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619286)
**WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s25kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619293)
Message <TECHLIB-1329> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1525129)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1525737)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1525759)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1528478)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1529234)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1529278)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1529322)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'kapwr' referenced by the pg_pin 'kapwr' in the cell 'scs130lp_srdlstp_1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526006)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srdlstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526307)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srdlstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526345)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srdlstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526383)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548117)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548139)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548161)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548183)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548205)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548227)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548249)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548271)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'kapwr' referenced by the pg_pin 'kapwr' in the cell 'scs130lp_srsdfrtn_1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1539312)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1555426)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558625)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558647)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558669)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558757)
Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540523)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540561)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540599)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540637)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'kapwr' referenced by the pg_pin 'kapwr' in the cell 'scs130lp_srsdfstp_1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1559256)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560467)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560505)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560543)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560581)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560619)
Read 698 cells in library scs130lp_tt_1.62_25.
Library reading multithread flow ended.
*** End library_loading (cpu=1.52min, real=0.12min, mem=483.0M, fe_cpu=1.83min, fe_real=0.70min, fe_mem=1546.0M) ***
#% Begin Load netlist data ... (date=05/20 13:43:41, mem=994.3M)
*** Begin netlist parsing (mem=1546.0M) ***
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfxtp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfstp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfrtp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfrtn_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srdlxtp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srdlstp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srdlrtp_1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_isolatch_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso1p_lp2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso1p_lp2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso1p_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso1p_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kagnd' of cell 'scs130lp_iso1n_lp2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vgnd' of cell 'scs130lp_iso1n_lp2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kagnd' of cell 'scs130lp_iso1n_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vgnd' of cell 'scs130lp_iso1n_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso0p_lp2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso0p_lp2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso0p_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso0p_lp' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 698 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../synthesis/work/output/snn_fixed_16_2_4_4_2_pg_syn.v'

*** Memory Usage v#1 (Current mem = 1546.047M, initial mem = 487.012M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1546.0M) ***
#% End Load netlist data ... (date=05/20 13:43:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=1063.3M, current mem=1063.3M)
Top level cell is snn_fixed_16_2_4_4_2.
Hooked 698 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell snn_fixed_16_2_4_4_2 ...
*** Netlist is unique.
Set DBUPerIGU to techSite unit width 480.
** info: there are 781 modules.
** info: there are 21327 stdCell insts.

*** Memory Usage v#1 (Current mem = 1573.461M, initial mem = 487.012M) ***
**WARN: (IMPFP-3961):	The techSite 'unithv' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.32 to 0.17.
Adjust met4 preferred direction offset from 0.52 to 0.17.
Adjust met5 preferred direction offset from 1.6 to 0.17.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
Pre-connect netlist-defined P/G connections...
  Updated 21327 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../../lib/sky130_cap.captable ...
Process name: (null).
**ERROR: (IMPEXT-3548):	Process information for layer 'M7' is missing from the cap table file but is defined in the tech database (which is derived from the tech LEF or Open Access technology file). To include this information, you can do one of the following: Correct the cap table file by editing it, generate a new cap table from an ICT file with the proper layers defined, or obtain the correct cap table from your foundry and run again.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**ERROR: (IMPEXT-2715):	Syntax Error in line 183
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc' ...
Current (total cpu=0:01:51, real=0:00:44.0, peak res=1386.9M, current mem=1377.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc, Line 10).

snn_fixed_16_2_4_4_2
INFO (CTE): Reading of timing constraints file ../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.4M, current mem=1397.3M)
Current (total cpu=0:01:51, real=0:00:44.0, peak res=1397.4M, current mem=1397.3M)
Total number of combinational cells: 558
Total number of sequential cells: 88
Total number of tristate cells: 20
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 32
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: scs130lp_buf_1 scs130lp_buf_16 scs130lp_buf_2 scs130lp_buf_4 scs130lp_buf_8 scs130lp_clkbuf_1 scs130lp_clkbuf_16 scs130lp_clkbuf_2 scs130lp_clkbuf_4 scs130lp_clkbuf_8 scs130lp_dlymetal6s2s_1
Total number of usable buffers: 11
List of unusable buffers: scs130lp_buf_0 scs130lp_buf_m scs130lp_clkbuf_0
Total number of unusable buffers: 3
List of usable inverters: scs130lp_bufinv_16 scs130lp_bufinv_8 scs130lp_clkinv_1 scs130lp_clkinv_16 scs130lp_clkinv_2 scs130lp_clkinv_4 scs130lp_clkinv_8 scs130lp_clkinv_lp2 scs130lp_clkinv_lp scs130lp_clkinvlp_16 scs130lp_clkinvlp_2 scs130lp_clkinvlp_4 scs130lp_clkinvlp_8 scs130lp_inv_1 scs130lp_inv_16 scs130lp_inv_2 scs130lp_inv_4 scs130lp_inv_8 scs130lp_inv_lp scs130lp_invlp_1 scs130lp_invlp_2 scs130lp_invlp_4 scs130lp_invlp_8
Total number of usable inverters: 23
List of unusable inverters: scs130lp_clkinv_0 scs130lp_inv_0 scs130lp_inv_m scs130lp_invlp_0 scs130lp_invlp_m
Total number of unusable inverters: 5
List of identified usable delay cells: scs130lp_buf_lp scs130lp_bufbuf_16 scs130lp_bufbuf_8 scs130lp_buflp_1 scs130lp_buflp_2 scs130lp_buflp_4 scs130lp_buflp_8 scs130lp_clkbuf_lp scs130lp_clkbuflp_16 scs130lp_clkbuflp_2 scs130lp_clkbuflp_4 scs130lp_clkbuflp_8 scs130lp_clkdlybuf4s15_1 scs130lp_clkdlybuf4s15_2 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s50_2 scs130lp_dlygate4s15_1 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1
Total number of identified usable delay cells: 25
List of identified unusable delay cells: scs130lp_buflp_0 scs130lp_buflp_m
Total number of identified unusable delay cells: 2
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../../lib/sky130_cap.captable ...
Process name: (null).
**ERROR: (IMPEXT-3548):	Process information for layer 'M7' is missing from the cap table file but is defined in the tech database (which is derived from the tech LEF or Open Access technology file). To include this information, you can do one of the following: Correct the cap table file by editing it, generate a new cap table from an ICT file with the proper layers defined, or obtain the correct cap table from your foundry and run again.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**ERROR: (IMPEXT-2715):	Syntax Error in line 183
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
ERROR     IMPEXT-2677          2  Multi-corner RC initialization is aborte...
ERROR     IMPEXT-2715          2  Syntax Error in line %d                  
WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
ERROR     IMPEXT-3548          2  Process information for layer '%s' is mi...
WARNING   IMPVL-159           56  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OpenAccess (OA) features are disable...
ERROR     IMPOAX-850           1  %s command cannot be run as OpenAccess f...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
ERROR     TECHLIB-704          3  The voltage_map attribute with name '%s'...
ERROR     TECHLIB-708         12  No pg_pin with name '%s' has been read i...
ERROR     TECHLIB-1171        52  The attribute '%s' of group '%s' has one...
WARNING   TECHLIB-1329        44  The attribute '%s' on the %s in cell '%s...
*** Message Summary: 108 warning(s), 75 error(s)

<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 0 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -flip s -r 0.7 0.4 4.0 4.0 4.0 4.0
**WARN: (IMPFP-3961):	The techSite 'unithv' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Adjust met3 preferred direction offset from 0.32 to 0.17.
Adjust met4 preferred direction offset from 0.52 to 0.17.
Adjust met5 preferred direction offset from 1.6 to 0.17.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_fplan.enc
#% Begin save design ... (date=05/20 13:43:43, mem=1426.9M)
% Begin Save ccopt configuration ... (date=05/20 13:43:43, mem=1426.9M)
% End Save ccopt configuration ... (date=05/20 13:43:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.5M, current mem=1428.5M)
% Begin Save netlist data ... (date=05/20 13:43:43, mem=1428.8M)
Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/20 13:43:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=1541.0M, current mem=1429.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
% Begin Save AAE data ... (date=05/20 13:43:43, mem=1430.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/20 13:43:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1430.5M, current mem=1430.5M)
Saving preference file ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1941.7M) ***
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1941.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
**ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/20 13:43:45, mem=1439.3M)
% End Save power constraints data ... (date=05/20 13:43:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.3M, current mem=1439.3M)
rc
Generated self-contained design snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp
#% End save design ... (date=05/20 13:43:45, total cpu=0:00:00.7, real=0:00:02.0, peak res=1541.0M, current mem=1441.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveFPlan ../work/design/snn_fixed_16_2_4_4_2.fp
<CMD> addRing -nets {vpwr vgnd} -type core_rings -follow core -layer {top met1 bottom met1 left met2 right met2} -width 0.5 -spacing 1 -offset 1.0 -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=05/20 13:43:45, mem=1442.1M)


viaInitial starts at Tue May 20 13:43:45 2025
viaInitial ends at Tue May 20 13:43:45 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1920.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  met1  |        4       |       NA       |
|  via1  |        8       |        0       |
|  met2  |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/20 13:43:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1445.5M, current mem=1445.5M)
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 1
<CMD> set sprCreateIeStripeSpacing 1
<CMD> set sprCreateIeStripeThreshold 1
<CMD> sroute -jogControl { preferWithChanges differentLayer } -nets {vgnd vpwr}
#% Begin sroute (date=05/20 13:43:45, mem=1445.5M)
**WARN: (IMPSR-4053):	Option -jogControl is obsolete and has been replaced by -allowJogging and -allowLayerChange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -allowJogging and -allowLayerChange.
*** Begin SPECIAL ROUTE on Tue May 20 13:43:45 2025 ***
SPECIAL ROUTE ran on directory: /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/PnR/work
SPECIAL ROUTE ran on machine: compute3.eng.umd.edu (Linux 4.18.0-553.30.1.el8_10.x86_64 Xeon 3.70Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vgnd vpwr"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3372.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 740 macros, 55 used
Read in 55 components
  55 core components: 55 unplaced, 0 placed, 0 fixed
Read in 8 logical pins
Read in 8 nets
Read in 2 special nets, 2 routed
Read in 220 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-379):	Incomplete library data: missing VIAGEN (Via Rule Generate) rules on layer met5.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vpwr net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vpwr net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vpwr. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vpwr FollowPin 0 seconds
CPU time for vgnd FollowPin 0 seconds
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
Type 'man IMPPP-610' for more detail.
**WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 422
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 211
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 3558.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 845 wires.
ViaGen created 844 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   li   |       633      |       NA       |
|  mcon  |       422      |        0       |
|  met1  |       212      |       NA       |
|  via1  |       422      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/20 13:43:46, total cpu=0:00:00.7, real=0:00:01.0, peak res=1491.0M, current mem=1491.0M)
<CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_pplan.enc
#% Begin save design ... (date=05/20 13:43:46, mem=1491.0M)
% Begin Save ccopt configuration ... (date=05/20 13:43:46, mem=1491.0M)
% End Save ccopt configuration ... (date=05/20 13:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1491.2M, current mem=1491.2M)
% Begin Save netlist data ... (date=05/20 13:43:46, mem=1491.2M)
Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/20 13:43:46, total cpu=0:00:00.2, real=0:00:00.0, peak res=1571.5M, current mem=1494.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
% Begin Save AAE data ... (date=05/20 13:43:46, mem=1494.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/20 13:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.2M, current mem=1494.2M)
Saving preference file ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
Saving property file ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2191.0M) ***
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2191.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
**ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/20 13:43:48, mem=1493.0M)
% End Save power constraints data ... (date=05/20 13:43:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1493.0M, current mem=1493.0M)
rc
Generated self-contained design snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp
#% End save design ... (date=05/20 13:43:49, total cpu=0:00:00.7, real=0:00:03.0, peak res=1571.5M, current mem=1492.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> addWellTap -cell scs130lp_tapvpwrvgnd_1 -cellInterval 50 -checkerBoard
skipRow option will be disabled when checkerBoard is set
Total CPU(s) requested: 24
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 2 Innovus_CPU_Opt license(s) for 16 CPU(s)
[13:43:49.430899] Periodic Lic check successful
[13:43:49.430914] Feature usage summary:
[13:43:49.430915] Innovus_Impl_System
[13:43:49.430915] Innovus_CPU_Opt

Total CPU(s) now enabled: 24
Multithreaded Timing Analysis is initialized with 24 threads

Estimated cell power/ground rail width = 0.260 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.920 (microns) as a multiple of cell scs130lp_tapvpwrvgnd_1's techSite 'unit' width of 0.480 microns
Type 'man IMPSP-5134' for more detail.
For 4346 new insts, Inserted 4346 well-taps <scs130lp_tapvpwrvgnd_1> cells (prefix WELLTAP).
<CMD> setPlaceMode -place_global_place_io_pins true
<CMD> setPlaceMode -fp false
<CMD> getPlaceMode -place_hierarchical_flow -quiet
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_place_io_pins -quiet
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -quiet -place_global_exp_enable_3d
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:54.4/0:00:45.1 (2.5), mem = 2848.4M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
<CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
<CMD> getPlaceMode -wl_budget_mode -quiet
<CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
<CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> getPlaceMode -user -resetCombineRFLevel
<CMD> getPlaceMode -quiet -resetCombineRFLevel
<CMD> setPlaceMode -resetCombineRFLevel 1000
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
Updating RC grid for preRoute extraction ...
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 9 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.3) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
Set Default Input Pin Transition as 1 ps.
<CMD> set delaycal_input_transition_delay 1ps
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.783287 -from {0x2d 0x30} -to 0x31 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.783287 -from {0x4c 0x4f} -to 0x50 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.783287 -from 0x6a -to 0x83
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.783287 -from 0xb6 -to 0xcf
<CMD> setPathGroupOptions reg2reg_tmp.783287 -effortLevel high
Effort level <high> specified for reg2reg_tmp.783287 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2965.88 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (24 T). (MEM=2967.88)
<CMD> getNanoRouteMode -routeStrictlyHonorNonDefaultRule -quiet
<CMD> getNanoRouteMode -routeBottomRoutingLayer -quiet
<CMD> getNanoRouteMode -routeTopRoutingLayer -quiet
Updating RC grid for preRoute extraction ...
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getAnalysisMode -analysisType -quiet
siFlow : Timing analysis mode is single, using late cdB files
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
Total number of fetched objects 26941
End delay calculation. (MEM=4383.99 CPU=0:00:06.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4383.99 CPU=0:00:07.8 REAL=0:00:02.0)
<CMD> reset_path_group -name reg2out_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
<CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
<CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
<CMD> getPlaceMode -quiet -expSkipGP
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 4346 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=4230.5M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.7 mem=4422.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=4422.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 17257 (64.1%) nets
3		: 5343 (19.8%) nets
4     -	14	: 3907 (14.5%) nets
15    -	39	: 425 (1.6%) nets
40    -	79	: 7 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=25664 (4346 fixed + 21318 movable) #buf cell=0 #inv cell=1691 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=26941 #term=83797 #term/net=3.11, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
stdCell: 25664 single + 0 double + 0 multi
Total standard cell length = 86.7139 (mm), area = 0.2888 (mm^2)
Average module density = 0.404.
Density for the design = 0.404.
       = stdcell_area 176308 sites (281811 um^2) / alloc_area 436444 sites (697612 um^2).
Pin Density = 0.1901.
            = total # of pins 83797 / total area 440790.
Enabling multi-CPU acceleration with 24 CPU(s) for placement
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 1.308e-08 (7.01e-09 6.07e-09)
              Est.  stn bbox = 1.387e-08 (7.42e-09 6.45e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4319.9M
Iteration  2: Total net bbox = 1.308e-08 (7.01e-09 6.07e-09)
              Est.  stn bbox = 1.387e-08 (7.42e-09 6.45e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4319.9M
Iteration  3: Total net bbox = 1.804e+03 (1.06e+03 7.43e+02)
              Est.  stn bbox = 2.093e+03 (1.23e+03 8.60e+02)
              cpu = 0:00:01.4 real = 0:00:00.0 mem = 5091.1M
Active setup views:
    Default
Iteration  4: Total net bbox = 7.259e+04 (3.81e+04 3.44e+04)
              Est.  stn bbox = 9.414e+04 (5.10e+04 4.31e+04)
              cpu = 0:00:05.7 real = 0:00:01.0 mem = 5091.1M
Iteration  5: Total net bbox = 1.218e+05 (6.47e+04 5.71e+04)
              Est.  stn bbox = 1.500e+05 (8.09e+04 6.90e+04)
              cpu = 0:00:05.7 real = 0:00:00.0 mem = 5091.1M
Iteration  6: Total net bbox = 2.738e+05 (1.15e+05 1.59e+05)
              Est.  stn bbox = 3.329e+05 (1.41e+05 1.92e+05)
              cpu = 0:00:09.8 real = 0:00:01.0 mem = 5481.3M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 3.181e+05 (1.51e+05 1.67e+05)
              Est.  stn bbox = 3.805e+05 (1.78e+05 2.02e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 4776.5M
Iteration  8: Total net bbox = 3.181e+05 (1.51e+05 1.67e+05)
              Est.  stn bbox = 3.805e+05 (1.78e+05 2.02e+05)
              cpu = 0:00:14.8 real = 0:00:07.0 mem = 4744.5M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 4.346e+05 (1.99e+05 2.35e+05)
              Est.  stn bbox = 5.268e+05 (2.43e+05 2.84e+05)
              cpu = 0:00:16.2 real = 0:00:02.0 mem = 4776.5M
Iteration 10: Total net bbox = 4.346e+05 (1.99e+05 2.35e+05)
              Est.  stn bbox = 5.268e+05 (2.43e+05 2.84e+05)
              cpu = 0:00:14.6 real = 0:00:08.0 mem = 4744.5M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration 11: Total net bbox = 5.161e+05 (2.60e+05 2.56e+05)
              Est.  stn bbox = 6.167e+05 (3.10e+05 3.07e+05)
              cpu = 0:00:17.2 real = 0:00:02.0 mem = 4776.5M
Iteration 12: Total net bbox = 5.161e+05 (2.60e+05 2.56e+05)
              Est.  stn bbox = 6.167e+05 (3.10e+05 3.07e+05)
              cpu = 0:00:14.2 real = 0:00:07.0 mem = 4744.5M
Iteration 13: Total net bbox = 5.271e+05 (2.60e+05 2.67e+05)
              Est.  stn bbox = 6.217e+05 (3.06e+05 3.16e+05)
              cpu = 0:00:25.4 real = 0:00:03.0 mem = 4776.5M
Iteration 14: Total net bbox = 5.271e+05 (2.60e+05 2.67e+05)
              Est.  stn bbox = 6.217e+05 (3.06e+05 3.16e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4776.5M
Iteration 15: Total net bbox = 5.271e+05 (2.60e+05 2.67e+05)
              Est.  stn bbox = 6.217e+05 (3.06e+05 3.16e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4776.5M
*** cost = 5.271e+05 (2.60e+05 2.67e+05) (cpu for global=0:02:11) real=0:00:34.0***
Placement multithread real runtime: 0:00:34.0 with 24 threads.
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:01:15 real: 0:00:08.0
Core Placement runtime cpu: 0:01:21 real: 0:00:10.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:04:26 mem=4776.5M) ***
Total net bbox length = 5.271e+05 (2.600e+05 2.672e+05) (ext = 8.355e+02)
Move report: Detail placement moves 21318 insts, mean move: 1.03 um, max move: 26.82 um 
	Max move on inst (gen_neurons_layer_2[3].u_layer_2_IZ_pipeline_16/const_fixed_16_mul_86_17:mul_116_33_g3065): (896.90, 193.90) --> (880.08, 183.90)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5146.6MB
Summary Report:
Instances move: 21318 (out of 21318 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 26.82 um (Instance: gen_neurons_layer_2[3].u_layer_2_IZ_pipeline_16/const_fixed_16_mul_86_17:mul_116_33_g3065) (896.904, 193.898) -> (880.08, 183.9)
	Length: 17 sites, height: 1 rows, site name: unit, cell type: scs130lp_fa_1
Total net bbox length = 4.988e+05 (2.306e+05 2.682e+05) (ext = 8.323e+02)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5146.6MB
*** Finished refinePlace (0:04:30 mem=5146.6M) ***
*** End of Placement (cpu=0:02:24, real=0:00:42.0, mem=5140.6M) ***
default core: bins with density > 0.750 =  1.69 % ( 11 / 651 )
Density distribution unevenness ratio = 19.312%
*** Free Virtual Timing Model ...(mem=5135.6M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
<CMD> setDelayCalMode -engine aae
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.783287 -from {0x1c8 0x1cb} -to 0x1cc -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.783287 -from {0x1e7 0x1ea} -to 0x1eb -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.783287 -from 0x205 -to 0x21e
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.783287 -from 0x251 -to 0x26a
<CMD> setPathGroupOptions reg2reg_tmp.783287 -effortLevel high
Effort level <high> specified for reg2reg_tmp.783287 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (24 T). (MEM=5124.04)
Total number of fetched objects 26941
End delay calculation. (MEM=6076.54 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=6076.54 CPU=0:00:07.2 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.783287
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> congRepair
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] li has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] rdl has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 6
[NR-eGR] Read 1502 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 73068
[NR-eGR] #PG Blockages       : 1502
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26941 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26941
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26941 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.09% V. EstWL: 5.614213e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)        12( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    met2 ( 3)        44( 0.07%)         3( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]    met3 ( 4)      1075( 1.66%)        62( 0.10%)         1( 0.00%)   ( 1.76%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1131( 0.35%)        65( 0.02%)         1( 0.00%)   ( 0.37%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.00% V
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 4941.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li    (1V)             0   83791 
[NR-eGR]  met1  (2H)        189824  108689 
[NR-eGR]  met2  (3V)        201574   33029 
[NR-eGR]  met3  (4H)         97221   30038 
[NR-eGR]  met4  (5V)        110270      50 
[NR-eGR]  met5  (6H)            28       0 
[NR-eGR]  rdl   (7V)             0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       598917  255597 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 498801um
[NR-eGR] Total length: 598917um, number of vias: 255597
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9605um, number of vias: 3066
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.21 seconds, mem = 5001.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.8, real=0:00:01.0)
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> ::goMC::is_advanced_metrics_collection_running
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
<CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
<CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
<CMD> getPlaceMode -quiet -timingEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
**placeDesign ... cpu = 0: 2:48, real = 0: 0:50, mem = 4971.4M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD_INTERNAL> spInternalUse tdgp clearSkpData
Tdgp not successfully inited but do clear! skip clearing
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -quiet -NMPsuppressInfo
<CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -place_global_replace_QP -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -tdgpMemFlow -quiet
<CMD> setPlaceMode -reset -resetCombineRFLevel
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -clusterMode
<CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
*** placeDesign #1 [finish] : cpu/real = 0:02:47.6/0:00:49.9 (3.4), totSession cpu/real = 0:04:42.0/0:01:35.0 (3.0), mem = 4971.4M
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setDrawView place
<CMD> fit
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.9
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -SimplifyNetlist false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS -outDir work/report/
Executing: place_opt_design -opt -out_dir work/report/
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setOptMode -drcMargin                      0
setOptMode -effort                         high
setOptMode -fixCap                         true
setOptMode -fixFanoutLoad                  true
setOptMode -fixTran                        true
setOptMode -holdTargetSlack                0
setOptMode -maxDensity                     0.9
setOptMode -setupTargetSlack               0
setOptMode -simplifyNetlist                false
setOptMode -yieldEffort                    none
setPlaceMode -place_design_floorplan_mode  false
setPlaceMode -place_global_place_io_pins   true
setAnalysisMode -analysisType              single
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:04:42.0/0:01:35.0 (3.0), mem = 4971.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.5/0:01:35.3 (3.0), mem = 4971.4M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:42.5/0:01:35.3 (3.0), mem = 4971.4M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2309.1M, totSessionCpu=0:04:42 **
GigaOpt running with 24 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.5/0:01:35.3 (3.0), mem = 4971.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
AAE DB initialization (MEM=4786.64 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2303.9M, totSessionCpu=0:04:44 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4786.64 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] li has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] rdl has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 6
[NR-eGR] Read 1502 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 73068
[NR-eGR] #PG Blockages       : 1502
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26941 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26941
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26941 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.23% H + 0.12% V. EstWL: 5.663464e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    met2 ( 3)        46( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]    met3 ( 4)      1077( 1.66%)        59( 0.09%)         1( 0.00%)   ( 1.76%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1139( 0.35%)        60( 0.02%)         1( 0.00%)   ( 0.37%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li    (1V)             0   83791 
[NR-eGR]  met1  (2H)        192401  109296 
[NR-eGR]  met2  (3V)        204959   32842 
[NR-eGR]  met3  (4H)         97428   29647 
[NR-eGR]  met4  (5V)        108786      40 
[NR-eGR]  met5  (6H)            17       0 
[NR-eGR]  rdl   (7V)             0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       603591  255616 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 498801um
[NR-eGR] Total length: 603591um, number of vias: 255616
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10504um, number of vias: 3068
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.70 sec, Real: 0.64 sec, Curr Mem: 4820.16 MB )
Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25664 and nets=27088 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design snn_fixed_16_2_4_4_2.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4820.160M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (24 T). (MEM=5004.73)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 26941
End delay calculation. (MEM=6439.14 CPU=0:00:07.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=6439.14 CPU=0:00:09.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:04.0 totSessionCpu=0:05:02 mem=5328.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2e+05  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1282   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -3.141   |      2 (2)       |
|   max_tran     |    96 (1316)     |  -30.669   |    96 (1380)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.396%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:08, mem = 2574.0M, totSessionCpu=0:05:03 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.4/0:00:07.9 (2.6), totSession cpu/real = 0:05:02.9/0:01:43.2 (2.9), mem = 5363.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 5363.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5363.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:03.3/0:01:43.5 (2.9), mem = 5363.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.2), totSession cpu/real = 0:05:03.6/0:01:43.7 (2.9), mem = 5491.3M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:05.5/0:01:44.5 (2.9), mem = 5491.3M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for fastestBufInv on Top Layers
*info: There are 10 candidate Buffer cells
*info: There are 13 candidate Inverter cells

+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.40%|        -|   0.000|   0.000|   0:00:00.0| 6552.6M|
|   40.41%|       18|   0.000|   0.000|   0:00:01.0| 7222.1M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=7222.1M) ***
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.8/0:00:02.9 (2.3), totSession cpu/real = 0:05:12.3/0:01:47.4 (2.9), mem = 5541.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:12.3/0:01:47.4 (2.9), mem = 5541.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|   319|    -0.32|     4|     4|    -0.10|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       0| 40.41%|          |         |
|     1|    43|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       4|       0|       4| 40.41%| 0:00:00.0|  7319.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       1| 40.41%| 0:00:00.0|  7324.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=7324.0M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.2/0:00:01.4 (3.6), totSession cpu/real = 0:05:17.4/0:01:48.8 (2.9), mem = 5625.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:35, real = 0:00:13, mem = 2757.0M, totSessionCpu=0:05:17 **

Active setup views:
 Default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:17.8/0:01:49.2 (2.9), mem = 6096.5M
*info: 1 clock net excluded
*info: 145 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|   40.41%|   0:00:01.0| 6871.6M|   Default|       NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=6871.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=6871.6M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:02.2 (1.5), totSession cpu/real = 0:05:21.1/0:01:51.4 (2.9), mem = 5654.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:21.5/0:01:51.6 (2.9), mem = 6753.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.41%|        -|   0.000|   0.000|   0:00:00.0| 6755.5M|
|   40.41%|        0|   0.000|   0.000|   0:00:01.0| 6759.0M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 6759.0M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 6759.0M|
|   40.41%|        8|   0.000|   0.000|   0:00:00.0| 7362.5M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7362.5M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7362.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.41

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:02.5 (3.6), totSession cpu/real = 0:05:30.6/0:01:54.2 (2.9), mem = 7362.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:02, mem=5704.99M, totSessionCpu=0:05:31).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:31.1/0:01:54.6 (2.9), mem = 5705.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  Default
[NR-eGR] Track table information for default rule: 
[NR-eGR] li has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] rdl has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 6
[NR-eGR] Read 1502 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 73112
[NR-eGR] #PG Blockages       : 1502
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26963 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26963
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26963 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.10% V. EstWL: 5.635725e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    met2 ( 3)        46( 0.07%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]    met3 ( 4)      1066( 1.65%)        64( 0.10%)         2( 0.00%)   ( 1.75%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1126( 0.34%)        67( 0.02%)         2( 0.00%)   ( 0.36%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.05% H + 0.00% V
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 5731.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:06.7, real=0:00:02.0)***
Iteration  7: Total net bbox = 3.580e+05 (1.54e+05 2.04e+05)
              Est.  stn bbox = 4.383e+05 (1.92e+05 2.47e+05)
              cpu = 0:00:07.8 real = 0:00:02.0 mem = 7577.7M
Iteration  8: Total net bbox = 4.361e+05 (1.99e+05 2.37e+05)
              Est.  stn bbox = 5.243e+05 (2.40e+05 2.84e+05)
              cpu = 0:00:14.2 real = 0:00:02.0 mem = 7562.7M
Iteration  9: Total net bbox = 4.675e+05 (2.27e+05 2.41e+05)
              Est.  stn bbox = 5.565e+05 (2.69e+05 2.88e+05)
              cpu = 0:00:14.3 real = 0:00:02.0 mem = 7562.7M
Iteration 10: Total net bbox = 5.093e+05 (2.53e+05 2.56e+05)
              Est.  stn bbox = 5.991e+05 (2.96e+05 3.03e+05)
              cpu = 0:00:51.4 real = 0:00:06.0 mem = 7563.2M
Iteration 11: Total net bbox = 4.557e+05 (2.12e+05 2.43e+05)
              Est.  stn bbox = 5.369e+05 (2.49e+05 2.88e+05)
              cpu = 0:00:11.7 real = 0:00:01.0 mem = 7594.1M
Move report: Timing Driven Placement moves 21340 insts, mean move: 19.37 um, max move: 301.95 um 
	Max move on inst (FE_OFC4_rst_n): (801.36, 303.78) --> (665.87, 470.25)

Finished Incremental Placement (cpu=0:01:52, real=0:00:15.0, mem=6826.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:26 mem=6826.1M) ***
Total net bbox length = 4.838e+05 (2.352e+05 2.486e+05) (ext = 6.915e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 4368 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 21340 insts, mean move: 0.88 um, max move: 21.01 um 
	Max move on inst (const_gen_neurons_layer_2[1].u_layer_2_IZ_pipeline_16_fixed_16_mul_86_17:mul_116_33_g3129): (111.21, 113.98) --> (128.88, 110.64)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 7178.1MB
Summary Report:
Instances move: 21340 (out of 21340 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 21.01 um (Instance: const_gen_neurons_layer_2[1].u_layer_2_IZ_pipeline_16_fixed_16_mul_86_17:mul_116_33_g3129) (111.214, 113.981) -> (128.88, 110.64)
	Length: 2 sites, height: 1 rows, site name: unit, cell type: scs130lp_inv_1
Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 7178.1MB
*** Finished refinePlace (0:07:30 mem=7178.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] li has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] rdl has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 6
[NR-eGR] Read 1502 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 73112
[NR-eGR] #PG Blockages       : 1502
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26963 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26963
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26963 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.11% V. EstWL: 5.084444e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)        22( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]    met2 ( 3)        60( 0.09%)        10( 0.02%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]    met3 ( 4)      1030( 1.59%)        66( 0.10%)         1( 0.00%)   ( 1.69%) 
[NR-eGR]    met4 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1113( 0.34%)        76( 0.02%)         1( 0.00%)   ( 0.36%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
Early Global Route congestion estimation runtime: 0.37 seconds, mem = 7202.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  li    (1V)             0   83835 
[NR-eGR]  met1  (2H)        174357  108570 
[NR-eGR]  met2  (3V)        188569   30212 
[NR-eGR]  met3  (4H)         84674   27366 
[NR-eGR]  met4  (5V)         99648      22 
[NR-eGR]  met5  (6H)            12       0 
[NR-eGR]  rdl   (7V)             0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       547261  250005 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 457688um
[NR-eGR] Total length: 547261um, number of vias: 250005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9331um, number of vias: 3039
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.25 seconds, mem = 7216.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:01, real=0:00:18.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=6501.0M)
Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25686 and nets=27110 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design snn_fixed_16_2_4_4_2.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6500.980M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:51, real = 0:00:38, mem = 2608.7M, totSessionCpu=0:07:33 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (24 T). (MEM=6583.37)
Total number of fetched objects 26963
End delay calculation. (MEM=7631.26 CPU=0:00:09.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7631.26 CPU=0:00:11.1 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:02:17.3/0:00:21.2 (6.5), totSession cpu/real = 0:07:48.4/0:02:15.8 (3.4), mem = 6613.3M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:50.9/0:02:16.8 (3.4), mem = 7744.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.41%|        -|   0.000|   0.000|   0:00:00.0| 7744.7M|
|   40.41%|        1|   0.000|   0.000|   0:00:01.0| 8520.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.41

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.8) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:09.8/0:00:01.6 (6.2), totSession cpu/real = 0:08:00.7/0:02:18.4 (3.5), mem = 8520.3M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:02, mem=6759.82M, totSessionCpu=0:08:01).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:01.2/0:02:18.7 (3.5), mem = 7859.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   40.41%|        -|   0.000|   0.000|   0:00:00.0| 7859.3M|
|   40.41%|        0|   0.000|   0.000|   0:00:01.0| 7859.3M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7859.3M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7859.3M|
|   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7859.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.41

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:08:04 mem=7848.3M) ***
Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 4367 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 1 insts, mean move: 1.44 um, max move: 1.44 um 
	Max move on inst (FE_OFC8_rst_n): (653.52, 583.50) --> (652.08, 583.50)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 7816.3MB
Summary Report:
Instances move: 1 (out of 21339 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 1.44 um (Instance: FE_OFC8_rst_n) (653.52, 583.5) -> (652.08, 583.5)
	Length: 2 sites, height: 1 rows, site name: unit, cell type: scs130lp_inv_1
Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 7816.3MB
*** Finished refinePlace (0:08:05 mem=7816.3M) ***
*** maximum move = 1.44 um ***
*** Finished re-routing un-routed nets (7848.3M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=7848.3M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:01.9 (2.4), totSession cpu/real = 0:08:05.8/0:02:20.6 (3.5), mem = 7848.3M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=6741.78M, totSessionCpu=0:08:06).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:06.1/0:02:20.8 (3.5), mem = 6741.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       0| 40.41%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       0| 40.41%| 0:00:00.0|  7841.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=7841.2M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:01.0 (3.7), totSession cpu/real = 0:08:09.8/0:02:21.8 (3.5), mem = 6740.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:08:10 mem=6740.7M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 4367 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6740.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 6711.7MB
Summary Report:
Instances move: 0 (out of 21339 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 6711.7MB
*** Finished refinePlace (0:08:11 mem=6711.7M) ***
Register exp ratio and priority group on 0 nets on 26962 nets : 

Active setup views:
 Default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25685 and nets=27109 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design snn_fixed_16_2_4_4_2.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 7200.105M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (24 T). (MEM=7198.11)
Total number of fetched objects 26962
End delay calculation. (MEM=7752.04 CPU=0:00:08.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=7752.04 CPU=0:00:10.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:02.0 totSessionCpu=0:08:26 mem=6740.0M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] li has single uniform track structure
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] rdl has single uniform track structure
[NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[NR-eGR] No double-cut via on layer 6
[NR-eGR] Read 1502 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 73110
[NR-eGR] #PG Blockages       : 1502
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 26962 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 26962
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 26962 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.11% V. EstWL: 5.084311e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met1 ( 2)        24( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met2 ( 3)        62( 0.10%)        11( 0.02%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]    met3 ( 4)      1047( 1.62%)        57( 0.09%)         2( 0.00%)   ( 1.71%) 
[NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1133( 0.35%)        68( 0.02%)         2( 0.00%)   ( 0.37%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 0.41 sec, Curr Mem: 6798.61 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir work/report/
**optDesign ... cpu = 0:03:44, real = 0:00:49, mem = 3013.5M, totSessionCpu=0:08:27 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.412%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:47, real = 0:00:53, mem = 3009.4M, totSessionCpu=0:08:29 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:03:47, real = 0:00:54, mem = 6706.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
WARNING   IMPEXT-2883      1531395  The resistance extracted for a wire belo...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-5140           3  Global net connect rules have not been c...
WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 1531416 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:03:47.3/0:00:53.3 (4.3), totSession cpu/real = 0:08:29.4/0:02:28.4 (3.4), mem = 6706.0M
<CMD> fit
<CMD> saveDesign work/design/snn_fixed_16_2_4_4_2_placed.enc
#% Begin save design ... (date=05/20 13:45:33, mem=2924.9M)
% Begin Save ccopt configuration ... (date=05/20 13:45:33, mem=2924.9M)
% End Save ccopt configuration ... (date=05/20 13:45:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2924.9M, current mem=2924.8M)
% Begin Save netlist data ... (date=05/20 13:45:33, mem=2924.8M)
Writing Binary DB to work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/20 13:45:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=2926.1M, current mem=2926.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/snn_fixed_16_2_4_4_2.route.congmap.gz ...
% Begin Save AAE data ... (date=05/20 13:45:33, mem=2926.7M)
Saving AAE Data ...
% End Save AAE data ... (date=05/20 13:45:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2926.7M, current mem=2926.7M)
Saving preference file work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving property file work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/snn_fixed_16_2_4_4_2.prop
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=6766.7M) ***
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=6766.7M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
Saving rc congestion map work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/snn_fixed_16_2_4_4_2.congmap.gz ...
**ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/20 13:45:36, mem=2932.6M)
% End Save power constraints data ... (date=05/20 13:45:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2932.6M, current mem=2932.6M)
rc
Generated self-contained design snn_fixed_16_2_4_4_2_placed.enc.dat
#% End save design ... (date=05/20 13:45:36, total cpu=0:00:01.5, real=0:00:03.0, peak res=2932.6M, current mem=2932.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> addTieHiLo -cell scs130lp_conb_1 -prefix tieOff
Options: No distance constraint, No Fan-out constraint.
Re-routed 18 nets
INFO: Total Number of Tie Cells (scs130lp_conb_1) placed: 9  
<CMD> globalNetConnect vpwr -type pgpin -pin vpwr -inst * -all -override
<CMD> globalNetConnect vgnd -type pgpin -pin vgnd -inst * -all -override
<CMD> globalNetConnect vpwr -type pgpin -pin vpb -inst * -all -override
<CMD> globalNetConnect vgnd -type pgpin -pin vnb -inst * -all -override
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 3
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 150
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=05/20 13:45:38, mem=3004.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3004.84 (MB), peak = 3303.98 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           150
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          35.3
setNanoRouteMode -routeBottomRoutingLayer      3
setNanoRouteMode -routeInsertAntennaDiode      false
setNanoRouteMode -routeTopRoutingLayer         6
setNanoRouteMode -routeWithSiDriven            false
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setNanoRouteMode -timingEngine                 {}
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#rc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=6790.9M, init mem=6790.9M)
*info: Placed = 25694          (Fixed = 4346)
*info: Unplaced = 0           
Placement Density:40.42%(281959/697612)
Placement Density (including fixed std cells):41.01%(288906/704559)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=6758.9M)
Turning off fast DC mode.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=6749.4M) ***
% Begin globalDetailRoute (date=05/20 13:45:38, mem=2744.4M)

globalDetailRoute

#Start globalDetailRoute on Tue May 20 13:45:38 2025
#
#Generating timing data, please wait...
#26980 total nets, 26980 already routed, 26980 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
**WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 26980
End delay calculation. (MEM=7655.83 CPU=0:00:08.1 REAL=0:00:00.0)
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:05, memory = 2786.07 (MB), peak = 3303.98 (MB)
#Done generating timing data.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_lp does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_lp does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_m does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_m does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=27127)
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5257 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5256 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5256 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5256 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5255 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5255 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5254 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5254 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5253 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5253 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5252 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5251 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5251 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5250 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5250 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5249 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5249 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5248 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5248 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) Message (NRDB-ot route PIN vpb of INST g5248 for NET vpwray limit of 20 not have ase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_783287.tif.gz ...
#Read in timing information for 8 ports, 21348 instances from timing file .timing_file_783287.tif.gz.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
#Total number of routable nets = 26982.
#Total number of nets in the design = 27127.
#26982 routable nets do not have any wires.
#26982 nets will be global routed.
#Using multithreading with 24 threads.
#Start routing data preparation on Tue May 20 13:45:44 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 met5 
#WARNING (NRDB-776) No default up VIA for LAYER met5 in RULE LEF_DEFAULT.
#WARNING (NRDB-777) No default down VIA for LAYER rdl in RULE LEF_DEFAULT.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# li           V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6800    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
# rdl          V   Track-Pitch = 20.0000    Line-2-Via Pitch = 20.0000
#Bottom routing layer index=3(met2), bottom routing layer for shielding=3(met2), bottom shield layer=3(met2)
#shield_bottom_stripe_layer=1(li), shield_top_stripe_layer=6(met5)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2887.06 (MB), peak = 3693.19 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.3500.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2890.32 (MB), peak = 3693.19 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Connectivity extraction summary:
#26982 (99.47%) nets are without wires.
#145 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27127.
#
#
#Finished routing data preparation on Tue May 20 13:45:45 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 19.46 (MB)
#Total memory = 2890.43 (MB)
#Peak memory = 3693.19 (MB)
#
#
#Start global routing on Tue May 20 13:45:45 2025
#
#
#Start global routing initialization on Tue May 20 13:45:45 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue May 20 13:45:45 2025
#
#Start routing resource analysis on Tue May 20 13:45:45 2025
#
#Routing resource analysis is done on Tue May 20 13:45:45 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met2           V        2892          11       26190     0.00%
#  met3           H        1159           0       26190     0.00%
#  met4           V        1492           1       26190     0.00%
#  met5           H         193           0       26190     0.00%
#  --------------------------------------------------------------
#  Total                   5737       0.10%      104760     0.00%
#
#
#
#
#Global routing data preparation is done on Tue May 20 13:45:45 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2895.90 (MB), peak = 3693.19 (MB)
#
#
#Global routing initialization is done on Tue May 20 13:45:45 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.23 (MB), peak = 3693.19 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.77 (MB), peak = 3693.19 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2924.79 (MB), peak = 3693.19 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2928.23 (MB), peak = 3693.19 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2929.31 (MB), peak = 3693.19 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2930.60 (MB), peak = 3693.19 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
#Total number of routable nets = 26982.
#Total number of nets in the design = 27127.
#
#26982 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           26982  
#-----------------------------
#        Total           26982  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           26982  
#-----------------------------
#        Total           26982  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-4)         (5-9)       (10-13)       (14-18)   OverCon
#  --------------------------------------------------------------------------
#  met2       1981(7.56%)     85(0.32%)      4(0.02%)      2(0.01%)   (7.91%)
#  met3         35(0.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.13%)
#  met4         78(0.30%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.30%)
#  met5          9(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  --------------------------------------------------------------------------
#     Total   2103(2.01%)     85(0.08%)      4(0.00%)      2(0.00%)   (2.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 18
#  Overflow after GR: 0.04% H + 2.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met2(V)    |             37.67 |            395.22 |   759.24    13.31   852.48   119.88 |
[hotspot] |     met3(H)    |              5.11 |              7.33 |   692.63   306.36   732.60   333.00 |
[hotspot] |     met4(V)    |              0.44 |              0.89 |   679.32   293.04   705.96   319.68 |
[hotspot] |     met5(H)    |              1.33 |              6.67 |   119.88    53.27   146.52    79.92 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |   (met2)    37.67 |   (met2)   395.22 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             29.33 |            238.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 29.33/238.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   426.24   386.28   492.84   506.16 |       27.56   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   772.56    26.64   852.48   106.56 |       26.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   666.00   279.72   745.91   359.63 |       25.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   452.88   586.08   519.48   679.32 |       25.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   106.56    39.95   173.16   133.19 |       22.78   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 533808 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 183260 um.
#Total wire length on LAYER met3 = 223388 um.
#Total wire length on LAYER met4 = 119432 um.
#Total wire length on LAYER met5 = 7728 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 205652
#Up-Via Summary (total 205652):
#           
#-----------------------
# li              75904
# met1            68497
# met2            47306
# met3            13137
# met4              808
#-----------------------
#                205652 
#
#Max overcon = 18 tracks.
#Total overcon = 2.09%.
#Worst layer Gcell overcon rate = 7.91%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:12
#Increased memory = 37.77 (MB)
#Total memory = 2928.20 (MB)
#Peak memory = 3693.19 (MB)
#
#Finished global routing on Tue May 20 13:45:57 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2925.18 (MB), peak = 3693.19 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 30227 horizontal wires in 5 hboxes and 39163 vertical wires in 7 hboxes.
#Done with 10046 horizontal wires in 5 hboxes and 6542 vertical wires in 7 hboxes.
#Done with 5 horizontal wires in 5 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# met2      179073.28 	  0.11%  	  0.00% 	  0.00%
# met3      221943.35 	  0.27%  	  0.00% 	  0.00%
# met4      118665.95 	  0.08%  	  0.00% 	  0.00%
# met5        8220.62 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      527903.20  	  0.17% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 517761 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 177121 um.
#Total wire length on LAYER met3 = 215983 um.
#Total wire length on LAYER met4 = 117125 um.
#Total wire length on LAYER met5 = 7531 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 205652
#Up-Via Summary (total 205652):
#           
#-----------------------
# li              75904
# met1            68497
# met2            47306
# met3            13137
# met4              808
#-----------------------
#                205652 
#
#cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2923.97 (MB), peak = 3693.19 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:15
#Increased memory = 53.49 (MB)
#Total memory = 2923.97 (MB)
#Peak memory = 3693.19 (MB)
#Using multithreading with 24 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3962
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   MinWid      Mar   Totals
#	li            0        0        0        0        2        0        0        2
#	met1        386        0        0        0        0        0        0      386
#	met2        871        2     2018       62        0        0        0     2953
#	met3        490        0       34        3        0        0        2      529
#	met4          4        1       73        4        0        0        0       82
#	met5          0        0        0        0        0       10        0       10
#	Totals     1751        3     2125       69        2       10        2     3962
#cpu time = 00:05:37, elapsed time = 00:00:26, memory = 3141.76 (MB), peak = 5247.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 348
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   MinWid   Totals
#	li            0        0        0        0        0        0
#	met1         21        0        0        0        0       21
#	met2         38        1      141        6        0      186
#	met3         42        0        1        1        0       44
#	met4          3        2       58        7        0       70
#	met5          1        0        0        0       26       27
#	Totals      105        3      200       14       26      348
#    number of process antenna violations = 5
#cpu time = 00:04:16, elapsed time = 00:00:15, memory = 3139.70 (MB), peak = 5247.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 92
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          7       39        0       46
#	met3         11        0        0       11
#	met4          1       13        0       14
#	met5          0        0       19       19
#	Totals       21       52       19       92
#    number of process antenna violations = 7
#cpu time = 00:00:48, elapsed time = 00:00:06, memory = 3135.74 (MB), peak = 5247.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 61
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          5       28        0       33
#	met3          2        0        0        2
#	met4          2       14        0       16
#	met5          0        0        8        8
#	Totals       11       42        8       61
#    number of process antenna violations = 7
#cpu time = 00:00:12, elapsed time = 00:00:03, memory = 3130.68 (MB), peak = 5247.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 37
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          2       23        0       25
#	met3          0        0        0        0
#	met4          1        6        0        7
#	met5          0        0        3        3
#	Totals        5       29        3       37
#    number of process antenna violations = 7
#cpu time = 00:00:08, elapsed time = 00:00:01, memory = 3130.18 (MB), peak = 5247.07 (MB)
#start 5th optimization iteration ...
#   number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          2       14        0       16
#	met3          3        0        0        3
#	met4          0        3        0        3
#	met5          0        0        2        2
#	Totals        7       17        2       26
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3129.88 (MB), peak = 5247.07 (MB)
#start 6th optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          0       13        0       13
#	met3          1        0        0        1
#	met4          0        2        0        2
#	met5          0        0        3        3
#	Totals        3       15        3       21
#    number of process antenna violations = 7
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3129.22 (MB), peak = 5247.07 (MB)
#start 7th optimization iteration ...
#   number of violations = 23
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          1       12        0       13
#	met3          3        0        0        3
#	met4          0        4        0        4
#	met5          0        0        1        1
#	Totals        6       16        1       23
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3128.30 (MB), peak = 5247.07 (MB)
#start 8th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          0       13        0       13
#	met3          0        0        0        0
#	met4          0        0        0        0
#	met5          0        0        1        1
#	Totals        2       13        1       16
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.49 (MB), peak = 5247.07 (MB)
#start 9th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          3       10        0       13
#	met3          0        0        0        0
#	met4          0        0        0        0
#	met5          0        0        3        3
#	Totals        5       10        3       18
#    number of process antenna violations = 7
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3127.73 (MB), peak = 5247.07 (MB)
#start 10th optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          2        7        0        9
#	met3          3        0        0        3
#	met4          0        3        0        3
#	met5          0        0        1        1
#	Totals        7       10        1       18
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3127.62 (MB), peak = 5247.07 (MB)
#start 11th optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          1        4        0        5
#	met3          3        0        0        3
#	met4          0        3        0        3
#	met5          0        0        2        2
#	Totals        6        7        2       15
#    number of process antenna violations = 7
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3127.09 (MB), peak = 5247.07 (MB)
#start 12th optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          2        5        0        7
#	met3          0        0        0        0
#	met4          0        4        0        4
#	met5          0        0        3        3
#	Totals        4        9        3       16
#    number of process antenna violations = 7
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.86 (MB), peak = 5247.07 (MB)
#start 13th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          1        1        0        2
#	met3          0        0        0        0
#	met4          0        3        0        3
#	met5          0        0        1        1
#	Totals        3        4        1        8
#    number of process antenna violations = 7
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3128.29 (MB), peak = 5247.07 (MB)
#start 14th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            0        0        0        0
#	met1          2        0        0        2
#	met2          0        0        0        0
#	met3          0        0        0        0
#	met4          1        2        0        3
#	met5          0        0        1        1
#	Totals        3        2        1        6
#    number of process antenna violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3128.20 (MB), peak = 5247.07 (MB)
#start 15th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3127.63 (MB), peak = 5247.07 (MB)
#Complete Detail Routing.
#Total wire length = 578764 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 250435 um.
#Total wire length on LAYER met3 = 205375 um.
#Total wire length on LAYER met4 = 111102 um.
#Total wire length on LAYER met5 = 11851 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238063
#Up-Via Summary (total 238063):
#           
#-----------------------
# li              79493
# met1            84797
# met2            53968
# met3            18145
# met4             1660
#-----------------------
#                238063 
#
#Total number of DRC violations = 0
#Cpu time = 00:11:39
#Elapsed time = 00:01:04
#Increased memory = 204.63 (MB)
#Total memory = 3128.61 (MB)
#Peak memory = 5247.07 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3123.92 (MB), peak = 5247.07 (MB)
#
#Total wire length = 578776 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 250435 um.
#Total wire length on LAYER met3 = 205374 um.
#Total wire length on LAYER met4 = 111112 um.
#Total wire length on LAYER met5 = 11856 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238077
#Up-Via Summary (total 238077):
#           
#-----------------------
# li              79493
# met1            84797
# met2            53968
# met3            18155
# met4             1664
#-----------------------
#                238077 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 578776 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 250435 um.
#Total wire length on LAYER met3 = 205374 um.
#Total wire length on LAYER met4 = 111112 um.
#Total wire length on LAYER met5 = 11856 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238077
#Up-Via Summary (total 238077):
#           
#-----------------------
# li              79493
# met1            84797
# met2            53968
# met3            18155
# met4             1664
#-----------------------
#                238077 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 33
#
#    By Layer and Type :
#	         MinWid   Totals
#	li            0        0
#	met1          0        0
#	met2          0        0
#	met3          0        0
#	met4          0        0
#	met5         33       33
#	Totals       33       33
#cpu time = 00:00:53, elapsed time = 00:00:03, memory = 3123.35 (MB), peak = 5247.07 (MB)
#CELL_VIEW snn_fixed_16_2_4_4_2,init has 33 DRC violations
#Total number of DRC violations = 33
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER li = 0
#Total number of violations on LAYER met1 = 0
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 33
#Total number of violations on LAYER rdl = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue May 20 13:47:07 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 667 horizontal wires in 9 hboxes and 7839 vertical wires in 13 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 584367 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253119 um.
#Total wire length on LAYER met3 = 205936 um.
#Total wire length on LAYER met4 = 113424 um.
#Total wire length on LAYER met5 = 11888 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238077
#Up-Via Summary (total 238077):
#           
#-----------------------
# li              79493
# met1            84797
# met2            53968
# met3            18155
# met4             1664
#-----------------------
#                238077 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27125 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 33
#
#    By Layer and Type :
#	         MinWid   Totals
#	li            0        0
#	met1          0        0
#	met2          0        0
#	met3          0        0
#	met4          0        0
#	met5         33       33
#	Totals       33       33
#cpu time = 00:00:53, elapsed time = 00:00:03, memory = 3121.68 (MB), peak = 5247.07 (MB)
#CELL_VIEW snn_fixed_16_2_4_4_2,init has 33 DRC violations
#Total number of DRC violations = 33
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER li = 0
#Total number of violations on LAYER met1 = 0
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 33
#Total number of violations on LAYER rdl = 0
#   number of violations = 33
#
#    By Layer and Type :
#	         MinWid   Totals
#	li            0        0
#	met1          0        0
#	met2          0        0
#	met3          0        0
#	met4          0        0
#	met5         33       33
#	Totals       33       33
#cpu time = 00:01:01, elapsed time = 00:00:04, memory = 3120.89 (MB), peak = 5247.07 (MB)
#CELL_VIEW snn_fixed_16_2_4_4_2,init has 33 DRC violations
#Total number of DRC violations = 33
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER li = 0
#Total number of violations on LAYER met1 = 0
#Total number of violations on LAYER met2 = 0
#Total number of violations on LAYER met3 = 0
#Total number of violations on LAYER met4 = 0
#Total number of violations on LAYER met5 = 33
#Total number of violations on LAYER rdl = 0
#Post Route wire spread is done.
#Total wire length = 584354 um.
#Total half perimeter of net bounding box = 547675 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253106 um.
#Total wire length on LAYER met3 = 205936 um.
#Total wire length on LAYER met4 = 113424 um.
#Total wire length on LAYER met5 = 11888 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238077
#Up-Via Summary (total 238077):
#           
#-----------------------
# li              79493
# met1            84797
# met2            53968
# met3            18155
# met4             1664
#-----------------------
#                238077 
#
#detailRoute Statistics:
#Cpu time = 00:13:41
#Elapsed time = 00:01:13
#Increased memory = 196.91 (MB)
#Total memory = 3120.89 (MB)
#Peak memory = 5247.07 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:14:19
#Elapsed time = 00:01:34
#Increased memory = 273.40 (MB)
#Total memory = 3018.27 (MB)
#Peak memory = 5247.07 (MB)
#Number of warnings = 47
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 20 13:47:12 2025
#
% End globalDetailRoute (date=05/20 13:47:12, total cpu=0:14:20, real=0:01:34, peak res=5247.1M, current mem=2943.8M)
#Default setup view is reset to Default.
#Default setup view is reset to Default.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:14:20, elapsed time = 00:01:35, memory = 2924.89 (MB), peak = 5247.07 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2883      217812  The resistance extracted for a wire belo...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   NRDB-629         37291  NanoRoute cannot route PIN %s of INST %s...
WARNING   NRDB-733          1457  %s %s in %s %s does not have a physical ...
WARNING   NRDB-776             1  No default up %s for %s %s in RULE %s.   
WARNING   NRDB-777             1  No default down %s for %s %s in RULE %s....
WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 256572 warning(s), 0 error(s)

#% End routeDesign (date=05/20 13:47:13, total cpu=0:14:21, real=0:01:35, peak res=5247.1M, current mem=2924.9M)
<CMD> getNanoRouteMode -quiet
<CMD> getNanoRouteMode -quiet envSuperthreading
**WARN: (IMPTCM-59):	Option "envSuperthreading" for command getNanoRouteMode is obsolete and has been replaced by "-envSuperthreading". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-envSuperthreading".
<CMD> getNanoRouteMode -quiet drouteFixAntenna
**WARN: (IMPTCM-59):	Option "drouteFixAntenna" for command getNanoRouteMode is obsolete and has been replaced by "-drouteFixAntenna". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteFixAntenna".
<CMD> getNanoRouteMode -quiet routeInsertAntennaDiode
**WARN: (IMPTCM-59):	Option "routeInsertAntennaDiode" for command getNanoRouteMode is obsolete and has been replaced by "-routeInsertAntennaDiode". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeInsertAntennaDiode".
<CMD> getNanoRouteMode -quiet routeAntennaCellName
**WARN: (IMPTCM-59):	Option "routeAntennaCellName" for command getNanoRouteMode is obsolete and has been replaced by "-routeAntennaCellName". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeAntennaCellName".
<CMD> getNanoRouteMode -quiet timingEngine
**WARN: (IMPTCM-59):	Option "timingEngine" for command getNanoRouteMode is obsolete and has been replaced by "-timingEngine". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingEngine".
<CMD> getNanoRouteMode -quiet routeWithTimingDriven
**WARN: (IMPTCM-59):	Option "routeWithTimingDriven" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithTimingDriven". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithTimingDriven".
<CMD> setNanoRouteMode -quiet routeWithTimingDriven true
**WARN: (IMPTCM-59):	Option "routeWithTimingDriven" for command setNanoRouteMode is obsolete and has been replaced by "-routeWithTimingDriven". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithTimingDriven".
<CMD> getNanoRouteMode -quiet routeWithEco
**WARN: (IMPTCM-59):	Option "routeWithEco" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithEco". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithEco".
<CMD> getNanoRouteMode -quiet routeWithSiDriven
**WARN: (IMPTCM-59):	Option "routeWithSiDriven" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithSiDriven". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithSiDriven".
<CMD> getNanoRouteMode -quiet routeTdrEffort
**WARN: (IMPTCM-59):	Option "routeTdrEffort" for command getNanoRouteMode is obsolete and has been replaced by "-routeTdrEffort". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeTdrEffort".
<CMD> setNanoRouteMode -quiet routeTdrEffort 10
**WARN: (IMPTCM-59):	Option "routeTdrEffort" for command setNanoRouteMode is obsolete and has been replaced by "-routeTdrEffort". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeTdrEffort".
<CMD> getNanoRouteMode -quiet routeWithSiPostRouteFix
**WARN: (IMPTCM-59):	Option "routeWithSiPostRouteFix" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithSiPostRouteFix". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithSiPostRouteFix".
<CMD> getNanoRouteMode -quiet drouteAutoStop
**WARN: (IMPTCM-59):	Option "drouteAutoStop" for command getNanoRouteMode is obsolete and has been replaced by "-drouteAutoStop". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteAutoStop".
<CMD> getNanoRouteMode -quiet routeSelectedNetOnly
**WARN: (IMPTCM-59):	Option "routeSelectedNetOnly" for command getNanoRouteMode is obsolete and has been replaced by "-routeSelectedNetOnly". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeSelectedNetOnly".
<CMD> getNanoRouteMode -quiet drouteStartIteration
**WARN: (IMPTCM-59):	Option "drouteStartIteration" for command getNanoRouteMode is obsolete and has been replaced by "-drouteStartIteration". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteStartIteration".
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> getNanoRouteMode -quiet envNumberProcessor
**WARN: (IMPTCM-59):	Option "envNumberProcessor" for command getNanoRouteMode is obsolete and has been replaced by "-envNumberProcessor". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-envNumberProcessor".
<CMD> getNanoRouteMode -quiet envSuperthreading
**WARN: (IMPTCM-59):	Option "envSuperthreading" for command getNanoRouteMode is obsolete and has been replaced by "-envSuperthreading". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-envSuperthreading".
<CMD> getNanoRouteMode -quiet routeTopRoutingLayer
**WARN: (IMPTCM-59):	Option "routeTopRoutingLayer" for command getNanoRouteMode is obsolete and has been replaced by "-routeTopRoutingLayer". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeTopRoutingLayer".
<CMD> getNanoRouteMode -quiet routeBottomRoutingLayer
**WARN: (IMPTCM-59):	Option "routeBottomRoutingLayer" for command getNanoRouteMode is obsolete and has been replaced by "-routeBottomRoutingLayer". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeBottomRoutingLayer".
<CMD> getNanoRouteMode -quiet drouteEndIteration
**WARN: (IMPTCM-59):	Option "drouteEndIteration" for command getNanoRouteMode is obsolete and has been replaced by "-drouteEndIteration". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteEndIteration".
<CMD> getNanoRouteMode -quiet routeEcoOnlyInLayers
**WARN: (IMPTCM-59):	Option "routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and has been replaced by "-routeEcoOnlyInLayers". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeEcoOnlyInLayers".
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> timeDesign -postRoute -outDir ../work/report/
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
<CMD> setOptMode -SimplifyNetlist false
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine aae -SIAware true
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -outDir ../work/report/
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2925.0M, totSessionCpu=0:22:53 **
*** optDesign #1 [begin] : totSession cpu/real = 0:22:53.2/0:04:08.4 (5.5), mem = 6588.1M
GigaOpt running with 24 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:22:53.2/0:04:08.4 (5.5), mem = 6588.1M
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            150
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           35.3
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       3
setNanoRouteMode -routeInsertAntennaDiode                       false
setNanoRouteMode -routeTdrEffort                                10
setNanoRouteMode -routeTopRoutingLayer                          6
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { Default }
setOptMode -activeSetupViews                                    { Default }
setOptMode -autoSetupViews                                      { Default}
setOptMode -autoTDGRSetupViews                                  { Default}
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -holdTargetSlack                                     0
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     false
setOptMode -yieldEffort                                         none
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_global_place_io_pins                        true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               forcedIdeal
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:04, real = 0:00:00, mem = 3234.5M, totSessionCpu=0:22:57 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=6774.4M, init mem=6774.4M)
*info: Placed = 25694          (Fixed = 4346)
*info: Unplaced = 0           
Placement Density:40.42%(281959/697612)
Placement Density (including fixed std cells):41.01%(288906/704559)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=6742.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:01.5 (3.6), totSession cpu/real = 0:22:58.5/0:04:09.9 (5.5), mem = 6774.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25694 and nets=27127 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design snn_fixed_16_2_4_4_2.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 2
      Min Width        : 10
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Clock coupling capacitance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 6774.4M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 6798.4M)
Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 6798.4M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 6798.4M)
Extracted 40.0005% (CPU Time= 0:00:02.4  MEM= 6798.4M)
Extracted 50.0006% (CPU Time= 0:00:02.5  MEM= 6798.4M)
Extracted 60.0006% (CPU Time= 0:00:02.8  MEM= 6798.4M)
Extracted 70.0007% (CPU Time= 0:00:03.0  MEM= 6798.4M)
Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 6798.4M)
Extracted 90.0007% (CPU Time= 0:00:04.5  MEM= 6798.4M)
Extracted 100% (CPU Time= 0:00:04.9  MEM= 6798.4M)
Number of Extracted Resistors     : 504576
Number of Extracted Ground Cap.   : 524504
Number of Extracted Coupling Cap. : 915904
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 6774.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 6774.449M)
AAE DB initialization (MEM=6783.99 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:23:05.0/0:04:16.4 (5.4), mem = 6784.0M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=6781.99 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (24 T). (MEM=6781.99)
Total number of fetched objects 26980
End delay calculation. (MEM=8243.03 CPU=0:00:07.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=8243.03 CPU=0:00:08.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:02.0 totSessionCpu=0:23:19 mem=7040.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:14.0 real=0:00:02.0 totSessionCpu=0:23:19 mem=7040.0M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (24 T). (MEM=7521.25)
Total number of fetched objects 26980
AAE_INFO-618: Total number of nets in the design is 27127,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=8099.87 CPU=0:00:15.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8099.87 CPU=0:00:16.3 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 8107.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 7091.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (24 T). (MEM=7114.03)
Glitch Analysis: View Default -- Total Number of Nets Skipped = 2502. 
Glitch Analysis: View Default -- Total Number of Nets Analyzed = 26980. 
Total number of fetched objects 26980
AAE_INFO-618: Total number of nets in the design is 27127,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=8144.31 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=8144.31 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:03.0 totSessionCpu=0:23:47 mem=8150.3M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.156   |      6 (6)       |
|   max_tran     |     12 (485)     |   -1.550   |     13 (486)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.418%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:43.3/0:00:06.8 (6.3), totSession cpu/real = 0:23:48.3/0:04:23.2 (5.4), mem = 8182.3M
**optDesign ... cpu = 0:00:55, real = 0:00:14, mem = 3386.6M, totSessionCpu=0:23:48 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 7182.32M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:23:52.2/0:04:23.8 (5.4), mem = 7182.3M
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|   625|    -1.58|     6|     6|    -0.16|     0|     0|     0|     0|     0|     0|199978.06|     0.00|       0|       0|       0| 40.42%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|199978.06|     0.00|       5|       3|      14| 40.43%| 0:00:01.0|  9329.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|199978.06|     0.00|       0|       0|       0| 40.43%| 0:00:00.0|  9329.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:08.7 real=0:00:01.0 mem=9329.2M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:11.0/0:00:03.4 (3.2), totSession cpu/real = 0:24:03.2/0:04:27.2 (5.4), mem = 7563.8M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:10, real = 0:00:19, mem = 3618.8M, totSessionCpu=0:24:03 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 7561.75M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.07min mem=7561.8M)
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:00:19, mem = 3590.5M, totSessionCpu=0:24:04 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:12, real = 0:00:19, mem = 3590.1M, totSessionCpu=0:24:05 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7556.96M, totSessionCpu=0:24:06).
**optDesign ... cpu = 0:01:13, real = 0:00:19, mem = 3590.3M, totSessionCpu=0:24:06 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:24:06 mem=8033.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 8001.9MB
Summary Report:
Instances move: 0 (out of 21356 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 8001.9MB
*** Finished refinePlace (0:24:07 mem=8001.9M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 199978.047 ns

Start Layer Assignment ...
WNS(199978.047ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 27135.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(27133) IPOed(9) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 199978.047 ns

Start Layer Assignment ...
WNS(199978.047ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 27135.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:16, real = 0:00:21, mem = 3531.4M, totSessionCpu=0:24:09 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 9
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 9
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:24:08.8/0:04:29.9 (5.4), mem = 7488.9M

globalDetailRoute

#Start globalDetailRoute on Tue May 20 13:47:34 2025
#
#num needed restored net=0
#need_extraction net=0 (total=27135)
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5257 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5256 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5256 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5255 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5255 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5254 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5254 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5253 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5253 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5252 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5252 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5251 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5251 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5250 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5250 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5249 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5249 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5248 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5248 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5248 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
#Total number of routable nets = 26990.
#Total number of nets in the design = 27135.
#34 routable nets do not have any wires.
#26956 routable nets have routed wires.
#34 nets will be global routed.
#Using multithreading with 24 threads.
#Start routing data preparation on Tue May 20 13:47:35 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# li           V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
# met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
# met2         V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6800    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
# rdl          V   Track-Pitch = 20.0000    Line-2-Via Pitch = 20.0000
#Bottom routing layer index=3(met2), bottom routing layer for shielding=3(met2), bottom shield layer=3(met2)
#shield_bottom_stripe_layer=1(li), shield_top_stripe_layer=6(met5)
#pin_access_rlayer=2(met1)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 22/0 dirty instances, 26/42 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(22 insts marked dirty, reset pre-exisiting dirty flag on 22 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3522.17 (MB), peak = 5247.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.3500.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3525.95 (MB), peak = 5247.07 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue May 20 13:47:36 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.96 (MB)
#Total memory = 3525.95 (MB)
#Peak memory = 5247.07 (MB)
#
#
#Start global routing on Tue May 20 13:47:36 2025
#
#
#Start global routing initialization on Tue May 20 13:47:36 2025
#
#Number of eco nets is 34
#
#Start global routing data preparation on Tue May 20 13:47:36 2025
#
#Start routing resource analysis on Tue May 20 13:47:36 2025
#
#Routing resource analysis is done on Tue May 20 13:47:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  met2           V        1474        1429       26190     0.00%
#  met3           H         562         597       26190     0.00%
#  met4           V        1218         275       26190     0.00%
#  met5           H         176          17       26190     0.03%
#  --------------------------------------------------------------
#  Total                   3431      31.98%      104760     0.01%
#
#
#
#
#Global routing data preparation is done on Tue May 20 13:47:36 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3528.71 (MB), peak = 5247.07 (MB)
#
#
#Global routing initialization is done on Tue May 20 13:47:36 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3529.80 (MB), peak = 5247.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3529.98 (MB), peak = 5247.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3528.86 (MB), peak = 5247.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
#Total number of routable nets = 26990.
#Total number of nets in the design = 27135.
#
#26990 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              34  
#-----------------------------
#        Total              34  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           26990  
#-----------------------------
#        Total           26990  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  met2          2(0.01%)      0(0.00%)      1(0.00%)   (0.01%)
#  met3          2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  met4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  met5          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      4(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 584384 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253112 um.
#Total wire length on LAYER met3 = 205937 um.
#Total wire length on LAYER met4 = 113447 um.
#Total wire length on LAYER met5 = 11888 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238112
#Up-Via Summary (total 238112):
#           
#-----------------------
# li              79503
# met1            84806
# met2            53979
# met3            18160
# met4             1664
#-----------------------
#                238112 
#
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 2.87 (MB)
#Total memory = 3528.82 (MB)
#Peak memory = 5247.07 (MB)
#
#Finished global routing on Tue May 20 13:47:37 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3526.11 (MB), peak = 5247.07 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 3 horizontal wires in 5 hboxes and 10 vertical wires in 7 hboxes.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total wire length = 584379 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253109 um.
#Total wire length on LAYER met3 = 205932 um.
#Total wire length on LAYER met4 = 113449 um.
#Total wire length on LAYER met5 = 11888 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238112
#Up-Via Summary (total 238112):
#           
#-----------------------
# li              79503
# met1            84806
# met2            53979
# met3            18160
# met4             1664
#-----------------------
#                238112 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3525.26 (MB), peak = 5247.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 9.39 (MB)
#Total memory = 3525.26 (MB)
#Peak memory = 5247.07 (MB)
#Using multithreading with 24 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.70% of the total area was rechecked for DRC, and 2.41% required routing.
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            2        0        0        2
#	met1          0        0        0        0
#	met2          0        3        0        3
#	met3          0        0        0        0
#	met4          0        0        0        0
#	met5          0        0       33       33
#	Totals        2        3       33       38
#22 out of 25702 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   MinWid   Totals
#	li            2        0        0        2
#	met1          0        0        0        0
#	met2          0        3        0        3
#	met3          0        0        0        0
#	met4          0        0        0        0
#	met5          0        0       33       33
#	Totals        2        3       33       38
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3555.62 (MB), peak = 5247.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   MinWid   Totals
#	li            0        0        0        0        0
#	met1          0        0        0        0        0
#	met2          0        1        0        0        1
#	met3          2        0        0        0        2
#	met4          0        0        1        0        1
#	met5          0        0        0        8        8
#	Totals        2        1        1        8       12
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3573.43 (MB), peak = 5247.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   MinWid   Totals
#	li            0        0        0
#	met1          0        0        0
#	met2          1        0        1
#	met3          0        0        0
#	met4          1        0        1
#	met5          0        1        1
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3572.05 (MB), peak = 5247.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	li            0        0
#	met1          0        0
#	met2          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3570.29 (MB), peak = 5247.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3569.79 (MB), peak = 5247.07 (MB)
#Complete Detail Routing.
#Total wire length = 584403 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253178 um.
#Total wire length on LAYER met3 = 206033 um.
#Total wire length on LAYER met4 = 113405 um.
#Total wire length on LAYER met5 = 11787 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238139
#Up-Via Summary (total 238139):
#           
#-----------------------
# li              79509
# met1            84813
# met2            53984
# met3            18184
# met4             1649
#-----------------------
#                238139 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:02
#Increased memory = 44.30 (MB)
#Total memory = 3569.56 (MB)
#Peak memory = 5247.07 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3569.00 (MB), peak = 5247.07 (MB)
#
#Total wire length = 584403 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253178 um.
#Total wire length on LAYER met3 = 206033 um.
#Total wire length on LAYER met4 = 113405 um.
#Total wire length on LAYER met5 = 11787 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238139
#Up-Via Summary (total 238139):
#           
#-----------------------
# li              79509
# met1            84813
# met2            53984
# met3            18184
# met4             1649
#-----------------------
#                238139 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 584403 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253178 um.
#Total wire length on LAYER met3 = 206033 um.
#Total wire length on LAYER met4 = 113405 um.
#Total wire length on LAYER met5 = 11787 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238139
#Up-Via Summary (total 238139):
#           
#-----------------------
# li              79509
# met1            84813
# met2            53984
# met3            18184
# met4             1649
#-----------------------
#                238139 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue May 20 13:47:42 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 27133 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 85 horizontal wires in 9 hboxes and 1993 vertical wires in 13 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 585123 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253527 um.
#Total wire length on LAYER met3 = 206085 um.
#Total wire length on LAYER met4 = 113724 um.
#Total wire length on LAYER met5 = 11787 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238139
#Up-Via Summary (total 238139):
#           
#-----------------------
# li              79509
# met1            84813
# met2            53984
# met3            18184
# met4             1649
#-----------------------
#                238139 
#
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3573.69 (MB), peak = 5247.07 (MB)
#CELL_VIEW snn_fixed_16_2_4_4_2,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 585123 um.
#Total half perimeter of net bounding box = 548144 um.
#Total wire length on LAYER li = 0 um.
#Total wire length on LAYER met1 = 0 um.
#Total wire length on LAYER met2 = 253527 um.
#Total wire length on LAYER met3 = 206085 um.
#Total wire length on LAYER met4 = 113724 um.
#Total wire length on LAYER met5 = 11787 um.
#Total wire length on LAYER rdl = 0 um.
#Total number of vias = 238139
#Up-Via Summary (total 238139):
#           
#-----------------------
# li              79509
# met1            84813
# met2            53984
# met3            18184
# met4             1649
#-----------------------
#                238139 
#
#detailRoute Statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:04
#Increased memory = 48.43 (MB)
#Total memory = 3573.69 (MB)
#Peak memory = 5247.07 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:09
#Increased memory = -417.26 (MB)
#Total memory = 3114.16 (MB)
#Peak memory = 5247.07 (MB)
#Number of warnings = 22
#Total number of warnings = 73
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue May 20 13:47:43 2025
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:40.0/0:00:09.2 (4.4), totSession cpu/real = 0:24:48.8/0:04:39.1 (5.3), mem = 7190.7M
**optDesign ... cpu = 0:01:56, real = 0:00:30, mem = 3081.2M, totSessionCpu=0:24:49 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25702 and nets=27135 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design snn_fixed_16_2_4_4_2.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 2
      Min Width        : 10
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Clock coupling capacitance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7186.7M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 7230.7M)
Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 7230.7M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 7230.7M)
Extracted 40.0005% (CPU Time= 0:00:02.3  MEM= 7234.7M)
Extracted 50.0008% (CPU Time= 0:00:02.5  MEM= 7234.7M)
Extracted 60.0007% (CPU Time= 0:00:02.6  MEM= 7234.7M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 7234.7M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 7234.7M)
Extracted 90.0005% (CPU Time= 0:00:04.3  MEM= 7234.7M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 7234.7M)
Number of Extracted Resistors     : 508631
Number of Extracted Ground Cap.   : 528571
Number of Extracted Coupling Cap. : 924888
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7210.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 7218.668M)
**optDesign ... cpu = 0:02:02, real = 0:00:36, mem = 3079.2M, totSessionCpu=0:24:55 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: snn_fixed_16_2_4_4_2
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (24 T). (MEM=7340.56)
AAE_INFO: 24 threads acquired from CTE.
Total number of fetched objects 26988
AAE_INFO-618: Total number of nets in the design is 27135,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=8385.04 CPU=0:00:16.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=8385.04 CPU=0:00:17.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 8393.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 8393.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (24 T). (MEM=7392.16)
Glitch Analysis: View Default -- Total Number of Nets Skipped = 2476. 
Glitch Analysis: View Default -- Total Number of Nets Analyzed = 26988. 
Total number of fetched objects 26988
AAE_INFO-618: Total number of nets in the design is 27135,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=8421.49 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=8421.49 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:26.9 real=0:00:04.0 totSessionCpu=0:25:22 mem=8427.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:30, real = 0:00:40, mem = 3529.1M, totSessionCpu=0:25:23 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:02:30, real = 0:00:40, mem = 3529.1M, totSessionCpu=0:25:23 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=7476.52M, totSessionCpu=0:25:24).
**optDesign ... cpu = 0:02:30, real = 0:00:41, mem = 3528.8M, totSessionCpu=0:25:24 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0
Reported timing to dir ../work/report/
**optDesign ... cpu = 0:02:33, real = 0:00:41, mem = 3512.5M, totSessionCpu=0:25:26 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.427%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:38, real = 0:00:44, mem = 3514.6M, totSessionCpu=0:25:31 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:02:38.3/0:00:44.7 (3.5), totSession cpu/real = 0:25:31.5/0:04:53.1 (5.2), mem = 7472.1M
<CMD> setFillerMode -corePrefix snn_fixed_16_2_4_4_2_FILL -core {scs130lp_fill_1 scs130lp_fill_2 scs130lp_fill_4 scs130lp_fill_8}
<CMD> addFiller -cell {scs130lp_fill_1 scs130lp_fill_2 scs130lp_fill_4 scs130lp_fill_8} -prefix snn_fixed_16_2_4_4_2FILL -markFixed
**WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
operations, such as antenna fixing, may fail due to fillers being marked 
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 23128 filler insts (cell scs130lp_fill_8 / prefix snn_fixed_16_2_4_4_2FILL).
*INFO:   Added 10736 filler insts (cell scs130lp_fill_4 / prefix snn_fixed_16_2_4_4_2FILL).
*INFO:   Added 10653 filler insts (cell scs130lp_fill_2 / prefix snn_fixed_16_2_4_4_2FILL).
*INFO:   Added 10730 filler insts (cell scs130lp_fill_1 / prefix snn_fixed_16_2_4_4_2FILL).
*INFO: Total 55247 filler insts added - prefix snn_fixed_16_2_4_4_2FILL (CPU: 0:00:03.5).
For 55247 new insts, <CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_routed.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/20 13:47:59, mem=3527.2M)
% Begin Save ccopt configuration ... (date=05/20 13:47:59, mem=3527.2M)
% End Save ccopt configuration ... (date=05/20 13:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=3527.4M, current mem=3527.4M)
% Begin Save netlist data ... (date=05/20 13:48:00, mem=3527.5M)
Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/20 13:48:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=3527.5M, current mem=3527.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
% Begin Save AAE data ... (date=05/20 13:48:00, mem=3528.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/20 13:48:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3528.2M, current mem=3527.9M)
Saving preference file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving PG file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Tue May 20 13:48:01 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=7520.5M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=7520.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=7520.5M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.apa ...
#
**ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/20 13:48:02, mem=3551.3M)
% End Save power constraints data ... (date=05/20 13:48:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=3551.3M, current mem=3551.2M)
rc
Generated self-contained design snn_fixed_16_2_4_4_2_routed.enc.dat.tmp
#% End save design ... (date=05/20 13:48:03, total cpu=0:00:02.0, real=0:00:04.0, peak res=3558.5M, current mem=3550.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyConnectivity -type regular -error 50 -warning 50 -reportfile ../work/report/snn_fixed_16_2_4_4_2_Conn_regular.rpt
**WARN: (IMPTCM-77):	Option "-reportFile" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue May 20 13:48:03 2025

Design Name: snn_fixed_16_2_4_4_2
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1015.9200, 707.5400)
Error Limit = 50; Warning Limit = 50
Check specified nets
Use 24 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue May 20 13:48:03 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.3  MEM: 86.000M)

<CMD> verifyConnectivity -type special -error 50 -warning 50 -reportfile ../work/report/snn_fixed_16_2_4_4_2_Conn_special.rpt
**WARN: (IMPTCM-77):	Option "-reportFile" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue May 20 13:48:03 2025

Design Name: snn_fixed_16_2_4_4_2
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1015.9200, 707.5400)
Error Limit = 50; Warning Limit = 50
Check specified nets
Use 24 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue May 20 13:48:04 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:02.2  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 7555.5) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2240
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 24 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/vergQTmpJxGmXT/qthread_src.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> clearDrc
VG: elapsed time: 2.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:09.6  MEM: 1022.9M)

<CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_done.enc -def
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/20 13:48:06, mem=3580.7M)
% Begin Save ccopt configuration ... (date=05/20 13:48:06, mem=3580.7M)
% End Save ccopt configuration ... (date=05/20 13:48:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=3580.9M, current mem=3580.9M)
% Begin Save netlist data ... (date=05/20 13:48:06, mem=3580.5M)
Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/20 13:48:06, total cpu=0:00:00.2, real=0:00:00.0, peak res=3580.5M, current mem=3580.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
% Begin Save AAE data ... (date=05/20 13:48:06, mem=3581.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/20 13:48:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3581.4M, current mem=3581.4M)
Saving preference file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving Def ...
Writing DEF file '../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.def.gz', current time is Tue May 20 13:48:07 2025 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.def.gz' is written, current time is Tue May 20 13:48:08 2025 ...
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving PG file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Tue May 20 13:48:08 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=7553.3M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=7553.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=7553.3M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.apa ...
#
**ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/20 13:48:09, mem=3581.3M)
% End Save power constraints data ... (date=05/20 13:48:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=3581.3M, current mem=3581.3M)
rc
Generated self-contained design snn_fixed_16_2_4_4_2_done.enc.dat.tmp
#% End save design ... (date=05/20 13:48:10, total cpu=0:00:02.7, real=0:00:04.0, peak res=3581.4M, current mem=3580.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> streamOut ../work/output/snn_fixed_16_2_4_4_2_soc.gds -mapFile /afs/glue.umd.edu/department/enee/software/cadskywaterpdk/pdk/V2.1.306/LIBS/S130/s130_innovus.layermap -libName Test -structureName snn_fixed_16_2_4_4_2 -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 2 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 14
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    235                             COMP
    235                          DIEAREA
    74                               rdl
    76                            rdlcon
    69                              via2
    69                              met2
    72                              met5
    68                              via1
    68                              met1
    71                              met4
    71                              via4
    67                                li
    70                              met3
    67                              mcon
    70                              via3


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          80949

Ports/Pins                             8
    metal layer met2                   7
    metal layer met4                   1

Nets                              266416
    metal layer met1                   1
    metal layer met2              175956
    metal layer met3               67137
    metal layer met4               22296
    metal layer met5                1026

    Via Instances                 239410

Special Nets                         853
    metal layer li                   633
    metal layer met1                 216
    metal layer met2                   4

    Via Instances                    852

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               27000
    metal layer met1                2444
    metal layer met2               20536
    metal layer met3                3522
    metal layer met4                 481
    metal layer met5                  17


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist ../work/output/snn_fixed_16_2_4_4_2_soc.v -includePowerGround
Writing Netlist "../work/output/snn_fixed_16_2_4_4_2_soc.v" ...
Pwr name (vpwr).
Gnd name (vgnd).
1 Pwr names and 1 Gnd names.
<CMD> extractRC -outfile ../work/output/snn_fixed_16_2_4_4_2.cap
Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=80949 and nets=27135 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design snn_fixed_16_2_4_4_2.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.1
      Min Width        : 0.17
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.8
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.2
      Min Width        : 1.6
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 2
      Min Width        : 10
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Clock coupling capacitance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7494.8M)
Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 7530.8M)
Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 7530.8M)
Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 7530.8M)
Extracted 40.0005% (CPU Time= 0:00:02.3  MEM= 7534.8M)
Extracted 50.0008% (CPU Time= 0:00:02.4  MEM= 7534.8M)
Extracted 60.0007% (CPU Time= 0:00:02.6  MEM= 7534.8M)
Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 7534.8M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 7534.8M)
Extracted 90.0005% (CPU Time= 0:00:04.2  MEM= 7534.8M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 7534.8M)
Number of Extracted Resistors     : 508631
Number of Extracted Ground Cap.   : 528571
Number of Extracted Coupling Cap. : 924888
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7518.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 7522.766M)
<CMD> rcOut -spef ../work/output/snn_fixed_16_2_4_4_2.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:02.8  MEM= 7489.0M)
<CMD> writeTimingCon -pt -filePrefix ../work/timing/snn_fixed_16_2_4_4_2_done
**WARN: (IMPSYC-6105):	The option '-pt' is obsolete. The option will be ignored in this release but to avoid this warning, and to ensure compatibility with future releases, do not use this option.
**WARN: (IMPSYC-6108):	The option '-filePrefix' is obsolete. This option still works in this release but to avoid this warning, and to ensure compatibility with future releases, do not use this option. Use the '<filename>' option instead.

--------------------------------------------------------------------------------
Exiting Innovus on Tue May 20 13:49:14 2025
  Total CPU time:     0:26:39
  Total real time:    0:06:35
  Peak memory (main): 5246.93MB


*** Memory Usage v#1 (Current mem = 7649.031M, initial mem = 487.012M) ***
*** Message Summary: 1828580 warning(s), 94 error(s)

--- Ending "Innovus" (totcpu=0:26:10, real=0:06:15, mem=7649.0M) ---
