<profile>

<section name = "Vivado HLS Report for 'sobel'" level="0">
<item name = "Date">Sun Jun 11 23:48:25 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">IP_1</item>
<item name = "Solution">0_axi4</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">334236925, 334236925, 334236926, 334236926, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_convolution2D_fu_160">convolution2D, 133, 133, 133, 133, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">334236924, 334236924, 327042, -, -, 1022, no</column>
<column name=" + Loop 1.1">327040, 327040, 320, -, -, 1022, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 458, 963</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, 12, 4113, 4845</column>
<column name="Memory">0, -, 128, 10</column>
<column name="Multiplexer">-, -, -, 413</column>
<column name="Register">-, -, 575, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 5, 4, 11</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_convolution2D_fu_160">convolution2D, 0, 4, 329, 354</column>
<column name="sobel_AXILiteS_s_axi_U">sobel_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="sobel_INPUT_BUNDLE_m_axi_U">sobel_INPUT_BUNDLE_m_axi, 2, 0, 548, 700</column>
<column name="sobel_OUTPUT_BUNDLE_m_axi_U">sobel_OUTPUT_BUNDLE_m_axi, 2, 0, 548, 700</column>
<column name="sobel_dsqrt_64ns_eOg_U7">sobel_dsqrt_64ns_eOg, 0, 0, 1832, 2180</column>
<column name="sobel_mul_32s_32sfYi_U8">sobel_mul_32s_32sfYi, 0, 4, 166, 49</column>
<column name="sobel_mul_32s_32sfYi_U9">sobel_mul_32s_32sfYi, 0, 4, 166, 49</column>
<column name="sobel_sitodp_32nsdEe_U6">sobel_sitodp_32nsdEe, 0, 0, 412, 645</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="horiz_operator_U">sobel_horiz_operacud, 0, 64, 5, 9, 32, 1, 288</column>
<column name="vert_operator_U">sobel_vert_operator, 0, 64, 5, 9, 32, 1, 288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_423_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_1_fu_195_p2">+, 0, 0, 17, 10, 1</column>
<column name="output4_sum5_fu_412_p2">+, 0, 0, 39, 32, 32</column>
<column name="output4_sum_fu_389_p2">+, 0, 0, 39, 32, 32</column>
<column name="sh_assign_fu_244_p2">+, 0, 0, 19, 11, 12</column>
<column name="tmp_6_fu_211_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_12_i_i_i_fu_344_p2">-, 0, 0, 39, 1, 32</column>
<column name="tmp_4_i_i_i_fu_258_p2">-, 0, 0, 18, 10, 11</column>
<column name="exitcond1_fu_183_p2">icmp, 0, 0, 5, 10, 2</column>
<column name="exitcond_fu_189_p2">icmp, 0, 0, 5, 10, 2</column>
<column name="icmp_fu_367_p2">icmp, 0, 0, 13, 24, 1</column>
<column name="tmp_6_i_i_i_fu_300_p2">lshr, 0, 143, 162, 54, 54</column>
<column name="ap_block_state56">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_3_fu_334_p3">select, 0, 0, 31, 1, 31</column>
<column name="p_Val2_s_fu_350_p3">select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_1_fu_268_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_7_i_i_i_fu_306_p2">shl, 0, 315, 474, 137, 137</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_BUNDLE_ARVALID">9, 2, 1, 2</column>
<column name="INPUT_BUNDLE_RREADY">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_AWADDR">15, 3, 32, 96</column>
<column name="OUTPUT_BUNDLE_WDATA">15, 3, 8, 24</column>
<column name="OUTPUT_BUNDLE_blk_n_AW">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_blk_n_B">9, 2, 1, 2</column>
<column name="OUTPUT_BUNDLE_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">269, 63, 1, 63</column>
<column name="ap_sig_ioackin_OUTPUT_BUNDLE_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_OUTPUT_BUNDLE_WREADY">9, 2, 1, 2</column>
<column name="grp_convolution2D_fu_160_operator_q0">15, 3, 32, 96</column>
<column name="horiz_operator_ce0">9, 2, 1, 2</column>
<column name="i_reg_148">9, 2, 10, 20</column>
<column name="j_reg_136">9, 2, 10, 20</column>
<column name="vert_operator_ce0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OUTPUT_BUNDLE_addr_1_reg_522">32, 0, 32, 0</column>
<column name="OUTPUT_BUNDLE_addr_reg_527">32, 0, 32, 0</column>
<column name="ap_CS_fsm">62, 0, 62, 0</column>
<column name="ap_reg_grp_convolution2D_fu_160_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUT_BUNDLE_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_OUTPUT_BUNDLE_WREADY">1, 0, 1, 0</column>
<column name="i_reg_148">10, 0, 10, 0</column>
<column name="icmp_reg_513">1, 0, 1, 0</column>
<column name="input_read_reg_435">32, 0, 32, 0</column>
<column name="isNeg_reg_498">1, 0, 1, 0</column>
<column name="j_reg_136">10, 0, 10, 0</column>
<column name="loc_V_1_reg_493">52, 0, 52, 0</column>
<column name="output_read_reg_429">32, 0, 32, 0</column>
<column name="p_Result_s_reg_488">1, 0, 1, 0</column>
<column name="p_Val2_3_reg_508">31, 0, 31, 0</column>
<column name="p_reg_478">64, 0, 64, 0</column>
<column name="sh_assign_1_reg_503">12, 0, 12, 0</column>
<column name="tmp_12_reg_517">8, 0, 8, 0</column>
<column name="tmp_2_reg_463">32, 0, 32, 0</column>
<column name="tmp_5_reg_468">32, 0, 32, 0</column>
<column name="tmp_6_reg_473">32, 0, 32, 0</column>
<column name="tmp_reg_451">32, 0, 32, 0</column>
<column name="x_assign_reg_483">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel, return value</column>
<column name="m_axi_INPUT_BUNDLE_AWVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWADDR">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWLEN">out, 8, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWSIZE">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWBURST">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWLOCK">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWCACHE">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWPROT">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWQOS">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWREGION">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_AWUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WDATA">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WSTRB">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WLAST">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_WUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARVALID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARREADY">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARADDR">out, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARID">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARLEN">out, 8, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARSIZE">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARBURST">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARLOCK">out, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARCACHE">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARPROT">out, 3, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARQOS">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARREGION">out, 4, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_ARUSER">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RVALID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RREADY">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RDATA">in, 32, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RLAST">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RUSER">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_RRESP">in, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BVALID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BREADY">out, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BRESP">in, 2, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BID">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_INPUT_BUNDLE_BUSER">in, 1, m_axi, INPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWADDR">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWLEN">out, 8, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWSIZE">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWBURST">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWLOCK">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWCACHE">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWPROT">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWQOS">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWREGION">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_AWUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WDATA">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WSTRB">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WLAST">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_WUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARVALID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARREADY">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARADDR">out, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARID">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARLEN">out, 8, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARSIZE">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARBURST">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARLOCK">out, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARCACHE">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARPROT">out, 3, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARQOS">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARREGION">out, 4, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_ARUSER">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RVALID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RREADY">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RDATA">in, 32, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RLAST">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RUSER">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_RRESP">in, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BVALID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BREADY">out, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BRESP">in, 2, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BID">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
<column name="m_axi_OUTPUT_BUNDLE_BUSER">in, 1, m_axi, OUTPUT_BUNDLE, pointer</column>
</table>
</item>
</section>
</profile>
