v 20130925 2
N 55600 55200 55300 55200 4
N 55600 54800 55300 54800 4
N 55600 54400 55300 54400 4
N 55600 54000 55300 54000 4
N 55600 53600 55300 53600 4
N 55600 53200 55300 53200 4
N 55600 52400 55300 52400 4
N 55600 52000 55300 52000 4
N 55600 51200 55300 51200 4
N 55600 50800 55300 50800 4
N 55600 50400 55300 50400 4
N 55600 50000 55300 50000 4
N 55600 49200 55300 49200 4
N 55600 48800 55300 48800 4
N 55600 48400 55300 48400 4
N 46400 55200 46700 55200 4
N 46400 54800 46700 54800 4
N 46400 54000 46700 54000 4
N 46400 53600 46700 53600 4
N 46400 52800 46700 52800 4
N 46400 52400 46700 52400 4
N 46400 51600 46700 51600 4
N 46400 51200 46700 51200 4
N 46400 50800 46700 50800 4
N 46400 50400 46700 50400 4
N 46400 49600 46700 49600 4
N 46400 49200 46700 49200 4
N 46400 48800 46700 48800 4
N 46400 48000 46700 48000 4
N 46400 47600 46700 47600 4
N 46400 47200 46700 47200 4
N 46400 46800 46700 46800 4
N 46400 46400 46700 46400 4
N 46400 46000 46700 46000 4
N 46400 45200 46700 45200 4
N 46400 44800 46700 44800 4
N 46400 44400 46700 44400 4
N 46400 44000 46700 44000 4
N 46400 43200 46700 43200 4
N 55600 48000 55300 48000 4
N 55600 47600 55300 47600 4
N 55600 47200 55300 47200 4
N 55600 46800 55300 46800 4
N 55600 46400 55300 46400 4
N 55600 45600 55300 45600 4
N 55600 45200 55300 45200 4
N 55600 44800 55300 44800 4
N 55600 44000 55300 44000 4
N 55600 43600 55300 43600 4
N 55600 43200 55300 43200 4
N 55600 42800 55300 42800 4
N 55600 42400 55300 42400 4
N 55600 42000 55300 42000 4
N 55600 41600 55300 41600 4
N 55600 41200 55300 41200 4
N 55600 40400 55300 40400 4
N 55600 40000 55300 40000 4
N 55600 39200 55300 39200 4
N 55600 38800 55300 38800 4
N 55600 38400 55300 38400 4
N 55600 37600 55300 37600 4
N 55600 37200 55300 37200 4
N 55600 36800 55300 36800 4
N 55600 36400 55300 36400 4
N 48200 26500 48200 26200 4
N 48200 26200 53800 26200 4
N 53800 26200 53800 26500 4
N 48600 26500 48600 26200 4
N 49000 26500 49000 26200 4
N 49400 26500 49400 26200 4
N 49800 26500 49800 26200 4
N 50200 26500 50200 26200 4
N 50600 26500 50600 26200 4
N 51000 26500 51000 26200 4
N 51400 26500 51400 26200 4
N 51800 26500 51800 26200 4
N 52200 26500 52200 26200 4
N 52600 26500 52600 26200 4
N 53000 26500 53000 26200 4
N 53400 26500 53400 26200 4
C 50900 25900 1 0 0 gnd-1.sym
N 46700 34000 46400 34000 4
N 46400 34000 46400 27200 4
N 46400 27200 46700 27200 4
N 46700 27600 46400 27600 4
N 46700 28000 46400 28000 4
N 46700 28400 46400 28400 4
N 46700 28800 46400 28800 4
N 46700 29200 46400 29200 4
N 46700 29600 46400 29600 4
N 46700 30000 46400 30000 4
N 46700 30400 46400 30400 4
N 46700 30800 46400 30800 4
N 46700 31200 46400 31200 4
N 46700 31600 46400 31600 4
N 46700 32000 46400 32000 4
N 46700 32400 46400 32400 4
N 46700 32800 46400 32800 4
N 46700 33200 46400 33200 4
N 46700 33600 46400 33600 4
N 55300 35600 55600 35600 4
N 55600 35600 55600 31200 4
N 55600 31200 55300 31200 4
N 55300 31600 55600 31600 4
N 55300 32000 55600 32000 4
N 55300 32400 55600 32400 4
N 55300 32800 55600 32800 4
N 55300 33200 55600 33200 4
N 55300 33600 55600 33600 4
N 55300 34000 55600 34000 4
N 55300 34400 55600 34400 4
N 55300 34800 55600 34800 4
N 55300 35200 55600 35200 4
N 55300 30400 55600 30400 4
N 55600 30400 55600 29200 4
N 55600 29200 55300 29200 4
N 55300 30000 55600 30000 4
N 55300 29600 55600 29600 4
N 55300 28400 55600 28400 4
N 55600 28400 55600 27200 4
N 55600 27200 55300 27200 4
N 55300 28000 55600 28000 4
N 55300 27600 55600 27600 4
C 55500 26900 1 0 0 gnd-1.sym
C 46300 34000 1 0 0 vcc.sym
{
T 46300 35700 5 8 0 0 0 0 1
footprint=none
T 46300 35500 5 8 0 0 0 0 1
symversion=1.0
T 46300 34000 5 10 0 1 0 0 1
net=1V2:1
T 46000 34000 5 10 1 1 0 0 1
value=1V2
}
C 55500 30400 1 0 0 vcc.sym
{
T 55500 32100 5 8 0 0 0 0 1
footprint=none
T 55500 31900 5 8 0 0 0 0 1
symversion=1.0
T 55500 30400 5 10 0 1 0 0 1
net=2V5:1
T 55700 30400 5 10 1 1 0 0 1
value=2V5
}
C 55500 35600 1 0 0 vcc.sym
{
T 55500 37300 5 8 0 0 0 0 1
footprint=none
T 55500 37100 5 8 0 0 0 0 1
symversion=1.0
T 55500 35600 5 10 0 1 0 0 1
net=3V3:1
T 55700 35600 5 10 1 1 0 0 1
value=3V3
}
N 46400 38400 46700 38400 4
N 46400 37600 46700 37600 4
N 46400 37200 46700 37200 4
N 46400 36400 46700 36400 4
N 46400 35600 46700 35600 4
N 46400 35200 46700 35200 4
N 46400 34800 46700 34800 4
C 45600 34900 1 180 1 input-1.sym
{
T 45600 34600 5 10 0 0 180 6 1
device=INPUT
T 45600 34900 5 10 0 0 180 6 1
net=RESET:1
T 45500 34700 5 10 1 1 0 6 1
value=RESET
}
C 61600 35500 1 0 0 EPCS1.sym
{
T 63400 37700 5 10 1 1 0 6 1
refdes=U5
T 62000 37900 5 10 0 0 0 0 1
device=EPCS1SI8N
T 62000 38100 5 10 0 0 0 0 1
footprint=SO8
}
C 63900 37200 1 0 0 vcc.sym
{
T 63900 38900 5 8 0 0 0 0 1
footprint=none
T 63900 38700 5 8 0 0 0 0 1
symversion=1.0
T 63900 37200 5 10 0 1 0 0 1
net=3V3:1
T 64100 37200 5 10 1 1 0 0 1
value=3V3
}
N 64000 37200 63700 37200 4
N 63700 36800 64000 36800 4
N 64000 36800 64000 37200 4
C 61500 36400 1 0 1 vcc.sym
{
T 61500 38100 5 8 0 0 0 6 1
footprint=none
T 61500 37900 5 8 0 0 0 6 1
symversion=1.0
T 61500 36400 5 10 0 1 0 6 1
net=3V3:1
T 61300 36400 5 10 1 1 0 6 1
value=3V3
}
N 61400 36400 61700 36400 4
C 61100 36100 1 270 0 gnd-1.sym
N 61400 36000 61700 36000 4
C 60600 37300 1 180 1 input-1.sym
{
T 60600 37000 5 10 0 0 180 6 1
device=INPUT
T 60600 37300 5 10 0 0 180 6 1
net=nCS0:1
T 60500 37100 5 10 1 1 0 6 1
value=nCS0
}
N 61400 37200 61700 37200 4
C 64800 36500 1 180 0 input-1.sym
{
T 64800 36200 5 10 0 0 180 0 1
device=INPUT
T 64800 36500 5 10 0 0 180 0 1
net=DCLK:1
T 64900 36300 5 10 1 1 0 0 1
value=DCLK
}
N 64000 36400 63700 36400 4
C 64800 36100 1 180 0 input-1.sym
{
T 64800 35800 5 10 0 0 180 0 1
device=INPUT
T 64800 36100 5 10 0 0 180 0 1
net=ASDO:1
T 64900 35900 5 10 1 1 0 0 1
value=ASDO
}
N 64000 36000 63700 36000 4
C 61400 36700 1 0 1 output-1.sym
{
T 61300 37000 5 10 0 0 0 6 1
device=OUTPUT
T 61400 36700 5 10 0 0 0 6 1
net=DATA0:1
T 60500 36700 5 10 1 1 0 6 1
value=DATA0
}
N 61400 36800 61700 36800 4
C 61600 31100 1 0 0 EPCS128.sym
{
T 63400 34900 5 10 1 1 0 6 1
refdes=U6
T 62000 35100 5 10 0 0 0 0 1
device=EPCS128SI16N
T 62000 35300 5 10 0 0 0 0 1
footprint=SO16W
}
C 61500 34400 1 0 1 vcc.sym
{
T 61500 36100 5 8 0 0 0 6 1
footprint=none
T 61500 35900 5 8 0 0 0 6 1
symversion=1.0
T 61500 34400 5 10 0 1 0 6 1
net=3V3:1
T 61300 34400 5 10 1 1 0 6 1
value=3V3
}
N 61400 34400 61700 34400 4
N 61700 34000 61400 34000 4
N 61400 34000 61400 34400 4
C 64800 34500 1 180 0 input-1.sym
{
T 64800 34200 5 10 0 0 180 0 1
device=INPUT
T 64800 34500 5 10 0 0 180 0 1
net=ASDO:1
T 64900 34300 5 10 1 1 0 0 1
value=ASDO
}
N 64000 34400 63700 34400 4
C 64800 34100 1 180 0 input-1.sym
{
T 64800 33800 5 10 0 0 180 0 1
device=INPUT
T 64800 34100 5 10 0 0 180 0 1
net=DCLK:1
T 64900 33900 5 10 1 1 0 0 1
value=DCLK
}
N 64000 34000 63700 34000 4
C 64300 31900 1 90 0 gnd-1.sym
N 64000 32000 63700 32000 4
C 63900 31600 1 0 0 vcc.sym
{
T 63900 33300 5 8 0 0 0 0 1
footprint=none
T 63900 33100 5 8 0 0 0 0 1
symversion=1.0
T 63900 31600 5 10 0 1 0 0 1
net=3V3:1
T 64100 31600 5 10 1 1 0 0 1
value=3V3
}
N 64000 31600 63700 31600 4
C 60600 32100 1 180 1 input-1.sym
{
T 60600 31800 5 10 0 0 180 6 1
device=INPUT
T 60600 32100 5 10 0 0 180 6 1
net=nCS0:1
T 60500 31900 5 10 1 1 0 6 1
value=nCS0
}
N 61400 32000 61700 32000 4
C 61400 31500 1 0 1 output-1.sym
{
T 61300 31800 5 10 0 0 0 6 1
device=OUTPUT
T 61400 31500 5 10 0 0 0 6 1
net=DATA0:1
T 60500 31500 5 10 1 1 0 6 1
value=DATA0
}
N 61400 31600 61700 31600 4
C 62000 28500 1 0 0 header10-2.sym
{
T 62000 30500 5 10 0 1 0 0 1
device=HEADER10
T 62600 30600 5 10 1 1 0 0 1
refdes=J6
T 62000 28500 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 61700 28600 1 0 1 io-1.sym
{
T 60800 28800 5 10 0 0 0 6 1
net=TDI:1
T 61500 29200 5 10 0 0 0 6 1
device=none
T 60800 28700 5 10 1 1 0 7 1
value=TDI
}
N 61700 28700 62000 28700 4
C 61700 30200 1 0 1 io-1.sym
{
T 60800 30400 5 10 0 0 0 6 1
net=TCK:1
T 61500 30800 5 10 0 0 0 6 1
device=none
T 60800 30300 5 10 1 1 0 7 1
value=TCK
}
C 61700 29400 1 0 1 io-1.sym
{
T 60800 29600 5 10 0 0 0 6 1
net=TMS:1
T 61500 30000 5 10 0 0 0 6 1
device=none
T 60800 29500 5 10 1 1 0 7 1
value=TMS
}
C 61700 29800 1 0 1 io-1.sym
{
T 60800 30000 5 10 0 0 0 6 1
net=TDO:1
T 61500 30400 5 10 0 0 0 6 1
device=none
T 60800 29900 5 10 1 1 0 7 1
value=TDO
}
N 61700 29500 62000 29500 4
N 61700 29900 62000 29900 4
N 61700 30300 62000 30300 4
C 63600 29900 1 0 0 vcc.sym
{
T 63600 31600 5 8 0 0 0 0 1
footprint=none
T 63600 31400 5 8 0 0 0 0 1
symversion=1.0
T 63600 29900 5 10 0 1 0 0 1
net=3V3:1
T 63800 29900 5 10 1 1 0 0 1
value=3V3
}
N 63700 29900 63400 29900 4
C 64000 30200 1 90 0 gnd-1.sym
N 63700 30300 63400 30300 4
C 64000 28600 1 90 0 gnd-1.sym
N 63700 28700 63400 28700 4
C 28900 53100 1 0 1 jumper2.sym
{
T 27900 52900 5 8 0 0 0 6 1
device=PWL2
T 28500 54000 5 10 1 1 0 6 1
refdes=J1
T 28600 52900 5 8 1 1 0 6 1
footprint=PWL2
}
N 28900 53300 30300 53300 4
N 28900 53700 30300 53700 4
C 30200 52500 1 0 0 BNX016.sym
{
T 30600 54400 5 10 0 0 0 0 1
device=BNX016
T 30600 54600 5 10 0 0 0 0 1
footprint=BNX016_Murata
T 32000 54200 5 10 1 1 0 6 1
refdes=U1
}
N 32300 52600 32300 53300 4
N 31100 52600 32300 52600 4
N 32300 53700 35300 53700 4
C 62000 43800 1 0 0 header10-2.sym
{
T 62000 45800 5 10 0 1 0 0 1
device=HEADER10
T 62600 45900 5 10 1 1 0 0 1
refdes=J4
T 62000 43800 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 32200 52300 1 0 0 gnd-1.sym
C 62000 48200 1 0 0 header40-2.sym
{
T 62250 56700 5 10 0 1 0 0 1
device=HEADER40
T 62600 56300 5 10 1 1 0 0 1
refdes=J3
T 62000 48200 5 10 0 0 0 0 1
footprint=HEADER40_2
}
C 64000 50300 1 90 0 gnd-1.sym
N 63700 50400 63400 50400 4
C 64000 53900 1 90 0 gnd-1.sym
N 63700 54000 63400 54000 4
C 61700 54100 1 180 0 resistor-2.sym
{
T 61300 53750 5 10 0 0 180 0 1
device=RESISTOR
T 61700 54100 5 10 0 1 90 0 1
footprint=0603
T 61200 54300 5 10 1 1 180 0 1
refdes=R19
T 61600 54300 5 10 1 1 180 0 1
value=DNI
}
C 60600 54000 1 0 1 vcc.sym
{
T 60600 55700 5 8 0 0 0 6 1
footprint=none
T 60600 55500 5 8 0 0 0 6 1
symversion=1.0
T 60600 54000 5 10 0 1 0 6 1
net=5V5:1
T 60400 54000 5 10 1 1 0 6 1
value=5V5
}
N 60500 54000 60800 54000 4
N 61700 54000 62000 54000 4
C 61700 50500 1 180 0 resistor-2.sym
{
T 61300 50150 5 10 0 0 180 0 1
device=RESISTOR
T 61700 50500 5 10 0 1 90 0 1
footprint=0603
T 61200 50700 5 10 1 1 180 0 1
refdes=R22
T 61600 50700 5 10 1 1 180 0 1
value=DNI
}
C 60600 50400 1 0 1 vcc.sym
{
T 60600 52100 5 8 0 0 0 6 1
footprint=none
T 60600 51900 5 8 0 0 0 6 1
symversion=1.0
T 60600 50400 5 10 0 1 0 6 1
net=5V5:1
T 60400 50400 5 10 1 1 0 6 1
value=5V5
}
N 60500 50400 60800 50400 4
N 61700 50400 62000 50400 4
C 61700 55900 1 0 1 io-1.sym
{
T 60800 56100 5 10 0 0 0 6 1
net=IO_76:1
T 61500 56500 5 10 0 0 0 6 1
device=none
T 60800 56000 5 10 1 1 0 7 1
value=IO_76
}
C 63700 55900 1 0 0 io-1.sym
{
T 64600 56100 5 10 0 0 0 0 1
net=IO_77:1
T 63900 56500 5 10 0 0 0 0 1
device=none
T 64600 56000 5 10 1 1 0 1 1
value=IO_77
}
C 61700 55500 1 0 1 io-1.sym
{
T 60800 55700 5 10 0 0 0 6 1
net=IO_80:1
T 61500 56100 5 10 0 0 0 6 1
device=none
T 60800 55600 5 10 1 1 0 7 1
value=IO_80
}
C 63700 55500 1 0 0 io-1.sym
{
T 64600 55700 5 10 0 0 0 0 1
net=IO_83:1
T 63900 56100 5 10 0 0 0 0 1
device=none
T 64600 55600 5 10 1 1 0 1 1
value=IO_83
}
C 61700 55100 1 0 1 io-1.sym
{
T 60800 55300 5 10 0 0 0 6 1
net=IO_85:1
T 61500 55700 5 10 0 0 0 6 1
device=none
T 60800 55200 5 10 1 1 0 7 1
value=IO_85
}
C 63700 55100 1 0 0 io-1.sym
{
T 64600 55300 5 10 0 0 0 0 1
net=IO_86:1
T 63900 55700 5 10 0 0 0 0 1
device=none
T 64600 55200 5 10 1 1 0 1 1
value=IO_86
}
C 61700 54700 1 0 1 io-1.sym
{
T 60800 54900 5 10 0 0 0 6 1
net=IO_87:1
T 61500 55300 5 10 0 0 0 6 1
device=none
T 60800 54800 5 10 1 1 0 7 1
value=IO_87
}
N 61700 56000 62000 56000 4
N 63700 56000 63400 56000 4
N 61700 55600 62000 55600 4
N 63700 55600 63400 55600 4
N 61700 55200 62000 55200 4
N 63700 55200 63400 55200 4
N 61700 54800 62000 54800 4
N 63700 54800 63400 54800 4
N 61700 54400 62000 54400 4
N 63700 54400 63400 54400 4
N 61700 53600 62000 53600 4
N 63700 53600 63400 53600 4
N 61700 53200 62000 53200 4
N 63700 53200 63400 53200 4
N 61700 52800 62000 52800 4
N 63700 52800 63400 52800 4
N 61700 52400 62000 52400 4
N 63700 52400 63400 52400 4
N 61700 52000 62000 52000 4
N 63700 52000 63400 52000 4
N 61700 51600 62000 51600 4
N 63700 51600 63400 51600 4
N 61700 51200 62000 51200 4
N 63700 51200 63400 51200 4
N 61700 50800 62000 50800 4
N 63700 50800 63400 50800 4
N 61700 50000 62000 50000 4
N 63700 50000 63400 50000 4
N 61700 49600 62000 49600 4
N 63700 49600 63400 49600 4
N 61700 49200 62000 49200 4
N 63700 49200 63400 49200 4
N 61700 48800 62000 48800 4
N 63700 48800 63400 48800 4
N 61700 48400 62000 48400 4
N 63700 48400 63400 48400 4
C 64000 45500 1 90 0 gnd-1.sym
N 63700 45600 63400 45600 4
N 61700 45200 62000 45200 4
N 63700 41000 63400 41000 4
C 64000 42500 1 90 0 gnd-1.sym
N 63700 42600 63400 42600 4
N 63700 41400 63400 41400 4
N 63700 42200 63400 42200 4
N 61700 42200 62000 42200 4
N 61700 41400 62000 41400 4
N 61700 41000 62000 41000 4
C 39800 37600 1 180 0 resistor-2.sym
{
T 39400 37250 5 10 0 0 180 0 1
device=RESISTOR
T 39800 37600 5 10 0 1 0 6 1
footprint=0603
T 39400 37200 5 10 1 1 0 0 1
refdes=R17
T 39100 37200 5 10 1 1 0 0 1
value=1k
}
C 38500 36600 1 90 0 capacitor-1.sym
{
T 37800 36800 5 10 0 0 90 0 1
device=CAPACITOR
T 37600 36800 5 10 0 0 90 0 1
symversion=0.1
T 38500 36600 5 10 0 1 0 0 1
footprint=0603
T 38200 37300 5 10 1 1 180 0 1
refdes=C14
T 38200 36900 5 10 1 1 180 0 1
value=0.1u
}
C 35800 37500 1 0 1 vcc.sym
{
T 35800 39200 5 8 0 0 0 6 1
footprint=none
T 35800 39000 5 8 0 0 0 6 1
symversion=1.0
T 35800 37500 5 10 0 0 0 6 1
net=3V3:1
T 35800 37700 5 10 1 1 180 6 1
value=3V3
}
C 37500 37500 1 270 0 button.sym
{
T 37500 37500 5 10 0 1 0 6 1
device=BUTTON
T 37500 37500 5 10 0 1 0 6 1
footprint=IT1158
T 37300 36850 5 10 1 1 0 0 1
refdes=S1
}
C 37200 37600 1 180 0 resistor-2.sym
{
T 36800 37250 5 10 0 0 180 0 1
device=RESISTOR
T 37200 37600 5 10 0 1 0 6 1
footprint=0603
T 37100 37800 5 10 1 1 180 0 1
refdes=R15
T 36700 37800 5 10 1 1 180 0 1
value=10k
}
N 36300 37500 35700 37500 4
N 37200 37500 38900 37500 4
C 40100 37400 1 0 0 output-1.sym
{
T 40200 37700 5 10 0 0 0 0 1
device=OUTPUT
T 40100 37400 5 10 0 0 0 0 1
net=RESET:1
T 41000 37400 5 10 1 1 0 0 1
value=RESET
}
N 40100 37500 39800 37500 4
C 37500 35500 1 270 0 button.sym
{
T 37500 35500 5 10 0 1 0 6 1
device=BUTTON
T 37500 35500 5 10 0 1 0 6 1
footprint=IT1158
T 37300 34850 5 10 1 1 0 0 1
refdes=S2
}
C 38200 36300 1 0 0 gnd-1.sym
C 37400 36000 1 0 0 gnd-1.sym
C 37400 34000 1 0 0 gnd-1.sym
C 40100 35400 1 0 0 output-1.sym
{
T 40200 35700 5 10 0 0 0 0 1
device=OUTPUT
T 40100 35400 5 10 0 0 0 0 1
net=nCONFIG:1
T 41000 35400 5 10 1 1 0 0 1
value=nCONFIG
}
C 46100 35700 1 270 0 gnd-1.sym
C 35800 35500 1 0 1 vcc.sym
{
T 35800 37200 5 8 0 0 0 6 1
footprint=none
T 35800 37000 5 8 0 0 0 6 1
symversion=1.0
T 35800 35500 5 10 0 0 0 6 1
net=3V3:1
T 35800 35700 5 10 1 1 180 6 1
value=3V3
}
C 37200 35600 1 180 0 resistor-2.sym
{
T 36800 35250 5 10 0 0 180 0 1
device=RESISTOR
T 37200 35600 5 10 0 1 0 6 1
footprint=0603
T 37100 35800 5 10 1 1 180 0 1
refdes=R16
T 36700 35800 5 10 1 1 180 0 1
value=10k
}
N 36300 35500 35700 35500 4
C 38500 34600 1 90 0 capacitor-1.sym
{
T 37800 34800 5 10 0 0 90 0 1
device=CAPACITOR
T 37600 34800 5 10 0 0 90 0 1
symversion=0.1
T 38500 34600 5 10 0 1 0 0 1
footprint=0603
T 38200 35300 5 10 1 1 180 0 1
refdes=C15
T 38200 34900 5 10 1 1 180 0 1
value=0.1u
}
C 38200 34300 1 0 0 gnd-1.sym
C 39800 35600 1 180 0 resistor-2.sym
{
T 39400 35250 5 10 0 0 180 0 1
device=RESISTOR
T 39800 35600 5 10 0 1 0 6 1
footprint=0603
T 39400 35200 5 10 1 1 0 0 1
refdes=R18
T 39100 35200 5 10 1 1 0 0 1
value=1k
}
N 39800 35500 40100 35500 4
N 37200 35500 38900 35500 4
C 46400 55500 1 0 1 io-1.sym
{
T 45500 55700 5 10 0 0 0 6 1
net=IO_7:1
T 46200 56100 5 10 0 0 0 6 1
device=none
T 45500 55600 5 10 1 1 0 7 1
value=IO_7
}
N 46400 55600 46700 55600 4
C 46400 55100 1 0 1 io-1.sym
{
T 45500 55300 5 10 0 0 0 6 1
net=IO_10:1
T 46200 55700 5 10 0 0 0 6 1
device=none
T 45500 55200 5 10 1 1 0 7 1
value=IO_10
}
C 46400 54700 1 0 1 io-1.sym
{
T 45500 54900 5 10 0 0 0 6 1
net=IO_11:1
T 46200 55300 5 10 0 0 0 6 1
device=none
T 45500 54800 5 10 1 1 0 7 1
value=IO_11
}
C 46400 53900 1 0 1 io-1.sym
{
T 45500 54100 5 10 0 0 0 6 1
net=IO_28:1
T 46200 54500 5 10 0 0 0 6 1
device=none
T 45500 54000 5 10 1 1 0 7 1
value=IO_28
}
C 46400 53500 1 0 1 io-1.sym
{
T 45500 53700 5 10 0 0 0 6 1
net=IO_30:1
T 46200 54100 5 10 0 0 0 6 1
device=none
T 45500 53600 5 10 1 1 0 7 1
value=IO_30
}
C 46400 53100 1 0 1 io-1.sym
{
T 45500 53300 5 10 0 0 0 6 1
net=IO_31:1
T 46200 53700 5 10 0 0 0 6 1
device=none
T 45500 53200 5 10 1 1 0 7 1
value=IO_31
}
N 46400 53200 46700 53200 4
C 46400 52700 1 0 1 io-1.sym
{
T 45500 52900 5 10 0 0 0 6 1
net=IO_32:1
T 46200 53300 5 10 0 0 0 6 1
device=none
T 45500 52800 5 10 1 1 0 7 1
value=IO_32
}
C 46400 52300 1 0 1 io-1.sym
{
T 45500 52500 5 10 0 0 0 6 1
net=IO_33:1
T 46200 52900 5 10 0 0 0 6 1
device=none
T 45500 52400 5 10 1 1 0 7 1
value=IO_33
}
C 46400 51500 1 0 1 io-1.sym
{
T 45500 51700 5 10 0 0 0 6 1
net=IO_39:1
T 46200 52100 5 10 0 0 0 6 1
device=none
T 45500 51600 5 10 1 1 0 7 1
value=IO_39
}
C 46400 51100 1 0 1 io-1.sym
{
T 45500 51300 5 10 0 0 0 6 1
net=IO_42:1
T 46200 51700 5 10 0 0 0 6 1
device=none
T 45500 51200 5 10 1 1 0 7 1
value=IO_42
}
C 46400 50700 1 0 1 io-1.sym
{
T 45500 50900 5 10 0 0 0 6 1
net=IO_43:1
T 46200 51300 5 10 0 0 0 6 1
device=none
T 45500 50800 5 10 1 1 0 7 1
value=IO_43
}
C 46400 50300 1 0 1 io-1.sym
{
T 45500 50500 5 10 0 0 0 6 1
net=IO_44:1
T 46200 50900 5 10 0 0 0 6 1
device=none
T 45500 50400 5 10 1 1 0 7 1
value=IO_44
}
C 46400 49900 1 0 1 io-1.sym
{
T 45500 50100 5 10 0 0 0 6 1
net=IO_46:1
T 46200 50500 5 10 0 0 0 6 1
device=none
T 45500 50000 5 10 1 1 0 7 1
value=IO_46
}
N 46400 50000 46700 50000 4
C 46400 49500 1 0 1 io-1.sym
{
T 45500 49700 5 10 0 0 0 6 1
net=IO_49:1
T 46200 50100 5 10 0 0 0 6 1
device=none
T 45500 49600 5 10 1 1 0 7 1
value=IO_49
}
C 46400 49100 1 0 1 io-1.sym
{
T 45500 49300 5 10 0 0 0 6 1
net=IO_50:1
T 46200 49700 5 10 0 0 0 6 1
device=none
T 45500 49200 5 10 1 1 0 7 1
value=IO_50
}
C 46400 48700 1 0 1 io-1.sym
{
T 45500 48900 5 10 0 0 0 6 1
net=IO_51:1
T 46200 49300 5 10 0 0 0 6 1
device=none
T 45500 48800 5 10 1 1 0 7 1
value=IO_51
}
C 46400 47900 1 0 1 io-1.sym
{
T 45500 48100 5 10 0 0 0 6 1
net=IO_58:1
T 46200 48500 5 10 0 0 0 6 1
device=none
T 45500 48000 5 10 1 1 0 7 1
value=IO_58
}
C 46400 47500 1 0 1 io-1.sym
{
T 45500 47700 5 10 0 0 0 6 1
net=IO_59:1
T 46200 48100 5 10 0 0 0 6 1
device=none
T 45500 47600 5 10 1 1 0 7 1
value=IO_59
}
C 46400 47100 1 0 1 io-1.sym
{
T 45500 47300 5 10 0 0 0 6 1
net=IO_60:1
T 46200 47700 5 10 0 0 0 6 1
device=none
T 45500 47200 5 10 1 1 0 7 1
value=IO_60
}
C 46400 46700 1 0 1 io-1.sym
{
T 45500 46900 5 10 0 0 0 6 1
net=IO_64:1
T 46200 47300 5 10 0 0 0 6 1
device=none
T 45500 46800 5 10 1 1 0 7 1
value=IO_64
}
C 46400 46300 1 0 1 io-1.sym
{
T 45500 46500 5 10 0 0 0 6 1
net=IO_65:1
T 46200 46900 5 10 0 0 0 6 1
device=none
T 45500 46400 5 10 1 1 0 7 1
value=IO_65
}
C 46400 45900 1 0 1 io-1.sym
{
T 45500 46100 5 10 0 0 0 6 1
net=IO_66:1
T 46200 46500 5 10 0 0 0 6 1
device=none
T 45500 46000 5 10 1 1 0 7 1
value=IO_66
}
C 46400 45500 1 0 1 io-1.sym
{
T 45500 45700 5 10 0 0 0 6 1
net=IO_67:1
T 46200 46100 5 10 0 0 0 6 1
device=none
T 45500 45600 5 10 1 1 0 7 1
value=IO_67
}
N 46400 45600 46700 45600 4
C 46400 45100 1 0 1 io-1.sym
{
T 45500 45300 5 10 0 0 0 6 1
net=IO_68:1
T 46200 45700 5 10 0 0 0 6 1
device=none
T 45500 45200 5 10 1 1 0 7 1
value=IO_68
}
C 46400 44700 1 0 1 io-1.sym
{
T 45500 44900 5 10 0 0 0 6 1
net=IO_69:1
T 46200 45300 5 10 0 0 0 6 1
device=none
T 45500 44800 5 10 1 1 0 7 1
value=IO_69
}
C 46400 44300 1 0 1 io-1.sym
{
T 45500 44500 5 10 0 0 0 6 1
net=IO_71:1
T 46200 44900 5 10 0 0 0 6 1
device=none
T 45500 44400 5 10 1 1 0 7 1
value=IO_71
}
C 46400 43900 1 0 1 io-1.sym
{
T 45500 44100 5 10 0 0 0 6 1
net=IO_72:1
T 46200 44500 5 10 0 0 0 6 1
device=none
T 45500 44000 5 10 1 1 0 7 1
value=IO_72
}
C 45600 43300 1 180 1 input-1.sym
{
T 45600 43000 5 10 0 0 180 6 1
device=INPUT
T 45600 43300 5 10 0 0 180 6 1
net=CLK_50:1
T 45500 43100 5 10 1 1 0 6 1
value=CLK_50
}
C 55600 55500 1 0 0 io-1.sym
{
T 56500 55700 5 10 0 0 0 0 1
net=IO_76:1
T 55800 56100 5 10 0 0 0 0 1
device=none
T 56500 55600 5 10 1 1 0 1 1
value=IO_76
}
C 55600 55100 1 0 0 io-1.sym
{
T 56500 55300 5 10 0 0 0 0 1
net=IO_77:1
T 55800 55700 5 10 0 0 0 0 1
device=none
T 56500 55200 5 10 1 1 0 1 1
value=IO_77
}
C 55600 54700 1 0 0 io-1.sym
{
T 56500 54900 5 10 0 0 0 0 1
net=IO_80:1
T 55800 55300 5 10 0 0 0 0 1
device=none
T 56500 54800 5 10 1 1 0 1 1
value=IO_80
}
C 55600 54300 1 0 0 io-1.sym
{
T 56500 54500 5 10 0 0 0 0 1
net=IO_83:1
T 55800 54900 5 10 0 0 0 0 1
device=none
T 56500 54400 5 10 1 1 0 1 1
value=IO_83
}
C 55600 53900 1 0 0 io-1.sym
{
T 56500 54100 5 10 0 0 0 0 1
net=IO_85:1
T 55800 54500 5 10 0 0 0 0 1
device=none
T 56500 54000 5 10 1 1 0 1 1
value=IO_85
}
C 55600 53500 1 0 0 io-1.sym
{
T 56500 53700 5 10 0 0 0 0 1
net=IO_86:1
T 55800 54100 5 10 0 0 0 0 1
device=none
T 56500 53600 5 10 1 1 0 1 1
value=IO_86
}
C 55600 53100 1 0 0 io-1.sym
{
T 56500 53300 5 10 0 0 0 0 1
net=IO_87:1
T 55800 53700 5 10 0 0 0 0 1
device=none
T 56500 53200 5 10 1 1 0 1 1
value=IO_87
}
N 55600 55600 55300 55600 4
C 55600 52300 1 0 0 io-1.sym
{
T 56500 52500 5 10 0 0 0 0 1
net=IO_98:1
T 55800 52900 5 10 0 0 0 0 1
device=none
T 56500 52400 5 10 1 1 0 1 1
value=IO_98
}
C 55600 51900 1 0 0 io-1.sym
{
T 56500 52100 5 10 0 0 0 0 1
net=IO_99:1
T 55800 52500 5 10 0 0 0 0 1
device=none
T 56500 52000 5 10 1 1 0 1 1
value=IO_99
}
C 55600 51500 1 0 0 io-1.sym
{
T 56500 51700 5 10 0 0 0 0 1
net=IO_101:1
T 55800 52100 5 10 0 0 0 0 1
device=none
T 56500 51600 5 10 1 1 0 1 1
value=IO_101
}
C 55600 51100 1 0 0 io-1.sym
{
T 56500 51300 5 10 0 0 0 0 1
net=IO_103:1
T 55800 51700 5 10 0 0 0 0 1
device=none
T 56500 51200 5 10 1 1 0 1 1
value=IO_103
}
C 55600 50700 1 0 0 io-1.sym
{
T 56500 50900 5 10 0 0 0 0 1
net=IO_104:1
T 55800 51300 5 10 0 0 0 0 1
device=none
T 56500 50800 5 10 1 1 0 1 1
value=IO_104
}
C 55600 50300 1 0 0 io-1.sym
{
T 56500 50500 5 10 0 0 0 0 1
net=IO_105:1
T 55800 50900 5 10 0 0 0 0 1
device=none
T 56500 50400 5 10 1 1 0 1 1
value=IO_105
}
C 55600 49900 1 0 0 io-1.sym
{
T 56500 50100 5 10 0 0 0 0 1
net=IO_106:1
T 55800 50500 5 10 0 0 0 0 1
device=none
T 56500 50000 5 10 1 1 0 1 1
value=IO_106
}
N 55600 51600 55300 51600 4
C 55600 49100 1 0 0 io-1.sym
{
T 56500 49300 5 10 0 0 0 0 1
net=IO_110:1
T 55800 49700 5 10 0 0 0 0 1
device=none
T 56500 49200 5 10 1 1 0 1 1
value=IO_110
}
C 55600 48700 1 0 0 io-1.sym
{
T 56500 48900 5 10 0 0 0 0 1
net=IO_111:1
T 55800 49300 5 10 0 0 0 0 1
device=none
T 56500 48800 5 10 1 1 0 1 1
value=IO_111
}
C 55600 48300 1 0 0 io-1.sym
{
T 56500 48500 5 10 0 0 0 0 1
net=IO_112:1
T 55800 48900 5 10 0 0 0 0 1
device=none
T 56500 48400 5 10 1 1 0 1 1
value=IO_112
}
C 55600 47900 1 0 0 io-1.sym
{
T 56500 48100 5 10 0 0 0 0 1
net=IO_113:1
T 55800 48500 5 10 0 0 0 0 1
device=none
T 56500 48000 5 10 1 1 0 1 1
value=IO_113
}
C 55600 47500 1 0 0 io-1.sym
{
T 56500 47700 5 10 0 0 0 0 1
net=IO_114:1
T 55800 48100 5 10 0 0 0 0 1
device=none
T 56500 47600 5 10 1 1 0 1 1
value=IO_114
}
C 55600 47100 1 0 0 io-1.sym
{
T 56500 47300 5 10 0 0 0 0 1
net=IO_115:1
T 55800 47700 5 10 0 0 0 0 1
device=none
T 56500 47200 5 10 1 1 0 1 1
value=IO_115
}
C 55600 46700 1 0 0 io-1.sym
{
T 56500 46900 5 10 0 0 0 0 1
net=IO_119:1
T 55800 47300 5 10 0 0 0 0 1
device=none
T 56500 46800 5 10 1 1 0 1 1
value=IO_119
}
C 55600 46300 1 0 0 io-1.sym
{
T 56500 46500 5 10 0 0 0 0 1
net=IO_120:1
T 55800 46900 5 10 0 0 0 0 1
device=none
T 56500 46400 5 10 1 1 0 1 1
value=IO_120
}
C 55600 45900 1 0 0 io-1.sym
{
T 56500 46100 5 10 0 0 0 0 1
net=IO_121:1
T 55800 46500 5 10 0 0 0 0 1
device=none
T 56500 46000 5 10 1 1 0 1 1
value=IO_121
}
C 55600 45500 1 0 0 io-1.sym
{
T 56500 45700 5 10 0 0 0 0 1
net=IO_125:1
T 55800 46100 5 10 0 0 0 0 1
device=none
T 56500 45600 5 10 1 1 0 1 1
value=IO_125
}
C 55600 45100 1 0 0 io-1.sym
{
T 56500 45300 5 10 0 0 0 0 1
net=IO_126:1
T 55800 45700 5 10 0 0 0 0 1
device=none
T 56500 45200 5 10 1 1 0 1 1
value=IO_126
}
C 55600 44700 1 0 0 io-1.sym
{
T 56500 44900 5 10 0 0 0 0 1
net=IO_127:1
T 55800 45300 5 10 0 0 0 0 1
device=none
T 56500 44800 5 10 1 1 0 1 1
value=IO_127
}
N 55600 46000 55300 46000 4
C 55600 43900 1 0 0 io-1.sym
{
T 56500 44100 5 10 0 0 0 0 1
net=IO_128:1
T 55800 44500 5 10 0 0 0 0 1
device=none
T 56500 44000 5 10 1 1 0 1 1
value=IO_128
}
C 55600 43500 1 0 0 io-1.sym
{
T 56500 43700 5 10 0 0 0 0 1
net=IO_129:1
T 55800 44100 5 10 0 0 0 0 1
device=none
T 56500 43600 5 10 1 1 0 1 1
value=IO_129
}
C 55600 43100 1 0 0 io-1.sym
{
T 56500 43300 5 10 0 0 0 0 1
net=IO_132:1
T 55800 43700 5 10 0 0 0 0 1
device=none
T 56500 43200 5 10 1 1 0 1 1
value=IO_132
}
C 55600 42700 1 0 0 io-1.sym
{
T 56500 42900 5 10 0 0 0 0 1
net=IO_133:1
T 55800 43300 5 10 0 0 0 0 1
device=none
T 56500 42800 5 10 1 1 0 1 1
value=IO_133
}
C 55600 42300 1 0 0 io-1.sym
{
T 56500 42500 5 10 0 0 0 0 1
net=IO_135:1
T 55800 42900 5 10 0 0 0 0 1
device=none
T 56500 42400 5 10 1 1 0 1 1
value=IO_135
}
C 55600 41900 1 0 0 io-1.sym
{
T 56500 42100 5 10 0 0 0 0 1
net=IO_136:1
T 55800 42500 5 10 0 0 0 0 1
device=none
T 56500 42000 5 10 1 1 0 1 1
value=IO_136
}
C 55600 41500 1 0 0 io-1.sym
{
T 56500 41700 5 10 0 0 0 0 1
net=IO_137:1
T 55800 42100 5 10 0 0 0 0 1
device=none
T 56500 41600 5 10 1 1 0 1 1
value=IO_137
}
C 55600 41100 1 0 0 io-1.sym
{
T 56500 41300 5 10 0 0 0 0 1
net=IO_141:1
T 55800 41700 5 10 0 0 0 0 1
device=none
T 56500 41200 5 10 1 1 0 1 1
value=IO_141
}
C 55600 40700 1 0 0 io-1.sym
{
T 56500 40900 5 10 0 0 0 0 1
net=IO_142:1
T 55800 41300 5 10 0 0 0 0 1
device=none
T 56500 40800 5 10 1 1 0 1 1
value=IO_142
}
C 55600 40300 1 0 0 io-1.sym
{
T 56500 40500 5 10 0 0 0 0 1
net=IO_143:1
T 55800 40900 5 10 0 0 0 0 1
device=none
T 56500 40400 5 10 1 1 0 1 1
value=IO_143
}
C 55600 39900 1 0 0 io-1.sym
{
T 56500 40100 5 10 0 0 0 0 1
net=IO_144:1
T 55800 40500 5 10 0 0 0 0 1
device=none
T 56500 40000 5 10 1 1 0 1 1
value=IO_144
}
N 55600 40800 55300 40800 4
C 55500 39200 1 0 0 vcc.sym
{
T 55500 40900 5 8 0 0 0 0 1
footprint=none
T 55500 40700 5 8 0 0 0 0 1
symversion=1.0
T 55500 39200 5 10 0 1 0 0 1
net=3V3:1
T 55700 39200 5 10 1 1 0 0 1
value=3V3
}
C 55900 38700 1 90 0 gnd-1.sym
C 55500 38400 1 0 0 vcc.sym
{
T 55500 40100 5 8 0 0 0 0 1
footprint=none
T 55500 39900 5 8 0 0 0 0 1
symversion=1.0
T 55500 38400 5 10 0 1 0 0 1
net=3V3:1
T 55700 38400 5 10 1 1 0 0 1
value=3V3
}
C 37600 32100 1 0 0 header4-2.sym
{
T 38200 33000 5 10 1 1 0 0 1
refdes=J2
T 38000 31900 5 10 0 1 0 0 1
footprint=KXO97
T 38000 31800 5 10 1 1 0 0 1
device=KXO97
}
C 37000 32100 1 90 0 capacitor-1.sym
{
T 36300 32300 5 10 0 0 90 0 1
device=CAPACITOR
T 36100 32300 5 10 0 0 90 0 1
symversion=0.1
T 37000 32100 5 10 0 1 0 0 1
footprint=0603
T 36600 32800 5 10 1 1 180 0 1
refdes=C17
T 36300 32300 5 10 1 1 0 0 1
value=0.01u
}
N 37600 32700 37300 32700 4
N 37300 32700 37300 33000 4
N 36100 33000 37300 33000 4
N 35900 32100 37300 32100 4
N 37300 32100 37300 32300 4
N 37300 32300 37600 32300 4
C 35800 33100 1 270 0 gnd-1.sym
C 35800 32100 1 0 0 vcc.sym
{
T 35800 33800 5 8 0 0 0 0 1
footprint=none
T 35800 33600 5 8 0 0 0 0 1
symversion=1.0
T 35800 32100 5 10 0 0 0 0 1
net=3V3:1
T 35500 32100 5 10 1 1 0 0 1
value=3V3
}
N 39000 32300 39800 32300 4
C 39800 32200 1 0 0 output-1.sym
{
T 39900 32500 5 10 0 0 0 0 1
device=OUTPUT
T 39800 32200 5 10 0 0 0 0 1
net=CLK_50:1
T 40600 32200 5 10 1 1 0 0 1
value=CLK_50
}
C 55600 37100 1 0 0 output-1.sym
{
T 55700 37400 5 10 0 0 0 0 1
device=OUTPUT
T 55600 37100 5 10 0 0 0 0 1
net=nCSO:1
T 56500 37100 5 10 1 1 0 0 1
value=nCSO
}
C 55600 37500 1 0 0 output-1.sym
{
T 55700 37800 5 10 0 0 0 0 1
device=OUTPUT
T 55600 37500 5 10 0 0 0 0 1
net=ASDO:1
T 56500 37500 5 10 1 1 0 0 1
value=ASDO
}
C 55600 36700 1 0 0 output-1.sym
{
T 55700 37000 5 10 0 0 0 0 1
device=OUTPUT
T 55600 36700 5 10 0 0 0 0 1
net=DCLK:1
T 56500 36700 5 10 1 1 0 0 1
value=DCLK
}
C 56400 36500 1 180 0 input-1.sym
{
T 56400 36200 5 10 0 0 180 0 1
device=INPUT
T 56400 36500 5 10 0 0 180 0 1
net=DATA0:1
T 56500 36300 5 10 1 1 0 0 1
value=DATA0
}
C 46400 38300 1 0 1 io-1.sym
{
T 45500 38500 5 10 0 0 0 6 1
net=TDI:1
T 46200 38900 5 10 0 0 0 6 1
device=none
T 45500 38400 5 10 1 1 0 7 1
value=TDI
}
C 46400 37900 1 0 1 io-1.sym
{
T 45500 38100 5 10 0 0 0 6 1
net=TCK:1
T 46200 38500 5 10 0 0 0 6 1
device=none
T 45500 38000 5 10 1 1 0 7 1
value=TCK
}
C 46400 37500 1 0 1 io-1.sym
{
T 45500 37700 5 10 0 0 0 6 1
net=TMS:1
T 46200 38100 5 10 0 0 0 6 1
device=none
T 45500 37600 5 10 1 1 0 7 1
value=TMS
}
C 46400 37100 1 0 1 io-1.sym
{
T 45500 37300 5 10 0 0 0 6 1
net=TDO:1
T 46200 37700 5 10 0 0 0 6 1
device=none
T 45500 37200 5 10 1 1 0 7 1
value=TDO
}
N 46400 38000 46700 38000 4
C 45600 36100 1 180 1 input-1.sym
{
T 45600 35800 5 10 0 0 180 6 1
device=INPUT
T 45600 36100 5 10 0 0 180 6 1
net=nCONFIG:1
T 45500 35900 5 10 1 1 0 6 1
value=nCONFIG
}
N 46400 36000 46700 36000 4
C 46400 36500 1 180 0 resistor-2.sym
{
T 46000 36150 5 10 0 0 180 0 1
device=RESISTOR
T 46400 36500 5 10 0 1 0 6 1
footprint=0603
T 45600 36700 5 10 1 1 180 6 1
refdes=R20
T 46300 36700 5 10 1 1 180 0 1
value=10k
}
C 45300 36400 1 0 1 vcc.sym
{
T 45300 38100 5 8 0 0 0 6 1
footprint=none
T 45300 37900 5 8 0 0 0 6 1
symversion=1.0
T 45300 36400 5 10 0 1 0 6 1
net=3V3:1
T 45100 36400 5 10 1 1 0 6 1
value=3V3
}
N 45200 36400 45500 36400 4
C 46400 35300 1 180 0 resistor-2.sym
{
T 46000 34950 5 10 0 0 180 0 1
device=RESISTOR
T 46400 35300 5 10 0 1 0 6 1
footprint=0603
T 45600 35500 5 10 1 1 180 6 1
refdes=R21
T 46300 35500 5 10 1 1 180 0 1
value=10k
}
C 45300 35200 1 0 1 vcc.sym
{
T 45300 36900 5 8 0 0 0 6 1
footprint=none
T 45300 36700 5 8 0 0 0 6 1
symversion=1.0
T 45300 35200 5 10 0 1 0 6 1
net=3V3:1
T 45100 35200 5 10 1 1 0 6 1
value=3V3
}
N 45200 35200 45500 35200 4
C 63700 54700 1 0 0 io-1.sym
{
T 64600 54900 5 10 0 0 0 0 1
net=IO_98:1
T 63900 55300 5 10 0 0 0 0 1
device=none
T 64600 54800 5 10 1 1 0 1 1
value=IO_98
}
C 63700 54300 1 0 0 io-1.sym
{
T 64600 54500 5 10 0 0 0 0 1
net=IO_101:1
T 63900 54900 5 10 0 0 0 0 1
device=none
T 64600 54400 5 10 1 1 0 1 1
value=IO_101
}
C 61700 54300 1 0 1 io-1.sym
{
T 60800 54500 5 10 0 0 0 6 1
net=IO_99:1
T 61500 54900 5 10 0 0 0 6 1
device=none
T 60800 54400 5 10 1 1 0 7 1
value=IO_99
}
C 61700 53500 1 0 1 io-1.sym
{
T 60800 53700 5 10 0 0 0 6 1
net=IO_103:1
T 61500 54100 5 10 0 0 0 6 1
device=none
T 60800 53600 5 10 1 1 0 7 1
value=IO_103
}
C 61700 53100 1 0 1 io-1.sym
{
T 60800 53300 5 10 0 0 0 6 1
net=IO_105:1
T 61500 53700 5 10 0 0 0 6 1
device=none
T 60800 53200 5 10 1 1 0 7 1
value=IO_105
}
C 63700 53500 1 0 0 io-1.sym
{
T 64600 53700 5 10 0 0 0 0 1
net=IO_104:1
T 63900 54100 5 10 0 0 0 0 1
device=none
T 64600 53600 5 10 1 1 0 1 1
value=IO_104
}
C 63700 53100 1 0 0 io-1.sym
{
T 64600 53300 5 10 0 0 0 0 1
net=IO_106:1
T 63900 53700 5 10 0 0 0 0 1
device=none
T 64600 53200 5 10 1 1 0 1 1
value=IO_106
}
C 61700 52700 1 0 1 io-1.sym
{
T 60800 52900 5 10 0 0 0 6 1
net=IO_110:1
T 61500 53300 5 10 0 0 0 6 1
device=none
T 60800 52800 5 10 1 1 0 7 1
value=IO_110
}
C 61700 52300 1 0 1 io-1.sym
{
T 60800 52500 5 10 0 0 0 6 1
net=IO_112:1
T 61500 52900 5 10 0 0 0 6 1
device=none
T 60800 52400 5 10 1 1 0 7 1
value=IO_112
}
C 63700 52700 1 0 0 io-1.sym
{
T 64600 52900 5 10 0 0 0 0 1
net=IO_111:1
T 63900 53300 5 10 0 0 0 0 1
device=none
T 64600 52800 5 10 1 1 0 1 1
value=IO_111
}
C 63700 52300 1 0 0 io-1.sym
{
T 64600 52500 5 10 0 0 0 0 1
net=IO_113:1
T 63900 52900 5 10 0 0 0 0 1
device=none
T 64600 52400 5 10 1 1 0 1 1
value=IO_113
}
C 61700 51900 1 0 1 io-1.sym
{
T 60800 52100 5 10 0 0 0 6 1
net=IO_114:1
T 61500 52500 5 10 0 0 0 6 1
device=none
T 60800 52000 5 10 1 1 0 7 1
value=IO_114
}
C 61700 51500 1 0 1 io-1.sym
{
T 60800 51700 5 10 0 0 0 6 1
net=IO_119:1
T 61500 52100 5 10 0 0 0 6 1
device=none
T 60800 51600 5 10 1 1 0 7 1
value=IO_119
}
C 61700 51100 1 0 1 io-1.sym
{
T 60800 51300 5 10 0 0 0 6 1
net=IO_121:1
T 61500 51700 5 10 0 0 0 6 1
device=none
T 60800 51200 5 10 1 1 0 7 1
value=IO_121
}
C 61700 50700 1 0 1 io-1.sym
{
T 60800 50900 5 10 0 0 0 6 1
net=IO_126:1
T 61500 51300 5 10 0 0 0 6 1
device=none
T 60800 50800 5 10 1 1 0 7 1
value=IO_126
}
C 63700 51900 1 0 0 io-1.sym
{
T 64600 52100 5 10 0 0 0 0 1
net=IO_115:1
T 63900 52500 5 10 0 0 0 0 1
device=none
T 64600 52000 5 10 1 1 0 1 1
value=IO_115
}
C 63700 51500 1 0 0 io-1.sym
{
T 64600 51700 5 10 0 0 0 0 1
net=IO_120:1
T 63900 52100 5 10 0 0 0 0 1
device=none
T 64600 51600 5 10 1 1 0 1 1
value=IO_120
}
C 63700 51100 1 0 0 io-1.sym
{
T 64600 51300 5 10 0 0 0 0 1
net=IO_125:1
T 63900 51700 5 10 0 0 0 0 1
device=none
T 64600 51200 5 10 1 1 0 1 1
value=IO_125
}
C 63700 50700 1 0 0 io-1.sym
{
T 64600 50900 5 10 0 0 0 0 1
net=IO_127:1
T 63900 51300 5 10 0 0 0 0 1
device=none
T 64600 50800 5 10 1 1 0 1 1
value=IO_127
}
C 61700 49900 1 0 1 io-1.sym
{
T 60800 50100 5 10 0 0 0 6 1
net=IO_128:1
T 61500 50500 5 10 0 0 0 6 1
device=none
T 60800 50000 5 10 1 1 0 7 1
value=IO_128
}
C 63700 49900 1 0 0 io-1.sym
{
T 64600 50100 5 10 0 0 0 0 1
net=IO_129:1
T 63900 50500 5 10 0 0 0 0 1
device=none
T 64600 50000 5 10 1 1 0 1 1
value=IO_129
}
C 61700 49500 1 0 1 io-1.sym
{
T 60800 49700 5 10 0 0 0 6 1
net=IO_132:1
T 61500 50100 5 10 0 0 0 6 1
device=none
T 60800 49600 5 10 1 1 0 7 1
value=IO_132
}
C 63700 49500 1 0 0 io-1.sym
{
T 64600 49700 5 10 0 0 0 0 1
net=IO_133:1
T 63900 50100 5 10 0 0 0 0 1
device=none
T 64600 49600 5 10 1 1 0 1 1
value=IO_133
}
C 61700 49100 1 0 1 io-1.sym
{
T 60800 49300 5 10 0 0 0 6 1
net=IO_135:1
T 61500 49700 5 10 0 0 0 6 1
device=none
T 60800 49200 5 10 1 1 0 7 1
value=IO_135
}
C 63700 49100 1 0 0 io-1.sym
{
T 64600 49300 5 10 0 0 0 0 1
net=IO_136:1
T 63900 49700 5 10 0 0 0 0 1
device=none
T 64600 49200 5 10 1 1 0 1 1
value=IO_136
}
C 63700 48700 1 0 0 io-1.sym
{
T 64600 48900 5 10 0 0 0 0 1
net=IO_141:1
T 63900 49300 5 10 0 0 0 0 1
device=none
T 64600 48800 5 10 1 1 0 1 1
value=IO_141
}
C 63700 48300 1 0 0 io-1.sym
{
T 64600 48500 5 10 0 0 0 0 1
net=IO_143:1
T 63900 48900 5 10 0 0 0 0 1
device=none
T 64600 48400 5 10 1 1 0 1 1
value=IO_143
}
C 61700 48700 1 0 1 io-1.sym
{
T 60800 48900 5 10 0 0 0 6 1
net=IO_137:1
T 61500 49300 5 10 0 0 0 6 1
device=none
T 60800 48800 5 10 1 1 0 7 1
value=IO_137
}
C 61700 48300 1 0 1 io-1.sym
{
T 60800 48500 5 10 0 0 0 6 1
net=IO_142:1
T 61500 48900 5 10 0 0 0 6 1
device=none
T 60800 48400 5 10 1 1 0 7 1
value=IO_142
}
C 61900 47300 1 0 1 io-1.sym
{
T 61000 47500 5 10 0 0 0 6 1
net=IO_144:1
T 61700 47900 5 10 0 0 0 6 1
device=none
T 61000 47400 5 10 1 1 0 7 1
value=IO_144
}
C 46600 26400 1 0 0 EP4CE22E22.sym
{
T 55000 56100 5 10 1 1 0 6 1
refdes=U4
T 47000 56300 5 10 0 0 0 0 1
device=EP4CE22E22
T 47000 56500 5 10 0 0 0 0 1
footprint=TQFP144_28
}
C 34700 30000 1 90 0 capacitor-1.sym
{
T 34000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 33800 30200 5 10 0 0 90 0 1
symversion=0.1
T 34700 30000 5 10 0 1 0 0 1
footprint=0603
T 34100 30700 5 10 1 1 180 6 1
refdes=C16
T 34100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 35200 30000 1 90 0 capacitor-1.sym
{
T 34500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 34300 30200 5 10 0 0 90 0 1
symversion=0.1
T 35200 30000 5 10 0 1 0 0 1
footprint=0603
T 34600 30700 5 10 1 1 180 6 1
refdes=C18
T 34600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 35700 30000 1 90 0 capacitor-1.sym
{
T 35000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 34800 30200 5 10 0 0 90 0 1
symversion=0.1
T 35700 30000 5 10 0 1 0 0 1
footprint=0603
T 35100 30700 5 10 1 1 180 6 1
refdes=C19
T 35100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 36200 30000 1 90 0 capacitor-1.sym
{
T 35500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 30200 5 10 0 0 90 0 1
symversion=0.1
T 36200 30000 5 10 0 1 0 0 1
footprint=0603
T 35600 30700 5 10 1 1 180 6 1
refdes=C20
T 35600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 36700 30000 1 90 0 capacitor-1.sym
{
T 36000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 30200 5 10 0 0 90 0 1
symversion=0.1
T 36700 30000 5 10 0 1 0 0 1
footprint=0603
T 36100 30700 5 10 1 1 180 6 1
refdes=C22
T 36100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 37200 30000 1 90 0 capacitor-1.sym
{
T 36500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 36300 30200 5 10 0 0 90 0 1
symversion=0.1
T 37200 30000 5 10 0 1 0 0 1
footprint=0603
T 36600 30700 5 10 1 1 180 6 1
refdes=C24
T 36600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 37700 30000 1 90 0 capacitor-1.sym
{
T 37000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 30200 5 10 0 0 90 0 1
symversion=0.1
T 37700 30000 5 10 0 1 0 0 1
footprint=0603
T 37100 30700 5 10 1 1 180 6 1
refdes=C26
T 37100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 38200 30000 1 90 0 capacitor-1.sym
{
T 37500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 30200 5 10 0 0 90 0 1
symversion=0.1
T 38200 30000 5 10 0 1 0 0 1
footprint=0603
T 37600 30700 5 10 1 1 180 6 1
refdes=C28
T 37600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 38700 30000 1 90 0 capacitor-1.sym
{
T 38000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 37800 30200 5 10 0 0 90 0 1
symversion=0.1
T 38700 30000 5 10 0 1 0 0 1
footprint=0603
T 38100 30700 5 10 1 1 180 6 1
refdes=C30
T 38100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 39200 30000 1 90 0 capacitor-1.sym
{
T 38500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 38300 30200 5 10 0 0 90 0 1
symversion=0.1
T 39200 30000 5 10 0 1 0 0 1
footprint=0603
T 38600 30700 5 10 1 1 180 6 1
refdes=C32
T 38600 30300 5 10 1 1 180 6 1
value=0.1u
}
C 39700 30000 1 90 0 capacitor-1.sym
{
T 39000 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 38800 30200 5 10 0 0 90 0 1
symversion=0.1
T 39700 30000 5 10 0 1 0 0 1
footprint=0603
T 39100 30700 5 10 1 1 180 6 1
refdes=C34
T 39100 30300 5 10 1 1 180 6 1
value=0.1u
}
C 40200 30000 1 90 0 capacitor-1.sym
{
T 39500 30200 5 10 0 0 90 0 1
device=CAPACITOR
T 39300 30200 5 10 0 0 90 0 1
symversion=0.1
T 40200 30000 5 10 0 1 0 0 1
footprint=0603
T 39600 30700 5 10 1 1 180 6 1
refdes=C37
T 39600 30300 5 10 1 1 180 6 1
value=0.1u
}
N 34500 30000 40000 30000 4
N 34500 30900 40000 30900 4
C 34700 28300 1 90 0 capacitor-1.sym
{
T 34000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 33800 28500 5 10 0 0 90 0 1
symversion=0.1
T 34700 28300 5 10 0 1 0 0 1
footprint=0603
T 34100 29000 5 10 1 1 180 6 1
refdes=C21
T 34100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 35200 28300 1 90 0 capacitor-1.sym
{
T 34500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 34300 28500 5 10 0 0 90 0 1
symversion=0.1
T 35200 28300 5 10 0 1 0 0 1
footprint=0603
T 34600 29000 5 10 1 1 180 6 1
refdes=C23
T 34600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 35700 28300 1 90 0 capacitor-1.sym
{
T 35000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 34800 28500 5 10 0 0 90 0 1
symversion=0.1
T 35700 28300 5 10 0 1 0 0 1
footprint=0603
T 35100 29000 5 10 1 1 180 6 1
refdes=C25
T 35100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 36200 28300 1 90 0 capacitor-1.sym
{
T 35500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 28500 5 10 0 0 90 0 1
symversion=0.1
T 36200 28300 5 10 0 1 0 0 1
footprint=0603
T 35600 29000 5 10 1 1 180 6 1
refdes=C27
T 35600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 36700 28300 1 90 0 capacitor-1.sym
{
T 36000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 28500 5 10 0 0 90 0 1
symversion=0.1
T 36700 28300 5 10 0 1 0 0 1
footprint=0603
T 36100 29000 5 10 1 1 180 6 1
refdes=C29
T 36100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 37200 28300 1 90 0 capacitor-1.sym
{
T 36500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 36300 28500 5 10 0 0 90 0 1
symversion=0.1
T 37200 28300 5 10 0 1 0 0 1
footprint=0603
T 36600 29000 5 10 1 1 180 6 1
refdes=C31
T 36600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 37700 28300 1 90 0 capacitor-1.sym
{
T 37000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 28500 5 10 0 0 90 0 1
symversion=0.1
T 37700 28300 5 10 0 1 0 0 1
footprint=0603
T 37100 29000 5 10 1 1 180 6 1
refdes=C33
T 37100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 38200 28300 1 90 0 capacitor-1.sym
{
T 37500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 28500 5 10 0 0 90 0 1
symversion=0.1
T 38200 28300 5 10 0 1 0 0 1
footprint=0603
T 37600 29000 5 10 1 1 180 6 1
refdes=C35
T 37600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 38700 28300 1 90 0 capacitor-1.sym
{
T 38000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 37800 28500 5 10 0 0 90 0 1
symversion=0.1
T 38700 28300 5 10 0 1 0 0 1
footprint=0603
T 38100 29000 5 10 1 1 180 6 1
refdes=C38
T 38100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 39200 28300 1 90 0 capacitor-1.sym
{
T 38500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 38300 28500 5 10 0 0 90 0 1
symversion=0.1
T 39200 28300 5 10 0 1 0 0 1
footprint=0603
T 38600 29000 5 10 1 1 180 6 1
refdes=C40
T 38600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 39700 28300 1 90 0 capacitor-1.sym
{
T 39000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 38800 28500 5 10 0 0 90 0 1
symversion=0.1
T 39700 28300 5 10 0 1 0 0 1
footprint=0603
T 39100 29000 5 10 1 1 180 6 1
refdes=C42
T 39100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 40200 28300 1 90 0 capacitor-1.sym
{
T 39500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 39300 28500 5 10 0 0 90 0 1
symversion=0.1
T 40200 28300 5 10 0 1 0 0 1
footprint=0603
T 39600 29000 5 10 1 1 180 6 1
refdes=C44
T 39600 28600 5 10 1 1 180 6 1
value=0.1u
}
N 34500 28300 43000 28300 4
N 34500 29200 43000 29200 4
C 40700 28300 1 90 0 capacitor-1.sym
{
T 40000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 39800 28500 5 10 0 0 90 0 1
symversion=0.1
T 40700 28300 5 10 0 1 0 0 1
footprint=0603
T 40100 29000 5 10 1 1 180 6 1
refdes=C45
T 40100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 41200 28300 1 90 0 capacitor-1.sym
{
T 40500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 40300 28500 5 10 0 0 90 0 1
symversion=0.1
T 41200 28300 5 10 0 1 0 0 1
footprint=0603
T 40600 29000 5 10 1 1 180 6 1
refdes=C46
T 40600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 41700 28300 1 90 0 capacitor-1.sym
{
T 41000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 40800 28500 5 10 0 0 90 0 1
symversion=0.1
T 41700 28300 5 10 0 1 0 0 1
footprint=0603
T 41100 29000 5 10 1 1 180 6 1
refdes=C47
T 41100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 42200 28300 1 90 0 capacitor-1.sym
{
T 41500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 41300 28500 5 10 0 0 90 0 1
symversion=0.1
T 42200 28300 5 10 0 1 0 0 1
footprint=0603
T 41600 29000 5 10 1 1 180 6 1
refdes=C48
T 41600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 42700 28300 1 90 0 capacitor-1.sym
{
T 42000 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 41800 28500 5 10 0 0 90 0 1
symversion=0.1
T 42700 28300 5 10 0 1 0 0 1
footprint=0603
T 42100 29000 5 10 1 1 180 6 1
refdes=C49
T 42100 28600 5 10 1 1 180 6 1
value=0.1u
}
C 43200 28300 1 90 0 capacitor-1.sym
{
T 42500 28500 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 28500 5 10 0 0 90 0 1
symversion=0.1
T 43200 28300 5 10 0 1 0 0 1
footprint=0603
T 42600 29000 5 10 1 1 180 6 1
refdes=C50
T 42600 28600 5 10 1 1 180 6 1
value=0.1u
}
C 37400 30900 1 0 0 vcc.sym
{
T 37400 32600 5 8 0 0 0 0 1
footprint=none
T 37400 32400 5 8 0 0 0 0 1
symversion=1.0
T 37400 30900 5 10 0 1 0 0 1
net=3V3:1
T 37600 30900 5 10 1 1 0 0 1
value=3V3
}
C 37400 29700 1 0 0 gnd-1.sym
C 37600 29200 1 0 1 vcc.sym
{
T 37600 30900 5 8 0 0 0 6 1
footprint=none
T 37600 30700 5 8 0 0 0 6 1
symversion=1.0
T 37600 29200 5 10 0 1 0 6 1
net=1V2:1
T 37900 29200 5 10 1 1 0 6 1
value=1V2
}
C 37400 28000 1 0 0 gnd-1.sym
C 37400 27500 1 0 0 vcc.sym
{
T 37400 29200 5 8 0 0 0 0 1
footprint=none
T 37400 29000 5 8 0 0 0 0 1
symversion=1.0
T 37400 27500 5 10 0 1 0 0 1
net=2V5:1
T 37600 27500 5 10 1 1 0 0 1
value=2V5
}
C 36700 26600 1 90 0 capacitor-1.sym
{
T 36000 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 35800 26800 5 10 0 0 90 0 1
symversion=0.1
T 36700 26600 5 10 0 1 0 0 1
footprint=0603
T 36100 27300 5 10 1 1 180 6 1
refdes=C36
T 36100 26900 5 10 1 1 180 6 1
value=0.1u
}
C 37200 26600 1 90 0 capacitor-1.sym
{
T 36500 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 36300 26800 5 10 0 0 90 0 1
symversion=0.1
T 37200 26600 5 10 0 1 0 0 1
footprint=0603
T 36600 27300 5 10 1 1 180 6 1
refdes=C39
T 36600 26900 5 10 1 1 180 6 1
value=0.1u
}
C 37700 26600 1 90 0 capacitor-1.sym
{
T 37000 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 26800 5 10 0 0 90 0 1
symversion=0.1
T 37700 26600 5 10 0 1 0 0 1
footprint=0603
T 37100 27300 5 10 1 1 180 6 1
refdes=C41
T 37100 26900 5 10 1 1 180 6 1
value=0.1u
}
C 38200 26600 1 90 0 capacitor-1.sym
{
T 37500 26800 5 10 0 0 90 0 1
device=CAPACITOR
T 37300 26800 5 10 0 0 90 0 1
symversion=0.1
T 38200 26600 5 10 0 1 0 0 1
footprint=0603
T 37600 27300 5 10 1 1 180 6 1
refdes=C43
T 37600 26900 5 10 1 1 180 6 1
value=0.1u
}
C 37400 26300 1 0 0 gnd-1.sym
N 38000 26600 36500 26600 4
N 36500 27500 38000 27500 4
C 61700 45100 1 0 1 io-1.sym
{
T 60800 45300 5 10 0 0 0 6 1
net=IO_10:1
T 61500 45700 5 10 0 0 0 6 1
device=none
T 60800 45200 5 10 1 1 0 7 1
value=IO_10
}
C 63700 45100 1 0 0 io-1.sym
{
T 64600 45300 5 10 0 0 0 0 1
net=IO_11:1
T 63900 45700 5 10 0 0 0 0 1
device=none
T 64600 45200 5 10 1 1 0 1 1
value=IO_11
}
C 63700 44700 1 0 0 io-1.sym
{
T 64600 44900 5 10 0 0 0 0 1
net=IO_28:1
T 63900 45300 5 10 0 0 0 0 1
device=none
T 64600 44800 5 10 1 1 0 1 1
value=IO_28
}
C 61700 44300 1 0 1 io-1.sym
{
T 60800 44500 5 10 0 0 0 6 1
net=IO_30:1
T 61500 44900 5 10 0 0 0 6 1
device=none
T 60800 44400 5 10 1 1 0 7 1
value=IO_30
}
C 63700 44300 1 0 0 io-1.sym
{
T 64600 44500 5 10 0 0 0 0 1
net=IO_31:1
T 63900 44900 5 10 0 0 0 0 1
device=none
T 64600 44400 5 10 1 1 0 1 1
value=IO_31
}
C 61700 43900 1 0 1 io-1.sym
{
T 60800 44100 5 10 0 0 0 6 1
net=IO_32:1
T 61500 44500 5 10 0 0 0 6 1
device=none
T 60800 44000 5 10 1 1 0 7 1
value=IO_32
}
C 63700 43900 1 0 0 io-1.sym
{
T 64600 44100 5 10 0 0 0 0 1
net=IO_33:1
T 63900 44500 5 10 0 0 0 0 1
device=none
T 64600 44000 5 10 1 1 0 1 1
value=IO_33
}
C 61700 45700 1 180 0 resistor-2.sym
{
T 61300 45350 5 10 0 0 180 0 1
device=RESISTOR
T 61700 45700 5 10 0 1 90 0 1
footprint=0603
T 61200 45900 5 10 1 1 180 0 1
refdes=R23
T 61600 45900 5 10 1 1 180 0 1
value=DNI
}
N 61700 45600 62000 45600 4
C 60600 45600 1 0 1 vcc.sym
{
T 60600 47300 5 8 0 0 0 6 1
footprint=none
T 60600 47100 5 8 0 0 0 6 1
symversion=1.0
T 60600 45600 5 10 0 1 0 6 1
net=3V3:1
T 60400 45600 5 10 1 1 0 6 1
value=3V3
}
N 60500 45600 60800 45600 4
C 61700 44700 1 0 1 io-1.sym
{
T 60800 44900 5 10 0 0 0 6 1
net=IO_7:1
T 61500 45300 5 10 0 0 0 6 1
device=none
T 60800 44800 5 10 1 1 0 7 1
value=IO_7
}
N 61700 44800 62000 44800 4
N 63700 45200 63400 45200 4
N 63700 44800 63400 44800 4
N 61700 44400 62000 44400 4
N 63700 44400 63400 44400 4
N 61700 44000 62000 44000 4
N 63700 44000 63400 44000 4
C 62000 38800 1 0 0 header20-2.sym
{
T 62250 38550 5 10 0 1 0 0 1
device=HEADER20
T 62600 42900 5 10 1 1 0 0 1
refdes=J5
T 62000 38800 5 10 0 1 0 0 1
footprint=HEADER20_2
}
C 61700 42700 1 180 0 resistor-2.sym
{
T 61300 42350 5 10 0 0 180 0 1
device=RESISTOR
T 61700 42700 5 10 0 1 90 0 1
footprint=0603
T 61200 42900 5 10 1 1 180 0 1
refdes=R26
T 61600 42900 5 10 1 1 180 0 1
value=DNI
}
C 60600 42600 1 0 1 vcc.sym
{
T 60600 44300 5 8 0 0 0 6 1
footprint=none
T 60600 44100 5 8 0 0 0 6 1
symversion=1.0
T 60600 42600 5 10 0 1 0 6 1
net=3V3:1
T 60400 42600 5 10 1 1 0 6 1
value=3V3
}
N 60500 42600 60800 42600 4
N 61700 42600 62000 42600 4
C 61700 42100 1 0 1 io-1.sym
{
T 60800 42300 5 10 0 0 0 6 1
net=IO_39:1
T 61500 42700 5 10 0 0 0 6 1
device=none
T 60800 42200 5 10 1 1 0 7 1
value=IO_39
}
C 63700 42100 1 0 0 io-1.sym
{
T 64600 42300 5 10 0 0 0 0 1
net=IO_42:1
T 63900 42700 5 10 0 0 0 0 1
device=none
T 64600 42200 5 10 1 1 0 1 1
value=IO_42
}
C 61700 41700 1 0 1 io-1.sym
{
T 60800 41900 5 10 0 0 0 6 1
net=IO_43:1
T 61500 42300 5 10 0 0 0 6 1
device=none
T 60800 41800 5 10 1 1 0 7 1
value=IO_43
}
C 63700 41700 1 0 0 io-1.sym
{
T 64600 41900 5 10 0 0 0 0 1
net=IO_44:1
T 63900 42300 5 10 0 0 0 0 1
device=none
T 64600 41800 5 10 1 1 0 1 1
value=IO_44
}
C 61700 41300 1 0 1 io-1.sym
{
T 60800 41500 5 10 0 0 0 6 1
net=IO_46:1
T 61500 41900 5 10 0 0 0 6 1
device=none
T 60800 41400 5 10 1 1 0 7 1
value=IO_46
}
C 63700 41300 1 0 0 io-1.sym
{
T 64600 41500 5 10 0 0 0 0 1
net=IO_49:1
T 63900 41900 5 10 0 0 0 0 1
device=none
T 64600 41400 5 10 1 1 0 1 1
value=IO_49
}
C 61700 40900 1 0 1 io-1.sym
{
T 60800 41100 5 10 0 0 0 6 1
net=IO_50:1
T 61500 41500 5 10 0 0 0 6 1
device=none
T 60800 41000 5 10 1 1 0 7 1
value=IO_50
}
C 63700 40900 1 0 0 io-1.sym
{
T 64600 41100 5 10 0 0 0 0 1
net=IO_51:1
T 63900 41500 5 10 0 0 0 0 1
device=none
T 64600 41000 5 10 1 1 0 1 1
value=IO_51
}
C 61900 46700 1 0 1 io-1.sym
{
T 61000 46900 5 10 0 0 0 6 1
net=IO_58:1
T 61700 47300 5 10 0 0 0 6 1
device=none
T 61000 46800 5 10 1 1 0 7 1
value=IO_58
}
C 61700 40500 1 0 1 io-1.sym
{
T 60800 40700 5 10 0 0 0 6 1
net=IO_59:1
T 61500 41100 5 10 0 0 0 6 1
device=none
T 60800 40600 5 10 1 1 0 7 1
value=IO_59
}
C 63700 40500 1 0 0 io-1.sym
{
T 64600 40700 5 10 0 0 0 0 1
net=IO_60:1
T 63900 41100 5 10 0 0 0 0 1
device=none
T 64600 40600 5 10 1 1 0 1 1
value=IO_60
}
C 61700 40100 1 0 1 io-1.sym
{
T 60800 40300 5 10 0 0 0 6 1
net=IO_64:1
T 61500 40700 5 10 0 0 0 6 1
device=none
T 60800 40200 5 10 1 1 0 7 1
value=IO_64
}
C 63700 40100 1 0 0 io-1.sym
{
T 64600 40300 5 10 0 0 0 0 1
net=IO_65:1
T 63900 40700 5 10 0 0 0 0 1
device=none
T 64600 40200 5 10 1 1 0 1 1
value=IO_65
}
C 61700 39700 1 0 1 io-1.sym
{
T 60800 39900 5 10 0 0 0 6 1
net=IO_66:1
T 61500 40300 5 10 0 0 0 6 1
device=none
T 60800 39800 5 10 1 1 0 7 1
value=IO_66
}
C 63700 39700 1 0 0 io-1.sym
{
T 64600 39900 5 10 0 0 0 0 1
net=IO_67:1
T 63900 40300 5 10 0 0 0 0 1
device=none
T 64600 39800 5 10 1 1 0 1 1
value=IO_67
}
C 61700 39300 1 0 1 io-1.sym
{
T 60800 39500 5 10 0 0 0 6 1
net=IO_68:1
T 61500 39900 5 10 0 0 0 6 1
device=none
T 60800 39400 5 10 1 1 0 7 1
value=IO_68
}
C 63700 39300 1 0 0 io-1.sym
{
T 64600 39500 5 10 0 0 0 0 1
net=IO_69:1
T 63900 39900 5 10 0 0 0 0 1
device=none
T 64600 39400 5 10 1 1 0 1 1
value=IO_69
}
C 61700 38900 1 0 1 io-1.sym
{
T 60800 39100 5 10 0 0 0 6 1
net=IO_71:1
T 61500 39500 5 10 0 0 0 6 1
device=none
T 60800 39000 5 10 1 1 0 7 1
value=IO_71
}
C 63700 38900 1 0 0 io-1.sym
{
T 64600 39100 5 10 0 0 0 0 1
net=IO_72:1
T 63900 39500 5 10 0 0 0 0 1
device=none
T 64600 39000 5 10 1 1 0 1 1
value=IO_72
}
N 63700 39000 63400 39000 4
N 61700 39000 62000 39000 4
N 63700 39400 63400 39400 4
N 61700 39400 62000 39400 4
N 63700 39800 63400 39800 4
N 61700 39800 62000 39800 4
N 63700 40200 63400 40200 4
N 61700 40200 62000 40200 4
N 63700 40600 63400 40600 4
N 61700 40600 62000 40600 4
N 63700 41800 63400 41800 4
N 61700 41800 62000 41800 4
C 64300 47500 1 180 0 resistor-2.sym
{
T 63900 47150 5 10 0 0 180 0 1
device=RESISTOR
T 64300 47500 5 10 0 1 90 0 1
footprint=0603
T 63500 47700 5 10 1 1 180 6 1
refdes=R24
T 64200 47700 5 10 1 1 180 0 1
value=3k3
}
C 63100 47300 1 0 1 led-2.sym
{
T 63000 47900 5 10 0 0 0 6 1
device=LED
T 63100 47300 5 10 0 1 90 2 1
footprint=0603
T 62700 47100 5 10 1 1 180 2 1
refdes=D1
}
C 64300 46900 1 180 0 resistor-2.sym
{
T 63900 46550 5 10 0 0 180 0 1
device=RESISTOR
T 64300 46900 5 10 0 1 90 0 1
footprint=0603
T 63500 47100 5 10 1 1 180 6 1
refdes=R25
T 64200 47100 5 10 1 1 180 0 1
value=3k3
}
C 63100 46700 1 0 1 led-2.sym
{
T 63000 47300 5 10 0 0 0 6 1
device=LED
T 63100 46700 5 10 0 1 90 2 1
footprint=0603
T 62700 46500 5 10 1 1 180 2 1
refdes=D2
}
C 64500 47400 1 0 0 vcc.sym
{
T 64500 49100 5 8 0 0 0 0 1
footprint=none
T 64500 48900 5 8 0 0 0 0 1
symversion=1.0
T 64500 47400 5 10 0 1 0 0 1
net=3V3:1
T 64700 47400 5 10 1 1 0 0 1
value=3V3
}
N 62200 47400 61900 47400 4
N 63400 47400 63100 47400 4
N 64600 47400 64300 47400 4
N 62200 46800 61900 46800 4
N 63400 46800 63100 46800 4
C 64500 46800 1 0 0 vcc.sym
{
T 64500 48500 5 8 0 0 0 0 1
footprint=none
T 64500 48300 5 8 0 0 0 0 1
symversion=1.0
T 64500 46800 5 10 0 1 0 0 1
net=3V3:1
T 64700 46800 5 10 1 1 0 0 1
value=3V3
}
N 64600 46800 64300 46800 4
C 35200 52400 1 0 0 LM3880.sym
{
T 37000 54200 5 10 1 1 0 6 1
refdes=U2
T 35600 54400 5 10 0 0 0 0 1
device=LM3880
T 35600 54600 5 10 0 0 0 0 1
footprint=SOT26
}
C 34200 43900 1 0 0 LM26480.sym
{
T 37000 50400 5 10 1 1 0 6 1
refdes=U3
T 34600 50600 5 10 0 0 0 0 1
device=LM26480
T 34600 50800 5 10 0 0 0 0 1
footprint=QFN24_4_EP
}
C 35200 52000 1 90 0 capacitor-1.sym
{
T 34500 52200 5 10 0 0 90 0 1
device=CAPACITOR
T 34300 52200 5 10 0 0 90 0 1
symversion=0.1
T 35200 52000 5 10 0 1 0 0 1
footprint=0603
T 34900 52700 5 10 1 1 180 0 1
refdes=C2
T 34900 52300 5 10 1 1 180 0 1
value=0.1u
}
N 35300 52900 35000 52900 4
C 34900 51700 1 0 0 gnd-1.sym
C 39300 53600 1 0 0 output-1.sym
{
T 39400 53900 5 10 0 0 0 0 1
device=OUTPUT
T 39300 53600 5 10 0 0 0 0 1
net=ENSW1:1
T 40200 53600 5 10 1 1 0 0 1
value=ENSW1
}
C 39300 53200 1 0 0 output-1.sym
{
T 39400 53500 5 10 0 0 0 0 1
device=OUTPUT
T 39300 53200 5 10 0 0 0 0 1
net=ENSW2:1
T 40200 53200 5 10 1 1 0 0 1
value=ENSW2
}
N 39300 53300 37300 53300 4
C 39300 52800 1 0 0 output-1.sym
{
T 39400 53100 5 10 0 0 0 0 1
device=OUTPUT
T 39300 52800 5 10 0 0 0 0 1
net=ENLDO1:1
T 40200 52800 5 10 1 1 0 0 1
value=ENLDO1
}
N 39300 52900 37300 52900 4
N 39300 53700 37300 53700 4
C 33200 49600 1 180 1 input-1.sym
{
T 33200 49300 5 10 0 0 180 6 1
device=INPUT
T 33200 49600 5 10 0 0 180 6 1
net=ENLDO1:1
T 33100 49400 5 10 1 1 0 6 1
value=ENLDO1
}
N 37300 48700 43800 48700 4
C 37700 54900 1 270 0 resistor-2.sym
{
T 38050 54500 5 10 0 0 270 0 1
device=RESISTOR
T 37700 54900 5 10 0 1 180 0 1
footprint=0603
T 37700 54700 5 10 1 1 180 0 1
refdes=R3
T 37700 54300 5 10 1 1 180 0 1
value=100k
}
C 38300 54900 1 270 0 resistor-2.sym
{
T 38650 54500 5 10 0 0 270 0 1
device=RESISTOR
T 38300 54900 5 10 0 1 180 0 1
footprint=0603
T 38300 54700 5 10 1 1 180 0 1
refdes=R4
T 38300 54300 5 10 1 1 180 0 1
value=100k
}
C 38900 54900 1 270 0 resistor-2.sym
{
T 39250 54500 5 10 0 0 270 0 1
device=RESISTOR
T 38900 54900 5 10 0 1 180 0 1
footprint=0603
T 38900 54700 5 10 1 1 180 0 1
refdes=R5
T 38900 54300 5 10 1 1 180 0 1
value=100k
}
N 39000 54900 39000 55200 4
N 34400 55200 39000 55200 4
N 37800 55200 37800 54900 4
N 38400 54900 38400 55200 4
N 34400 55200 34400 53700 4
N 37800 54000 37800 53700 4
N 38400 54000 38400 53300 4
N 39000 54000 39000 52900 4
C 33200 48800 1 180 1 input-1.sym
{
T 33200 48500 5 10 0 0 180 6 1
device=INPUT
T 33200 48800 5 10 0 0 180 6 1
net=ENSW1:1
T 33100 48600 5 10 1 1 0 6 1
value=ENSW1
}
C 33200 48400 1 180 1 input-1.sym
{
T 33200 48100 5 10 0 0 180 6 1
device=INPUT
T 33200 48400 5 10 0 0 180 6 1
net=ENSW2:1
T 33100 48200 5 10 1 1 0 6 1
value=ENSW2
}
N 34000 49500 34300 49500 4
C 30300 48800 1 270 0 gnd-1.sym
N 34000 48700 34300 48700 4
N 34000 48300 34300 48300 4
C 33700 50000 1 270 0 gnd-1.sym
N 34000 49900 34300 49900 4
C 31900 46600 1 90 0 capacitor-1.sym
{
T 31200 46800 5 10 0 0 90 0 1
device=CAPACITOR
T 31000 46800 5 10 0 0 90 0 1
symversion=0.1
T 31900 46600 5 10 0 1 0 0 1
footprint=0603
T 31600 47300 5 10 1 1 180 0 1
refdes=C4
T 31600 46900 5 10 1 1 180 0 1
value=0.47u
}
C 35700 43400 1 0 0 gnd-1.sym
N 35000 44000 35000 43700 4
N 35000 43700 36600 43700 4
N 36600 44000 36600 43700 4
N 35800 44000 35800 43700 4
C 32800 53700 1 0 0 vcc.sym
{
T 32800 55400 5 8 0 0 0 0 1
footprint=none
T 32800 55200 5 8 0 0 0 0 1
symversion=1.0
T 32800 53700 5 10 0 1 0 0 1
net=5V5:1
T 33100 53700 5 10 1 1 0 0 1
value=5V5
}
C 37800 44700 1 0 0 vcc.sym
{
T 37800 46400 5 8 0 0 0 0 1
footprint=none
T 37800 46200 5 8 0 0 0 0 1
symversion=1.0
T 37800 44700 5 10 0 1 0 0 1
net=5V5:1
T 38000 44700 5 10 1 1 0 0 1
value=5V5
}
N 37300 44700 37900 44700 4
C 40500 48300 1 0 0 testpt-1.sym
{
T 40900 49200 5 10 0 0 0 0 1
device=TESTPOINT
T 40900 49000 5 10 0 0 0 0 1
footprint=testpt
T 40700 48400 5 10 1 1 0 0 1
refdes=TP4
}
C 32400 47500 1 270 0 resistor-2.sym
{
T 32750 47100 5 10 0 0 270 0 1
device=RESISTOR
T 32400 47500 5 10 0 1 180 0 1
footprint=0603
T 32400 47300 5 10 1 1 180 0 1
refdes=R6
T 32400 46900 5 10 1 1 180 0 1
value=750k
}
C 33700 46700 1 180 0 resistor-2.sym
{
T 33300 46350 5 10 0 0 180 0 1
device=RESISTOR
T 33700 46700 5 10 0 1 90 0 1
footprint=0603
T 33200 46900 5 10 1 1 180 0 1
refdes=R7
T 33300 46900 5 10 1 1 180 6 1
value=187k
}
N 34300 47100 34000 47100 4
N 34000 47100 34000 46600 4
N 34000 46600 33700 46600 4
N 32800 46600 32500 46600 4
C 31600 46300 1 0 0 gnd-1.sym
N 31300 47500 34300 47500 4
C 31400 47500 1 0 1 vcc.sym
{
T 31400 49200 5 8 0 0 0 6 1
footprint=none
T 31400 49000 5 8 0 0 0 6 1
symversion=1.0
T 31400 47500 5 10 0 1 0 6 1
net=2V5:1
T 31200 47500 5 10 1 1 0 6 1
value=2V5
}
C 29900 46300 1 270 0 capacitor-2.sym
{
T 30600 46100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 30000 45900 5 10 1 1 0 6 1
refdes=C3
T 30800 46100 5 10 0 0 270 0 1
symversion=0.1
T 30000 45600 5 10 1 1 0 6 1
value=1u
}
C 30000 45100 1 0 0 gnd-1.sym
N 34300 46300 30100 46300 4
C 30700 44700 1 0 0 gnd-1.sym
N 30800 45900 34300 45900 4
C 30600 45900 1 270 0 capacitor-2.sym
{
T 31300 45700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 30700 45500 5 10 1 1 0 6 1
refdes=C5
T 31500 45700 5 10 0 0 270 0 1
symversion=0.1
T 30700 45200 5 10 1 1 0 6 1
value=DNI
}
C 31900 44200 1 90 0 capacitor-1.sym
{
T 31200 44400 5 10 0 0 90 0 1
device=CAPACITOR
T 31000 44400 5 10 0 0 90 0 1
symversion=0.1
T 31900 44200 5 10 0 1 0 0 1
footprint=0603
T 31600 44900 5 10 1 1 180 0 1
refdes=C6
T 31600 44500 5 10 1 1 180 0 1
value=DNI
}
C 32400 45100 1 270 0 resistor-2.sym
{
T 32750 44700 5 10 0 0 270 0 1
device=RESISTOR
T 32400 45100 5 10 0 1 180 0 1
footprint=0603
T 32400 44900 5 10 1 1 180 0 1
refdes=R8
T 32400 44500 5 10 1 1 180 0 1
value=DNI
}
C 33700 44300 1 180 0 resistor-2.sym
{
T 33300 43950 5 10 0 0 180 0 1
device=RESISTOR
T 33700 44300 5 10 0 1 90 0 1
footprint=0603
T 33200 44500 5 10 1 1 180 0 1
refdes=R10
T 33300 44500 5 10 1 1 180 6 1
value=DNI
}
N 32800 44200 32500 44200 4
C 31600 43900 1 0 0 gnd-1.sym
N 34300 45100 31700 45100 4
N 34300 44700 34000 44700 4
N 34000 44700 34000 44200 4
N 34000 44200 33700 44200 4
C 31700 48800 1 180 0 resistor-2.sym
{
T 31300 48450 5 10 0 0 180 0 1
device=RESISTOR
T 31700 48800 5 10 0 1 90 0 1
footprint=0603
T 31200 49000 5 10 1 1 180 0 1
refdes=R2
T 31300 49000 5 10 1 1 180 6 1
value=0
}
C 31700 49600 1 180 0 resistor-2.sym
{
T 31300 49250 5 10 0 0 180 0 1
device=RESISTOR
T 31700 49600 5 10 0 1 90 0 1
footprint=0603
T 31200 49800 5 10 1 1 180 0 1
refdes=R1
T 31300 49800 5 10 1 1 180 6 1
value=DNI
}
N 34300 49100 32000 49100 4
N 32000 48700 32000 49500 4
N 32000 49500 31700 49500 4
N 30600 48700 30800 48700 4
N 32000 48700 31700 48700 4
C 30600 49500 1 0 1 vcc.sym
{
T 30600 51200 5 8 0 0 0 6 1
footprint=none
T 30600 51000 5 8 0 0 0 6 1
symversion=1.0
T 30600 49500 5 10 0 1 0 6 1
net=5V5:1
T 30400 49500 5 10 1 1 0 6 1
value=5V5
}
N 30500 49500 30800 49500 4
C 37400 44700 1 270 0 capacitor-2.sym
{
T 38100 44500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 37500 44300 5 10 1 1 0 6 1
refdes=C9
T 38300 44500 5 10 0 0 270 0 1
symversion=0.1
T 37500 44000 5 10 1 1 0 6 1
value=1u
}
C 37500 43500 1 0 0 gnd-1.sym
C 39500 49900 1 0 0 vcc.sym
{
T 39500 51600 5 8 0 0 0 0 1
footprint=none
T 39500 51400 5 8 0 0 0 0 1
symversion=1.0
T 39500 49900 5 10 0 1 0 0 1
net=5V5:1
T 39700 49900 5 10 1 1 0 0 1
value=5V5
}
N 37300 49900 39600 49900 4
C 39400 49900 1 270 0 capacitor-2.sym
{
T 40100 49700 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 39500 49500 5 10 1 1 0 6 1
refdes=C7
T 40300 49700 5 10 0 0 270 0 1
symversion=0.1
T 39500 49200 5 10 1 1 0 6 1
value=1u
}
C 38500 49600 1 180 0 resistor-2.sym
{
T 38100 49250 5 10 0 0 180 0 1
device=RESISTOR
T 38500 49600 5 10 0 1 90 0 1
footprint=0603
T 38000 49800 5 10 1 1 180 0 1
refdes=R9
T 38100 49800 5 10 1 1 180 6 1
value=100k
}
N 37600 49500 37300 49500 4
N 38500 49500 38800 49500 4
N 38800 49500 38800 49900 4
C 39500 48700 1 0 0 gnd-1.sym
C 43700 48700 1 0 0 vcc.sym
{
T 43700 50400 5 8 0 0 0 0 1
footprint=none
T 43700 50200 5 8 0 0 0 0 1
symversion=1.0
T 43700 48700 5 10 0 1 0 0 1
net=5V5:1
T 43900 48700 5 10 1 1 0 0 1
value=5V5
}
C 42900 48300 1 0 0 vcc.sym
{
T 42900 50000 5 8 0 0 0 0 1
footprint=none
T 42900 49800 5 8 0 0 0 0 1
symversion=1.0
T 42900 48300 5 10 0 1 0 0 1
net=1V2:1
T 42600 48300 5 10 1 1 0 0 1
value=1V2
}
C 42900 47100 1 0 0 gnd-1.sym
C 41000 48300 1 270 0 resistor-2.sym
{
T 41350 47900 5 10 0 0 270 0 1
device=RESISTOR
T 41000 48300 5 10 0 1 180 0 1
footprint=0603
T 41000 48100 5 10 1 1 180 0 1
refdes=R11
T 41000 47700 5 10 1 1 180 0 1
value=280k
}
C 40300 47400 1 90 0 capacitor-1.sym
{
T 39600 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 47600 5 10 0 0 90 0 1
symversion=0.1
T 40300 47400 5 10 0 1 0 0 1
footprint=0603
T 40000 48100 5 10 1 1 180 0 1
refdes=C8
T 40000 47700 5 10 1 1 180 0 1
value=12p
}
N 39400 47400 41400 47400 4
N 39400 47400 39400 47900 4
N 39400 47900 37300 47900 4
C 38200 48200 1 0 0 inductor-1.sym
{
T 38400 48700 5 10 0 0 0 0 1
device=INDUCTOR
T 38300 48100 5 10 1 1 0 0 1
refdes=L1
T 38400 48900 5 10 0 0 0 0 1
symversion=0.1
T 38600 48100 5 10 1 1 0 0 1
value=2.2uH
T 38200 48200 5 10 0 1 0 0 1
footprint=CDRH6D28
}
C 37900 47400 1 90 0 gnd-1.sym
N 37600 47500 37300 47500 4
N 37300 48300 38200 48300 4
N 39100 48300 43000 48300 4
C 42300 47500 1 180 0 resistor-2.sym
{
T 41900 47150 5 10 0 0 180 0 1
device=RESISTOR
T 42300 47500 5 10 0 1 90 0 1
footprint=0603
T 41800 47700 5 10 1 1 180 0 1
refdes=R12
T 41900 47700 5 10 1 1 180 6 1
value=200k
}
N 37300 46700 42700 46700 4
C 42600 46700 1 0 0 vcc.sym
{
T 42600 48400 5 8 0 0 0 0 1
footprint=none
T 42600 48200 5 8 0 0 0 0 1
symversion=1.0
T 42600 46700 5 10 0 1 0 0 1
net=5V5:1
T 42800 46700 5 10 1 1 0 0 1
value=5V5
}
C 41800 46300 1 0 0 vcc.sym
{
T 41800 48000 5 8 0 0 0 0 1
footprint=none
T 41800 47800 5 8 0 0 0 0 1
symversion=1.0
T 41800 46300 5 10 0 1 0 0 1
net=3V3:1
T 41500 46300 5 10 1 1 0 0 1
value=3V3
}
C 41800 45100 1 0 0 gnd-1.sym
C 41000 46300 1 270 0 resistor-2.sym
{
T 41350 45900 5 10 0 0 270 0 1
device=RESISTOR
T 41000 46300 5 10 0 1 180 0 1
footprint=0603
T 41000 46100 5 10 1 1 180 0 1
refdes=R13
T 41000 45700 5 10 1 1 180 0 1
value=562k
}
C 40300 45400 1 90 0 capacitor-1.sym
{
T 39600 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 45600 5 10 0 0 90 0 1
symversion=0.1
T 40300 45400 5 10 0 1 0 0 1
footprint=0603
T 40000 46100 5 10 1 1 180 0 1
refdes=C10
T 40000 45700 5 10 1 1 180 0 1
value=6.8p
}
N 39400 45400 41100 45400 4
N 39400 45400 39400 45900 4
N 39400 45900 37300 45900 4
C 38200 46200 1 0 0 inductor-1.sym
{
T 38400 46700 5 10 0 0 0 0 1
device=INDUCTOR
T 38400 46900 5 10 0 0 0 0 1
symversion=0.1
T 38200 46200 5 10 0 1 0 0 1
footprint=CDRH6D28
T 38300 46100 5 10 1 1 0 0 1
refdes=L2
T 38600 46100 5 10 1 1 0 0 1
value=2.2uH
}
C 37900 45400 1 90 0 gnd-1.sym
N 37600 45500 37300 45500 4
N 37300 46300 38200 46300 4
N 39100 46300 41900 46300 4
C 40500 44200 1 0 0 gnd-1.sym
C 41000 45400 1 270 0 resistor-2.sym
{
T 41350 45000 5 10 0 0 270 0 1
device=RESISTOR
T 41000 45400 5 10 0 1 180 0 1
footprint=0603
T 41000 45200 5 10 1 1 180 0 1
refdes=R14
T 41000 44800 5 10 1 1 180 0 1
value=100k
}
C 40300 44500 1 90 0 capacitor-1.sym
{
T 39600 44700 5 10 0 0 90 0 1
device=CAPACITOR
T 39400 44700 5 10 0 0 90 0 1
symversion=0.1
T 40300 44500 5 10 0 1 0 0 1
footprint=0603
T 40000 45200 5 10 1 1 180 0 1
refdes=C12
T 40000 44800 5 10 1 1 180 0 1
value=33p
}
N 41100 44500 40100 44500 4
C 32500 53300 1 0 0 testpt-1.sym
{
T 32900 54200 5 10 0 0 0 0 1
device=TESTPOINT
T 32900 54000 5 10 0 0 0 0 1
footprint=testpt
T 32700 53400 5 10 1 1 0 0 1
refdes=TP1
}
C 40500 46300 1 0 0 testpt-1.sym
{
T 40900 47200 5 10 0 0 0 0 1
device=TESTPOINT
T 40900 47000 5 10 0 0 0 0 1
footprint=testpt
T 40700 46400 5 10 1 1 0 0 1
refdes=TP5
}
C 33100 47500 1 0 0 testpt-1.sym
{
T 33500 48400 5 10 0 0 0 0 1
device=TESTPOINT
T 33500 48200 5 10 0 0 0 0 1
footprint=testpt
T 33300 47600 5 10 1 1 0 0 1
refdes=TP2
}
C 33100 45100 1 0 0 testpt-1.sym
{
T 33500 46000 5 10 0 0 0 0 1
device=TESTPOINT
T 33500 45800 5 10 0 0 0 0 1
footprint=testpt
T 33300 45200 5 10 1 1 0 0 1
refdes=TP3
}
C 33600 53700 1 270 0 capacitor-2.sym
{
T 34300 53500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 33700 53300 5 10 1 1 0 6 1
refdes=C1
T 34500 53500 5 10 0 0 270 0 1
symversion=0.1
T 33700 53000 5 10 1 1 0 6 1
value=4.7u
}
N 32300 53300 32600 53300 4
C 35000 53400 1 270 0 gnd-1.sym
C 33700 52500 1 0 0 gnd-1.sym
C 43200 47400 1 90 0 capacitor-1.sym
{
T 42500 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 47600 5 10 0 0 90 0 1
symversion=0.1
T 43200 47400 5 10 0 1 0 0 1
footprint=0603
T 42900 48100 5 10 1 1 180 0 1
refdes=C51
T 42900 47700 5 10 1 1 180 0 1
value=10u
}
N 42300 47400 43000 47400 4
C 43600 48700 1 270 0 capacitor-2.sym
{
T 44300 48500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 43700 48300 5 10 1 1 0 6 1
refdes=C11
T 44500 48500 5 10 0 0 270 0 1
symversion=0.1
T 43700 48000 5 10 1 1 0 6 1
value=10u
}
C 43700 47500 1 0 0 gnd-1.sym
C 42100 45400 1 90 0 capacitor-1.sym
{
T 41400 45600 5 10 0 0 90 0 1
device=CAPACITOR
T 41200 45600 5 10 0 0 90 0 1
symversion=0.1
T 42100 45400 5 10 0 1 0 0 1
footprint=0603
T 41800 46100 5 10 1 1 180 0 1
refdes=C52
T 41800 45700 5 10 1 1 180 0 1
value=10u
}
C 42500 46700 1 270 0 capacitor-2.sym
{
T 43200 46500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42600 46300 5 10 1 1 0 6 1
refdes=C13
T 43400 46500 5 10 0 0 270 0 1
symversion=0.1
T 42600 46000 5 10 1 1 0 6 1
value=10u
}
C 42600 45500 1 0 0 gnd-1.sym
