// Seed: 1283233880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_16;
  assign module_1.id_10 = 0;
  wire id_26;
  real id_27;
endmodule
program module_1 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    output wire id_10,
    id_46,
    input tri0 id_11,
    output supply0 id_12,
    output wand id_13,
    output wor id_14,
    input supply1 id_15,
    input tri0 id_16,
    input supply0 id_17,
    input tri id_18,
    input tri1 id_19,
    input tri1 id_20,
    input supply1 id_21,
    input uwire id_22,
    input tri1 id_23,
    input supply1 id_24,
    input tri1 id_25,
    input wor id_26,
    input tri id_27,
    input tri1 id_28,
    input supply0 id_29,
    input wand id_30,
    input uwire id_31,
    output supply0 id_32,
    output wire id_33,
    input tri0 id_34,
    input tri id_35,
    id_47 = 1,
    id_48,
    output uwire id_36,
    input wire id_37,
    id_49,
    input tri id_38,
    output wor id_39,
    output tri1 id_40,
    input supply0 id_41,
    output tri0 id_42,
    output tri0 id_43,
    input wand id_44
);
  parameter id_50 = id_49;
  id_51(
      .id_0(!1),
      .id_1(1),
      .id_2((1'b0)),
      .id_3(-1),
      .id_4(id_29 != -1),
      .id_5(),
      .id_6(id_37),
      .id_7(id_39),
      .id_8(1),
      .id_9(),
      .id_10(id_9),
      .id_11()
  );
  wire id_52;
  module_0 modCall_1 (
      id_52,
      id_52,
      id_50,
      id_50,
      id_52,
      id_52,
      id_52,
      id_52,
      id_50,
      id_52,
      id_50,
      id_50,
      id_52,
      id_52,
      id_52,
      id_52,
      id_50,
      id_52,
      id_50,
      id_52,
      id_50,
      id_50,
      id_52,
      id_50,
      id_50
  );
  assign id_13 = 1'b0;
endmodule
