Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 22:08:17 2019
| Host         : Drew running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -pb base_mb_wrapper_timing_summary_routed.pb -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : base_mb_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.138        0.000                      0                12222        0.026        0.000                      0                12222        2.750        0.000                       0                  3661  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clk                                                    {0.000 5.000}        10.000          100.000         
  clk_wiz_1_clkfb_out                                      {0.000 20.000}       40.000          25.000          
  microblaze_0_Clk                                         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.310        0.000                      0                  222        0.052        0.000                      0                  222       15.686        0.000                       0                   232  
base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.799        0.000                      0                   46        0.534        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clk                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_wiz_1_clkfb_out                                                                                                                                                                                       12.633        0.000                       0                     2  
  microblaze_0_Clk                                               0.138        0.000                      0                11954        0.026        0.000                      0                11954        2.750        0.000                       0                  3387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.310ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.704ns (22.731%)  route 2.393ns (77.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 19.836 - 16.667 ) 
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559     3.560    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X49Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.456     4.016 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.023     5.040    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.164 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.821     5.985    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X46Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.109 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.549     6.658    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.442    19.836    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.369    20.205    
                         clock uncertainty           -0.035    20.170    
    SLICE_X48Y51         FDRE (Setup_fdre_C_CE)      -0.202    19.968    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.968    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 13.310    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.080ns  (logic 0.707ns (22.954%)  route 2.373ns (77.046%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.244    22.615    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y45         LUT3 (Prop_lut3_I2_O)        0.124    22.739 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.568    23.307    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X52Y45         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y45         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)       -0.031    36.721    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.721    
                         arrival time                         -23.307    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.789ns  (logic 0.707ns (25.345%)  route 2.082ns (74.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.521    22.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y46         LUT3 (Prop_lut3_I1_O)        0.124    23.016 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.016    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X55Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.029    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -23.016    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.817ns  (logic 0.735ns (26.087%)  route 2.082ns (73.913%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.521    22.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X55Y46         LUT4 (Prop_lut4_I2_O)        0.152    23.044 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.044    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X55Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.075    36.827    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                         -23.044    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.812ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.792ns  (logic 0.707ns (25.323%)  route 2.085ns (74.677%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.524    22.895    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X52Y45         LUT6 (Prop_lut6_I4_O)        0.124    23.019 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.019    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X52Y45         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y45         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X52Y45         FDCE (Setup_fdce_C_D)        0.079    36.831    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.831    
                         arrival time                         -23.019    
  -------------------------------------------------------------------
                         slack                                 13.812    

Slack (MET) :             14.216ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.340ns  (logic 0.707ns (30.216%)  route 1.633ns (69.784%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.072    22.443    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.567 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.567    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)        0.031    36.783    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -22.567    
  -------------------------------------------------------------------
                         slack                                 14.216    

Slack (MET) :             14.232ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.368ns  (logic 0.735ns (31.041%)  route 1.633ns (68.959%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.072    22.443    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.152    22.595 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.595    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)        0.075    36.827    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.827    
                         arrival time                         -22.595    
  -------------------------------------------------------------------
                         slack                                 14.232    

Slack (MET) :             14.462ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.094ns  (logic 0.707ns (33.764%)  route 1.387ns (66.236%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.826    22.197    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y46         LUT6 (Prop_lut6_I4_O)        0.124    22.321 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.321    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)        0.031    36.783    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -22.321    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.736ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.818ns  (logic 0.707ns (38.890%)  route 1.111ns (61.110%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.180ns = ( 36.513 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.561    21.247    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.371 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.550    21.921    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.124    22.045 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.045    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.452    36.513    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y46         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.274    36.787    
                         clock uncertainty           -0.035    36.752    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)        0.029    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.781    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                 14.736    

Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.860ns  (logic 0.707ns (38.010%)  route 1.153ns (61.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 36.503 - 33.333 ) 
    Source Clock Delay      (SCD):    3.560ns = ( 20.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.559    20.227    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X48Y51         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.459    20.686 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.840    21.526    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X49Y50         LUT6 (Prop_lut6_I4_O)        0.124    21.650 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.313    21.963    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X51Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.087 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.087    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X51Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         1.443    36.503    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.352    36.855    
                         clock uncertainty           -0.035    36.820    
    SLICE_X51Y50         FDCE (Setup_fdce_C_D)        0.029    36.849    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.849    
                         arrival time                         -22.087    
  -------------------------------------------------------------------
                         slack                                 14.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.247ns (60.632%)  route 0.160ns (39.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.561     1.346    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X34Y52         FDRE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.148     1.494 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=1, routed)           0.160     1.655    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X36Y51         LUT2 (Prop_lut2_I0_O)        0.099     1.754 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.754    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X36Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.830     1.739    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.128     1.611    
    SLICE_X36Y51         FDCE (Hold_fdce_C_D)         0.091     1.702    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.562     1.347    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.544    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X37Y52         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.830     1.739    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y52         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.392     1.347    
    SLICE_X37Y52         FDPE (Hold_fdpe_C_D)         0.075     1.422    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.471%)  route 0.338ns (64.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.565     1.350    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     1.491 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.338     1.830    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.875    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X50Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.838     1.746    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y49         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.123     1.623    
    SLICE_X50Y49         FDCE (Hold_fdce_C_D)         0.121     1.744    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.562     1.347    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.128     1.475 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.062     1.537    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.830     1.739    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.379     1.360    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.018     1.378    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.396%)  route 0.128ns (47.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.594     1.379    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDCE (Prop_fdce_C_Q)         0.141     1.520 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.128     1.648    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X61Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.863     1.771    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y42         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.357     1.414    
    SLICE_X61Y42         FDCE (Hold_fdce_C_D)         0.066     1.480    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.637%)  route 0.409ns (74.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.562     1.347    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.409     1.897    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X34Y52         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.829     1.738    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X34Y52         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.128     1.610    
    SLICE_X34Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.727    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.565     1.350    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X52Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.164     1.514 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]/Q
                         net (fo=6, routed)           0.071     1.585    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[4]
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.630 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.630    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X53Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.835     1.744    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X53Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.381     1.363    
    SLICE_X53Y52         FDCE (Hold_fdce_C_D)         0.092     1.455    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.594     1.379    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDCE (Prop_fdce_C_Q)         0.128     1.507 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.075     1.582    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X60Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.864     1.772    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.380     1.392    
    SLICE_X60Y44         FDCE (Hold_fdce_C_D)         0.010     1.402    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.128ns (25.318%)  route 0.378ns (74.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.562     1.347    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDPE (Prop_fdpe_C_Q)         0.128     1.475 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.378     1.853    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X34Y52         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.829     1.738    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X34Y52         SRL16E                                       r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.128     1.610    
    SLICE_X34Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.672    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.562     1.347    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.488 r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.115     1.603    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X36Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=231, routed)         0.830     1.739    base_mb_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y51         FDPE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.392     1.347    
    SLICE_X36Y51         FDPE (Hold_fdpe_C_D)         0.071     1.418    base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X56Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y32   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X56Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y44   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y42   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y44   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y44   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X61Y41   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y41   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y49   base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y45   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X54Y46   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y39   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y38   base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.976ns  (logic 0.712ns (11.914%)  route 5.264ns (88.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.352    24.738    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.314    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.220    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X60Y41         FDCE (Setup_fdce_C_CE)      -0.295    36.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -24.738    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.976ns  (logic 0.712ns (11.914%)  route 5.264ns (88.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.352    24.738    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.314    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.220    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X60Y41         FDCE (Setup_fdce_C_CE)      -0.295    36.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -24.738    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.976ns  (logic 0.712ns (11.914%)  route 5.264ns (88.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.352    24.738    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.314    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.220    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X60Y41         FDCE (Setup_fdce_C_CE)      -0.295    36.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -24.738    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.976ns  (logic 0.712ns (11.914%)  route 5.264ns (88.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns = ( 36.647 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.352    24.738    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.314    36.647    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y41         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.220    36.867    
                         clock uncertainty           -0.035    36.832    
    SLICE_X60Y41         FDCE (Setup_fdce_C_CE)      -0.295    36.537    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.537    
                         arrival time                         -24.738    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             12.050ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.852ns  (logic 0.712ns (12.166%)  route 5.140ns (87.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 36.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.228    24.614    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X62Y40         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.445    36.778    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y40         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.220    36.998    
                         clock uncertainty           -0.035    36.962    
    SLICE_X62Y40         FDCE (Setup_fdce_C_CE)      -0.298    36.664    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.664    
                         arrival time                         -24.614    
  -------------------------------------------------------------------
                         slack                                 12.050    

Slack (MET) :             12.112ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.538ns  (logic 0.712ns (12.856%)  route 4.826ns (87.144%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 36.525 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.416    23.243    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.367 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.933    24.300    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.192    36.525    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.220    36.745    
                         clock uncertainty           -0.035    36.710    
    SLICE_X62Y44         FDCE (Setup_fdce_C_CE)      -0.298    36.412    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                         -24.300    
  -------------------------------------------------------------------
                         slack                                 12.112    

Slack (MET) :             12.112ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.538ns  (logic 0.712ns (12.856%)  route 4.826ns (87.144%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 36.525 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.416    23.243    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.367 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.933    24.300    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X62Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.192    36.525    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X62Y44         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.220    36.745    
                         clock uncertainty           -0.035    36.710    
    SLICE_X62Y44         FDCE (Setup_fdce_C_CE)      -0.298    36.412    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.412    
                         arrival time                         -24.300    
  -------------------------------------------------------------------
                         slack                                 12.112    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.705ns  (logic 0.712ns (12.481%)  route 4.993ns (87.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns = ( 36.781 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.081    24.467    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.448    36.781    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.220    37.001    
                         clock uncertainty           -0.035    36.966    
    SLICE_X63Y43         FDCE (Setup_fdce_C_CE)      -0.298    36.668    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.668    
                         arrival time                         -24.467    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.420ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.392ns  (logic 0.712ns (13.205%)  route 4.680ns (86.795%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 36.684 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.768    24.154    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y45         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.351    36.684    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y45         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.220    36.904    
                         clock uncertainty           -0.035    36.869    
    SLICE_X60Y45         FDCE (Setup_fdce_C_CE)      -0.295    36.574    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.574    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                 12.420    

Slack (MET) :             12.629ns  (required time - arrival time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.545ns  (logic 0.712ns (12.840%)  route 4.833ns (87.160%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.713ns = ( 37.046 - 33.333 ) 
    Source Clock Delay      (SCD):    2.095ns = ( 18.762 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.095    18.762    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.340    19.102 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.426    20.528    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X48Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           1.051    21.704    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X47Y51         LUT4 (Prop_lut4_I0_O)        0.124    21.828 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           1.435    23.262    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124    23.386 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.921    24.307    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.713    37.046    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y43         FDCE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.220    37.266    
                         clock uncertainty           -0.035    37.231    
    SLICE_X60Y43         FDCE (Setup_fdce_C_CE)      -0.295    36.936    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.936    
                         arrival time                         -24.307    
  -------------------------------------------------------------------
                         slack                                 12.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.197ns (32.556%)  route 0.408ns (67.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.204     1.204    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.099     1.303 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.408     1.711    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X48Y52         LUT3 (Prop_lut3_I2_O)        0.098     1.809 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X48Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.376     1.376    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X48Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.172     1.204    
    SLICE_X48Y52         FDCE (Hold_fdce_C_D)         0.071     1.275    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.157ns (25.998%)  route 0.447ns (74.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.072     1.072    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDCE (Prop_fdce_C_Q)         0.112     1.184 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.447     1.631    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X44Y52         LUT3 (Prop_lut3_I2_O)        0.045     1.676 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.676    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X44Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.246     1.246    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y52         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.174     1.072    
    SLICE_X44Y52         FDCE (Hold_fdce_C_D)         0.055     1.127    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.157ns (27.284%)  route 0.418ns (72.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns = ( 17.748 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.082    17.748    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.107    17.641    
    SLICE_X47Y51         FDCE (Hold_fdce_C_CE)       -0.075    17.566    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.566    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.576ns  (logic 0.157ns (27.272%)  route 0.419ns (72.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 17.671 - 16.667 ) 
    Source Clock Delay      (SCD):    0.883ns = ( 17.550 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.883    17.550    base_mb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X43Y51         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.112    17.662 f  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.180    17.842    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X43Y51         LUT5 (Prop_lut5_I3_O)        0.045    17.887 r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.125    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.004    17.671    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y50         FDCE                                         r  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.099    17.572    
    SLICE_X47Y50         FDCE (Hold_fdce_C_CE)       -0.075    17.497    base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.497    
                         arrival time                          18.125    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y44  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y44  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y43  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y41  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X44Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y45  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y45  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X46Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y52  base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y51  base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y44  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y44  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y44  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X62Y44  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_1_clkfb_out
  To Clock:  clk_wiz_1_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_1_clkfb_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  microblaze_0_Clk
  To Clock:  microblaze_0_Clk

Setup :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.098ns  (logic 0.419ns (5.903%)  route 6.679ns (94.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 13.393 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.548     5.495    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X41Y26         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419     5.914 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[15]/Q
                         net (fo=65, routed)          6.679    12.593    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y23         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.648    13.393    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.202    13.594    
                         clock uncertainty           -0.123    13.472    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    12.731    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_gpr_write_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.189ns (42.710%)  route 4.278ns (57.290%))
  Logic Levels:           9  (AND2B1L=1 CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns = ( 13.196 - 8.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.630     5.577    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X60Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_gpr_write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.518     6.095 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_gpr_write_addr_reg[4]/Q
                         net (fo=7, routed)           1.091     7.186    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[29]_i_6_0[0]
    SLICE_X48Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.310 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/Using_FPGA.Native_i_1__60/O
                         net (fo=1, routed)           0.000     7.310    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op1_Conflict_Stall/M1_Simple_Carry.OF_M1_Use/carry_and_i1/MUXCY_I/lopt_3
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.860 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op1_Conflict_Stall/M1_Simple_Carry.OF_M1_Use/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.860    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op1_Conflict_Stall/OF_M1_Mask_No_Stall/carry_and_i1/of_read_m1_write_op_conflict
    SLICE_X48Y36         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.600     8.460 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op1_Conflict_Stall/OF_M1_Mask_No_Stall/carry_and_i1/Using_FPGA.Native/O
                         net (fo=1, routed)           1.284     9.744    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op1_Conflict_Stall/OF_M2_Mask_Stall/carry_and_i1/MUXCY_I/of_m1_no_stall_conflict
    SLICE_X47Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.868 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Op1_Conflict_Stall/OF_M2_Mask_Stall/carry_and_i1/MUXCY_I/Using_FPGA.Native_i_1__229/O
                         net (fo=1, routed)           0.000     9.868    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/lopt_9
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.269 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_EX_FPGA.PR_EX_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.269    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/of_piperun_masked_no2
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And3/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.383    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/of_piperun_masked_no6
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And7/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.497    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/of_piperun_masked_no10
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.768 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_OF_FPGA.PR_OF_And11/carry_and_i1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=384, routed)         1.384    12.151    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X57Y38         LUT4 (Prop_lut4_I2_O)        0.373    12.524 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.519    13.044    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X57Y38         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.450    13.196    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y38         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.282    13.477    
                         clock uncertainty           -0.123    13.355    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.062    13.293    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.597ns (34.272%)  route 4.981ns (65.728%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 13.187 - 8.000 ) 
    Source Clock Delay      (SCD):    5.514ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.567     5.514    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X51Y37         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.970 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.451     7.422    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.546 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     7.546    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X50Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.079 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.079    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.196    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.313    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.430    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.547 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.547    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.664 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.664    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.896 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/ALU_I1/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=5, routed)           1.112    10.008    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_alu_result[23]
    SLICE_X57Y25         LUT6 (Prop_lut6_I4_O)        0.295    10.303 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_Ex_Result_i[6]_i_1/O
                         net (fo=4, routed)           1.270    11.573    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2_reg[6]_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.124    11.697 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[6]_i_3/O
                         net (fo=1, routed)           0.570    12.268    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[6]_i_3_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.124    12.392 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[6]_i_1/O
                         net (fo=2, routed)           0.576    12.968    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op1_reg[0][23]
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124    13.092 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op1[6]_i_1/O
                         net (fo=1, routed)           0.000    13.092    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op1_reg[0]_31[25]
    SLICE_X41Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.441    13.187    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X41Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op1_reg[6]/C
                         clock pessimism              0.282    13.468    
                         clock uncertainty           -0.123    13.346    
    SLICE_X41Y34         FDRE (Setup_fdre_C_D)        0.032    13.378    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.478ns (7.007%)  route 6.344ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.559     5.506    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X42Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.478     5.984 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[14]/Q
                         net (fo=97, routed)          6.344    12.328    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X2Y19         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.486    13.231    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.202    13.433    
                         clock uncertainty           -0.123    13.310    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.687    12.623    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 1.554ns (20.587%)  route 5.994ns (79.413%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 13.187 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.570     5.517    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X55Y41         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/Q
                         net (fo=60, routed)          0.882     6.855    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[30]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.152     7.007 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/ex_op1_cmp_eq_i_2/O
                         net (fo=15, routed)          0.907     7.914    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/ex_op1_cmp_eq_i_2_n_0
    SLICE_X55Y37         LUT5 (Prop_lut5_I0_O)        0.326     8.240 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op2[0]_i_14/O
                         net (fo=6, routed)           0.604     8.844    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_8_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.968 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_10/O
                         net (fo=8, routed)           1.037    10.005    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.129 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_8/O
                         net (fo=40, routed)          0.772    10.901    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/Using_FPGA.Native_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.025 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[17]_i_7/O
                         net (fo=14, routed)          1.092    12.117    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Op2_reg[17]
    SLICE_X53Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.241 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Op2[29]_i_6/O
                         net (fo=1, routed)           0.701    12.942    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2_reg[29]_1
    SLICE_X53Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.066 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[29]_i_1/O
                         net (fo=1, routed)           0.000    13.066    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[0]_1[2]
    SLICE_X53Y30         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.441    13.187    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X53Y30         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[29]/C
                         clock pessimism              0.282    13.468    
                         clock uncertainty           -0.123    13.346    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031    13.377    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[29]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 1.554ns (20.474%)  route 6.036ns (79.526%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 13.188 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.570     5.517    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X55Y41         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/Q
                         net (fo=60, routed)          0.882     6.855    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[30]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.152     7.007 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/ex_op1_cmp_eq_i_2/O
                         net (fo=15, routed)          0.907     7.914    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/ex_op1_cmp_eq_i_2_n_0
    SLICE_X55Y37         LUT5 (Prop_lut5_I0_O)        0.326     8.240 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op2[0]_i_14/O
                         net (fo=6, routed)           0.604     8.844    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_8_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.968 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_10/O
                         net (fo=8, routed)           1.037    10.005    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.129 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_8/O
                         net (fo=40, routed)          0.772    10.901    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/Using_FPGA.Native_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.025 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[17]_i_7/O
                         net (fo=14, routed)          0.850    11.875    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Op2_reg[17]
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.124    11.999 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Op2[25]_i_4/O
                         net (fo=1, routed)           0.984    12.983    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2_reg[25]
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.107 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[25]_i_1/O
                         net (fo=1, routed)           0.000    13.107    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[0]_1[6]
    SLICE_X52Y31         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.442    13.188    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X52Y31         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[25]/C
                         clock pessimism              0.282    13.469    
                         clock uncertainty           -0.123    13.347    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.081    13.428    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[25]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 0.419ns (6.064%)  route 6.491ns (93.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 13.388 - 8.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.548     5.495    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X41Y26         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419     5.914 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[26]/Q
                         net (fo=65, routed)          6.491    12.405    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y24         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.643    13.388    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.202    13.589    
                         clock uncertainty           -0.123    13.467    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.738    12.729    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -12.405    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 1.782ns (23.453%)  route 5.816ns (76.547%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 13.181 - 8.000 ) 
    Source Clock Delay      (SCD):    5.509ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.562     5.509    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X53Y32         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.456     5.965 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[16]/Q
                         net (fo=6, routed)           1.250     7.215    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[0]_0[15]
    SLICE_X54Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.339 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[26]_i_8/O
                         net (fo=1, routed)           0.699     8.038    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[26]_i_8_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.162 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[26]_i_6/O
                         net (fo=8, routed)           0.653     8.816    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Shift_Logic_Module_I1/Is_Equal0_out
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.150     8.966 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[29]_i_11/O
                         net (fo=2, routed)           1.057    10.023    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[29]_i_11_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I0_O)        0.354    10.377 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[30]_i_7/O
                         net (fo=2, routed)           0.452    10.829    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op1_reg[8]_1
    SLICE_X59Y24         LUT6 (Prop_lut6_I3_O)        0.326    11.155 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/m0_Ex_Result_i[30]_i_4/O
                         net (fo=1, routed)           0.629    11.784    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_Ex_Result_i_reg[30]_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.908 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_Ex_Result_i[30]_i_1/O
                         net (fo=3, routed)           1.075    12.983    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op3_reg[29]_2[0]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op3[30]_i_1/O
                         net (fo=1, routed)           0.000    13.107    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op3_reg[0]_1[1]
    SLICE_X52Y25         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.435    13.181    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X52Y25         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op3_reg[30]/C
                         clock pessimism              0.296    13.476    
                         clock uncertainty           -0.123    13.354    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)        0.081    13.435    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op3_reg[30]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 1.554ns (20.639%)  route 5.976ns (79.361%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 13.186 - 8.000 ) 
    Source Clock Delay      (SCD):    5.517ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.570     5.517    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Clk
    SLICE_X55Y41         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.456     5.973 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/cur_data_i_reg[30]/Q
                         net (fo=60, routed)          0.882     6.855    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/Q[30]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.152     7.007 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/ex_op1_cmp_eq_i_2/O
                         net (fo=15, routed)          0.907     7.914    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/ex_op1_cmp_eq_i_2_n_0
    SLICE_X55Y37         LUT5 (Prop_lut5_I0_O)        0.326     8.240 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/INSTR_BUFFER_I1/EX_Op2[0]_i_14/O
                         net (fo=6, routed)           0.604     8.844    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_8_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I0_O)        0.124     8.968 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_10/O
                         net (fo=8, routed)           1.037    10.005    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_10_n_0
    SLICE_X57Y33         LUT5 (Prop_lut5_I0_O)        0.124    10.129 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[0]_i_8/O
                         net (fo=40, routed)          0.772    10.901    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/Using_FPGA.Native_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.025 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[17]_i_7/O
                         net (fo=14, routed)          0.988    12.013    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Op2_reg[17]
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.124    12.137 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Op2[30]_i_5/O
                         net (fo=1, routed)           0.786    12.923    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2_reg[30]_1
    SLICE_X53Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.047 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Op2[30]_i_1/O
                         net (fo=1, routed)           0.000    13.047    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[0]_1[1]
    SLICE_X53Y28         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.440    13.186    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X53Y28         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[30]/C
                         clock pessimism              0.282    13.467    
                         clock uncertainty           -0.123    13.345    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    13.376    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Op2_reg[30]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_raw_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Branch_CMP_Op1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (microblaze_0_Clk rise@8.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 1.200ns (16.290%)  route 6.166ns (83.710%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 13.186 - 8.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.235ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.107    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.195 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.851    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.947 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.629     5.576    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Clk
    SLICE_X61Y33         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_raw_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456     6.032 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_raw_valid_reg/Q
                         net (fo=15, routed)          0.829     6.861    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_GPR_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/EX_Op3[0]_i_14
    SLICE_X59Y35         LUT2 (Prop_lut2_I1_O)        0.124     6.985 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_GPR_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/EX_Branch_CMP_Op1[29]_i_10/O
                         net (fo=2, routed)           0.679     7.664    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/A3_out
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.788 f  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[29]_i_5/O
                         net (fo=5, routed)           1.240     9.028    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[29]_i_5_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.124     9.152 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[29]_i_8/O
                         net (fo=32, routed)          1.131    10.283    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Branch_CMP_Op1_reg[29]_0
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.124    10.407 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Data_Flow_Logic_I1/EX_Branch_CMP_Op1[22]_i_4/O
                         net (fo=1, routed)           0.667    11.074    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1_reg[22]_0
    SLICE_X52Y24         LUT5 (Prop_lut5_I4_O)        0.124    11.198 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[22]_i_3/O
                         net (fo=1, routed)           0.747    11.945    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[22]_i_3_n_0
    SLICE_X53Y30         LUT5 (Prop_lut5_I3_O)        0.124    12.069 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PREFETCH_BUFFER_I1/PREDECODE_BUFFER_I1/EX_Branch_CMP_Op1[22]_i_1/O
                         net (fo=2, routed)           0.874    12.943    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Branch_CMP_Op1_reg[0]_1[9]
    SLICE_X44Y32         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Branch_CMP_Op1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      8.000     8.000 r  
    R2                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     8.814 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.995    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.078 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    11.654    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.745 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        1.440    13.186    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/Clk
    SLICE_X44Y32         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Branch_CMP_Op1_reg[22]/C
                         clock pessimism              0.282    13.467    
                         clock uncertainty           -0.123    13.345    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.067    13.278    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Operand_Select_I1/EX_Branch_CMP_Op1_reg[22]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  0.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.231%)  route 0.192ns (50.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.556     1.892    base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X36Y18         FDRE                                         r  base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.141     2.033 r  base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/Q
                         net (fo=2, routed)           0.192     2.225    base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[0]
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.045     2.270 r  base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.270    base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[11]
    SLICE_X35Y19         FDRE                                         r  base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.821     2.279    base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X35Y19         FDRE                                         r  base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
                         clock pessimism             -0.127     2.152    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.092     2.244    base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.225%)  route 0.190ns (59.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.559     1.895    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X37Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.128     2.023 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[0]/Q
                         net (fo=1, routed)           0.190     2.213    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i[0]
    SLICE_X31Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.827     2.285    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X31Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[0]/C
                         clock pessimism             -0.127     2.158    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.022     2.180    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/WB_DataBus_Addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.373%)  route 0.226ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.559     1.895    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X32Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[5]/Q
                         net (fo=1, routed)           0.226     2.263    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR[5]
    SLICE_X37Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.827     2.285    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X37Y36         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[5]/C
                         clock pessimism             -0.127     2.158    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.070     2.228    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.373%)  route 0.226ns (61.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.555     1.891    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X32Y30         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     2.032 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR_reg[2]/Q
                         net (fo=1, routed)           0.226     2.259    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR[2]
    SLICE_X37Y30         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.822     2.280    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X37Y30         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[2]/C
                         clock pessimism             -0.127     2.153    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070     2.223    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.384%)  route 0.226ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.556     1.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X32Y31         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     2.033 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[16]/Q
                         net (fo=1, routed)           0.226     2.260    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR[16]
    SLICE_X36Y33         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.825     2.283    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X36Y33         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[16]/C
                         clock pessimism             -0.127     2.156    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.066     2.222    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.348%)  route 0.227ns (61.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.554     1.890    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X36Y29         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     2.031 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[12]/Q
                         net (fo=2, routed)           0.227     2.258    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/if3_addr_i_reg[0]_0[12]
    SLICE_X33Y27         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.819     2.277    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X33Y27         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[19]/C
                         clock pessimism             -0.127     2.150    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.070     2.220    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.893%)  route 0.231ns (62.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.556     1.892    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X32Y31         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     2.033 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR_reg[18]/Q
                         net (fo=1, routed)           0.231     2.264    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_EAR[18]
    SLICE_X36Y28         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.820     2.278    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X36Y28         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[18]/C
                         clock pessimism             -0.127     2.151    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.070     2.221    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_EAR_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m3_PC_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.526%)  route 0.235ns (62.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.559     1.895    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Clk
    SLICE_X37Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m3_PC_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/m3_PC_i_reg[16]/Q
                         net (fo=5, routed)           0.235     2.271    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[0]_2[15]
    SLICE_X30Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.827     2.285    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X30Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[16]/C
                         clock pessimism             -0.127     2.158    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.063     2.221    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/wb_PC_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.244%)  route 0.238ns (62.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.559     1.895    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X28Y35         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141     2.036 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR_reg[14]/Q
                         net (fo=1, routed)           0.238     2.274    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/current_BTR[14]
    SLICE_X36Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.826     2.284    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/Clk
    SLICE_X36Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[14]/C
                         clock pessimism             -0.127     2.157    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.066     2.223    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/M3_BTR_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by microblaze_0_Clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (microblaze_0_Clk rise@0.000ns - microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.326%)  route 0.247ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.810 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.311    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.554     1.890    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Clk
    SLICE_X36Y29         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     2.031 r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[21]/Q
                         net (fo=2, routed)           0.247     2.278    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/if3_addr_i_reg[0]_0[21]
    SLICE_X31Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    base_mb_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  base_mb_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.831    base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.884 r  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.430    base_mb_i/clk_wiz_1/inst/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.459 r  base_mb_i/clk_wiz_1/inst/clk_out1_BUFG_inst/O
                         net (fo=3385, routed)        0.826     2.284    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/Clk
    SLICE_X31Y34         FDRE                                         r  base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[10]/C
                         clock pessimism             -0.127     2.157    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.070     2.227    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m3_databus_addr_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         microblaze_0_Clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y9     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y9     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8     base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/PC_MODULE_I1/Use_BTC.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y6     base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y6     base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y18    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y18    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y14    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y14    base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  base_mb_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y32    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y27    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y27    base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Register_File_I1/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y43    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y44    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X42Y44    base_mb_i/microblaze_0/U0/PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_24_29/RAMA_D1/CLK



