/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera  -prodtype  synplify_premier  -encrypt  -pro  -rundir  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1   -part EP4CE6EA22-7    -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 0 -RWCheckOnRam 1 -summaryfile /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synlog/report/proj_1_fpga_mapper.xml -merge_inferred_clocks 0  -map  -licensetype  synplifypremierdp  -flow mapping  -mp  4  -prjfile  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/scratchproject.prs  -implementation  rev_1  -multisrs  -vqm41  -ovqm  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.vqm   -autoconstraint  -freq 1.000   /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synwork/proj_1_prem.srd  -sap  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.sap  -otap  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.tap  -omap  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.map  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -sap  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.sap  -ologparam  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/syntmp/proj_1.plg  -osyn  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/proj_1.srm  -prjdir  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/  -prjname  proj_1  -log  /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synlog/proj_1_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera -prodtype synplify_premier -encrypt -pro -rundir ../../rev_1 -part EP4CE6EA22-7 -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 0 -RWCheckOnRam 1 -summaryfile ../synlog/report/proj_1_fpga_mapper.xml -merge_inferred_clocks 0 -map -licensetype synplifypremierdp -flow mapping -mp 4 -prjfile ../scratchproject.prs -implementation rev_1 -multisrs -vqm41 -ovqm ../proj_1.vqm -autoconstraint -freq 1.000 ../synwork/proj_1_prem.srd -sap ../proj_1.sap -otap ../proj_1.tap -omap ../proj_1.map -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -sap ../proj_1.sap -ologparam proj_1.plg -osyn ../proj_1.srm -prjdir ../../ -prjname proj_1 -log ../synlog/proj_1_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:5
file:../scratchproject.prs|io:o|time:1709330109|size:2305|exec:0|csum:
file:../proj_1.vqm|io:o|time:1709330118|size:860083|exec:0|csum:
file:../synwork/proj_1_prem.srd|io:i|time:1709330114|size:97761|exec:0|csum:6DDDD6540026B0188990B980EA68419E
file:../proj_1.sap|io:o|time:1709330114|size:1055|exec:0|csum:
file:../proj_1.tap|io:o|time:0|size:-1|exec:0|csum:
file:../proj_1.map|io:o|time:1709330118|size:27|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|io:i|time:1543381840|size:248626|exec:0|csum:B7FC851277DB49C2CA5F418047EB2E4F
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:../proj_1.sap|io:o|time:1709330114|size:1055|exec:0|csum:
file:proj_1.plg|io:o|time:1709330118|size:507|exec:0|csum:
file:../proj_1.srm|io:o|time:1709330118|size:49904|exec:0|csum:
file:../synlog/proj_1_fpga_mapper.srr|io:o|time:1709330118|size:214545|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/m_altera|io:i|time:1543382473|size:31613712|exec:1|csum:5FBEB6EEDF3364EAF4B7F14711D19D39
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera|io:i|time:1543381999|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
