Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 18 19:46:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   248 |
|    Minimum number of control sets                        |   248 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   248 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   228 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             467 |          104 |
| Yes          | No                    | No                     |            7027 |         1663 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm1/fsm1_write_en                 |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                 |                   |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                 |                   |                2 |              2 |
|  clk         | fsm8/fsm8_write_en                 |                   |                1 |              3 |
|  clk         | fsm5/fsm5_write_en                 |                   |                1 |              3 |
|  clk         | fsm0/fsm0_write_en                 |                   |                1 |              3 |
|  clk         | fsm4/fsm4_write_en                 |                   |                3 |              3 |
|  clk         | fsm3/fsm3_write_en                 |                   |                2 |              3 |
|  clk         | fsm2/fsm2_write_en                 |                   |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                 |                   |                1 |              3 |
|  clk         | fsm10/out_reg[1]_0[0]              |                   |                2 |              4 |
|  clk         | fsm7/E[0]                          |                   |                2 |              4 |
|  clk         | fsm7/j_0_write_en                  | fsm7/done_reg     |                1 |              4 |
|  clk         | fsm10/out_reg[1]_1[0]              |                   |                2 |              4 |
|  clk         | fsm9/E[0]                          |                   |                3 |              4 |
|  clk         | fsm10/E[0]                         |                   |                2 |              4 |
|  clk         | fsm10/fsm10_write_en               |                   |                3 |              4 |
|  clk         | fsm6/k0_write_en                   | fsm6/out_reg[0]_4 |                1 |              4 |
|  clk         | fsm1/j00_write_en                  | fsm1/out_reg[0]_3 |                2 |              4 |
|  clk         |                                    | fsm5/out_reg[1]_0 |                6 |              8 |
|  clk         | fsm9/out_reg[2]_4                  |                   |               27 |             32 |
|  clk         | fsm9/out_reg[2]_7                  |                   |               30 |             32 |
|  clk         | fsm9/out_reg[2]_6                  |                   |               32 |             32 |
|  clk         | fsm9/out_reg[2]_5                  |                   |               29 |             32 |
|  clk         | fsm9/out_reg[3]_10                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[2]_3                  |                   |               27 |             32 |
|  clk         | fsm9/out_reg[2]_2                  |                   |               27 |             32 |
|  clk         | fsm9/out_reg[2]_1                  |                   |               28 |             32 |
|  clk         | fsm9/out_reg[2]_0                  |                   |               29 |             32 |
|  clk         | fsm9/out_reg[3]_0                  |                   |               32 |             32 |
|  clk         | fsm9/out_reg[3]_1                  |                   |               31 |             32 |
|  clk         | fsm9/out_reg[1]_5                  |                   |               29 |             32 |
|  clk         | fsm9/out_reg[3]_11                 |                   |               30 |             32 |
|  clk         | fsm9/out_reg[3]_12                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[3]_13                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[3]_14                 |                   |               29 |             32 |
|  clk         | fsm9/out_reg[3]_15                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[3]_16                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_13                 |                   |               26 |             32 |
|  clk         | fsm9/out_reg[0]_28                 |                   |               24 |             32 |
|  clk         | fsm9/out_reg[0]_29                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_30                 |                   |               31 |             32 |
|  clk         | fsm9/out_reg[0]_31                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_32                 |                   |               29 |             32 |
|  clk         | fsm9/out_reg[0]_33                 |                   |               26 |             32 |
|  clk         | fsm9/out_reg[0]_34                 |                   |               29 |             32 |
|  clk         | fsm9/out_reg[0]_7                  |                   |               29 |             32 |
|  clk         | fsm9/out_reg[0]_8                  |                   |               30 |             32 |
|  clk         | fsm9/out_reg[0]_9                  |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_1                  |                   |               25 |             32 |
|  clk         | fsm9/out_reg[1]_10                 |                   |               29 |             32 |
|  clk         | fsm9/out_reg[1]_11                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[1]_12                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[1]_9                  |                   |               27 |             32 |
|  clk         | fsm9/out_reg[1]_14                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[1]_15                 |                   |               29 |             32 |
|  clk         | fsm9/out_reg[1]_16                 |                   |               29 |             32 |
|  clk         | fsm9/out_reg[1]_17                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_18                 |                   |               26 |             32 |
|  clk         | fsm9/out_reg[1]_19                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_2                  |                   |               31 |             32 |
|  clk         | fsm9/out_reg[1]_20                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_3                  |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_4                  |                   |               25 |             32 |
|  clk         | fsm9/out_reg[3]_18                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[1]_6                  |                   |               31 |             32 |
|  clk         | fsm9/out_reg[1]_7                  |                   |               28 |             32 |
|  clk         | fsm9/out_reg[1]_8                  |                   |               27 |             32 |
|  clk         | i01/out_reg[2]_17                  |                   |               29 |             32 |
|  clk         | i01/out_reg[2]_7                   |                   |               27 |             32 |
|  clk         | i01/out_reg[2]_6                   |                   |               29 |             32 |
|  clk         | i01/out_reg[2]_5                   |                   |               29 |             32 |
|  clk         | i01/out_reg[2]_4                   |                   |               30 |             32 |
|  clk         | i01/out_reg[2]_3                   |                   |               26 |             32 |
|  clk         | i01/out_reg[2]_2                   |                   |               29 |             32 |
|  clk         | i01/out_reg[2]_19                  |                   |               26 |             32 |
|  clk         | i01/out_reg[2]_18                  |                   |               26 |             32 |
|  clk         | i01/out_reg[2]_8                   |                   |               30 |             32 |
|  clk         | i01/out_reg[2]_16                  |                   |               28 |             32 |
|  clk         | i01/out_reg[2]_15                  |                   |               24 |             32 |
|  clk         | i01/out_reg[2]_14                  |                   |               26 |             32 |
|  clk         | i01/out_reg[2]_13                  |                   |               28 |             32 |
|  clk         | i01/out_reg[2]_12                  |                   |               27 |             32 |
|  clk         | i01/out_reg[2]_11                  |                   |               29 |             32 |
|  clk         | i01/out_reg[2]_10                  |                   |               30 |             32 |
|  clk         | i01/out_reg[2]_1                   |                   |               27 |             32 |
|  clk         | i01/out_reg[2]_9                   |                   |               28 |             32 |
|  clk         | i01/out_reg[3]_1                   |                   |               27 |             32 |
|  clk         | i01/out_reg[3]_2                   |                   |               27 |             32 |
|  clk         | i01/out_reg[3]_3                   |                   |               28 |             32 |
|  clk         | i01/out_reg[3]_4                   |                   |               28 |             32 |
|  clk         | i01/out_reg[3]_5                   |                   |               30 |             32 |
|  clk         | i01/out_reg[3]_6                   |                   |               31 |             32 |
|  clk         | i01/out_reg[3]_7                   |                   |               29 |             32 |
|  clk         | i01/out_reg[3]_8                   |                   |               28 |             32 |
|  clk         | par_done_reg10/A_read0_00_write_en |                   |               18 |             32 |
|  clk         | par_done_reg11/A_read0_10_write_en |                   |                9 |             32 |
|  clk         | par_done_reg6/A_j2_k_00_write_en   |                   |               14 |             32 |
|  clk         | par_done_reg7/A_j2_k_10_write_en   |                   |               11 |             32 |
|  clk         | par_done_reg8/B_read0_00_write_en  |                   |                9 |             32 |
|  clk         | par_done_reg9/B_read0_10_write_en  |                   |               12 |             32 |
|  clk         | fsm9/out_reg[3]_7                  |                   |               26 |             32 |
|  clk         | i01/out_reg[0]_2                   |                   |               29 |             32 |
|  clk         | i01/out_reg[0]_11                  |                   |               27 |             32 |
|  clk         | i01/out_reg[0]_10                  |                   |               30 |             32 |
|  clk         | i01/out_reg[0]_1                   |                   |               29 |             32 |
|  clk         | i01/out_reg[0]_0                   |                   |               30 |             32 |
|  clk         | fsm9/done_reg_1[0]                 |                   |               18 |             32 |
|  clk         | fsm9/out_reg[3]_9                  |                   |               26 |             32 |
|  clk         | fsm9/out_reg[3]_8                  |                   |               27 |             32 |
|  clk         | i01/out_reg[0]_3                   |                   |               26 |             32 |
|  clk         | fsm9/out_reg[3]_6                  |                   |               27 |             32 |
|  clk         | fsm9/out_reg[3]_5                  |                   |               30 |             32 |
|  clk         | fsm9/out_reg[3]_4                  |                   |               30 |             32 |
|  clk         | fsm9/out_reg[3]_3                  |                   |               32 |             32 |
|  clk         | fsm9/out_reg[3]_2                  |                   |               30 |             32 |
|  clk         | fsm9/out_reg[3]_19                 |                   |               30 |             32 |
|  clk         | fsm9/out_reg[0]_18                 |                   |               30 |             32 |
|  clk         | fsm9/out_reg[3]_17                 |                   |               26 |             32 |
|  clk         | i01/out_reg[0]_4                   |                   |               29 |             32 |
|  clk         | i01/out_reg[0]_5                   |                   |               25 |             32 |
|  clk         | i01/out_reg[0]_6                   |                   |               30 |             32 |
|  clk         | i01/out_reg[0]_7                   |                   |               28 |             32 |
|  clk         | i01/out_reg[0]_8                   |                   |               30 |             32 |
|  clk         | i01/out_reg[0]_9                   |                   |               27 |             32 |
|  clk         | i01/out_reg[1]_0                   |                   |               28 |             32 |
|  clk         | i01/out_reg[1]_1                   |                   |               29 |             32 |
|  clk         | i01/out_reg[1]_2                   |                   |               28 |             32 |
|  clk         | i01/out_reg[1]_3                   |                   |               24 |             32 |
|  clk         | i01/out_reg[1]_4                   |                   |               28 |             32 |
|  clk         | i01/out_reg[1]_5                   |                   |               26 |             32 |
|  clk         | i01/out_reg[1]_6                   |                   |               30 |             32 |
|  clk         | i01/out_reg[1]_7                   |                   |               27 |             32 |
|  clk         | i01/out_reg[2]_0                   |                   |               29 |             32 |
|  clk         | A0_1/mem[8][0][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[1][1][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[1][0][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[11][3][31]_i_1_n_0        |                   |               30 |             32 |
|  clk         | A0_1/mem[11][2][31]_i_1_n_0        |                   |               30 |             32 |
|  clk         | A0_1/mem[11][1][31]_i_1_n_0        |                   |               30 |             32 |
|  clk         | A0_1/mem[0][0][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[9][2][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[9][1][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[9][0][31]_i_1_n_0         |                   |               32 |             32 |
|  clk         | A0_1/mem[9][3][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[8][3][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[8][2][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[8][1][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[1][2][31]_i_1_n_0         |                   |               28 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe8/bin_read8_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                   |                7 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                   |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                   |               12 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                   |               10 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en    |                   |               11 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en    |                   |                8 |             32 |
|  clk         | A0_1/mem[11][0][31]_i_1_n_0        |                   |               30 |             32 |
|  clk         | A0_1/mem[10][3][31]_i_1_n_0        |                   |               30 |             32 |
|  clk         | A0_1/mem[10][2][31]_i_1_n_0        |                   |               32 |             32 |
|  clk         | A0_1/mem[4][3][31]_i_1_n_0         |                   |               32 |             32 |
|  clk         | A0_1/mem[7][3][31]_i_1_n_0         |                   |               32 |             32 |
|  clk         | A0_1/mem[7][2][31]_i_1_n_0         |                   |               27 |             32 |
|  clk         | A0_1/mem[7][1][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[7][0][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[6][3][31]_i_1_n_0         |                   |               32 |             32 |
|  clk         | A0_1/mem[6][2][31]_i_1_n_0         |                   |               27 |             32 |
|  clk         | A0_1/mem[6][1][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[6][0][31]_i_1_n_0         |                   |               28 |             32 |
|  clk         | A0_1/mem[5][3][31]_i_1_n_0         |                   |               32 |             32 |
|  clk         | A0_1/mem[5][2][31]_i_1_n_0         |                   |               28 |             32 |
|  clk         | A0_1/mem[5][1][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[5][0][31]_i_1_n_0         |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_26                 |                   |               30 |             32 |
|  clk         | A0_1/mem[4][2][31]_i_1_n_0         |                   |               28 |             32 |
|  clk         | A0_1/mem[4][1][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[4][0][31]_i_1_n_0         |                   |               28 |             32 |
|  clk         | A0_1/mem[3][3][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[3][2][31]_i_1_n_0         |                   |               27 |             32 |
|  clk         | A0_1/mem[3][1][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[3][0][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[2][3][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[2][2][31]_i_1_n_0         |                   |               27 |             32 |
|  clk         | A0_1/mem[2][1][31]_i_1_n_0         |                   |               29 |             32 |
|  clk         | A0_1/mem[2][0][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[1][3][31]_i_1_n_0         |                   |               31 |             32 |
|  clk         | fsm9/out_reg[0]_13                 |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_6                  |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_7                  |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_9                  |                   |               25 |             32 |
|  clk         | fsm5/out_reg[3]                    |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_0                  |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_1                  |                   |               32 |             32 |
|  clk         | fsm5/out_reg[3]_2                  |                   |               25 |             32 |
|  clk         | fsm5/t_00_write_en                 |                   |                4 |             32 |
|  clk         | fsm5/t_10_write_en                 |                   |                4 |             32 |
|  clk         | fsm9/out_reg[0]_10                 |                   |               26 |             32 |
|  clk         | fsm9/out_reg[0]_11                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[0]_12                 |                   |               31 |             32 |
|  clk         | A0_1/mem[10][0][31]_i_1_n_0        |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_14                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_15                 |                   |               25 |             32 |
|  clk         | fsm9/out_reg[0]_16                 |                   |               31 |             32 |
|  clk         | fsm9/out_reg[0]_17                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_19                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[0]_20                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[0]_21                 |                   |               30 |             32 |
|  clk         | fsm9/out_reg[0]_22                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_23                 |                   |               30 |             32 |
|  clk         | fsm9/out_reg[0]_24                 |                   |               28 |             32 |
|  clk         | fsm9/out_reg[0]_25                 |                   |               27 |             32 |
|  clk         | fsm9/out_reg[0]_27                 |                   |               29 |             32 |
|  clk         | fsm5/out_reg[2]_4                  |                   |               30 |             32 |
|  clk         | A0_1/mem[10][1][31]_i_1_n_0        |                   |               29 |             32 |
|  clk         | A0_1/mem[0][3][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A0_1/mem[0][2][31]_i_1_n_0         |                   |               27 |             32 |
|  clk         | A0_1/mem[0][1][31]_i_1_n_0         |                   |               30 |             32 |
|  clk         | A_sh_read0_0/A_sh_read0_0_write_en |                   |               10 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en        |                   |               14 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en        |                   |               11 |             32 |
|  clk         | fsm10/alpha__0_write_en            |                   |                7 |             32 |
|  clk         | fsm5/out_reg[2]_5                  |                   |               28 |             32 |
|  clk         | fsm10/beta__0_write_en             |                   |               10 |             32 |
|  clk         | fsm2/C_i_j_0_write_en              |                   |               15 |             32 |
|  clk         | fsm5/B_i_k_00_write_en             |                   |               10 |             32 |
|  clk         | fsm5/out_reg[0]_10                 |                   |               28 |             32 |
|  clk         | fsm5/out_reg[2]_3                  |                   |               25 |             32 |
|  clk         | fsm5/out_reg[2]_11                 |                   |               27 |             32 |
|  clk         | fsm5/out_reg[2]_10                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[1]_9                  |                   |               26 |             32 |
|  clk         | fsm5/out_reg[1]_8                  |                   |               31 |             32 |
|  clk         | fsm5/out_reg[1]_7                  |                   |               29 |             32 |
|  clk         | fsm5/out_reg[1]_10                 |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_9                  |                   |               30 |             32 |
|  clk         | fsm5/out_reg[0]_8                  |                   |               26 |             32 |
|  clk         | fsm5/out_reg[0]_11                 |                   |               26 |             32 |
|  clk         | fsm5/B_i_k_10_write_en             |                   |               15 |             32 |
|  clk         |                                    | fsm2/RSTP         |               10 |             51 |
|  clk         |                                    | fsm3/RSTP         |               13 |             51 |
|  clk         |                                    | fsm3/done_reg     |               12 |             51 |
|  clk         |                                    | fsm3/done_reg_0   |               10 |             51 |
|  clk         |                                    | fsm3/done_reg_1   |               10 |             51 |
|  clk         |                                    | fsm4/RSTP         |               11 |             51 |
|  clk         |                                    | fsm4/done_reg     |               10 |             51 |
|  clk         |                                    | fsm4/done_reg_0   |               14 |             51 |
|  clk         |                                    | fsm4/done_reg_1   |               19 |             51 |
|  clk         |                                    |                   |               53 |            114 |
+--------------+------------------------------------+-------------------+------------------+----------------+


