\hypertarget{group___t_i_m___clear_input___source}{}\doxysection{TIM Clear Input Source}
\label{group___t_i_m___clear_input___source}\index{TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_ga48c5312aecd377fab00d62e9b4169e9e}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+NONE}}~0x\+FFFFFFFFU
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+ETR}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_ga410b1d2f92589c595db4ca0f3bdabbd7}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_gadd9d0b211175de8477198028fdd46f4e}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c62ca2909442e1ff8a387f02e7dd63}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_ga67ab66b25cfb63b7620c6e6cd53a41b7}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a3bf7d695fcdbbe816687c5d888c71}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_ga076aca3bd59406ba0122b7bc4b0cf76a}{TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a3bf7d695fcdbbe816687c5d888c71}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c62ca2909442e1ff8a387f02e7dd63}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___clear_input___source_ga410b1d2f92589c595db4ca0f3bdabbd7}\label{group___t_i_m___clear_input___source_ga410b1d2f92589c595db4ca0f3bdabbd7}} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_COMP1@{TIM\_CLEARINPUTSOURCE\_COMP1}}
\index{TIM\_CLEARINPUTSOURCE\_COMP1@{TIM\_CLEARINPUTSOURCE\_COMP1}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_COMP1}{TIM\_CLEARINPUTSOURCE\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP1~0x00000000U}

OCREF\+\_\+\+CLR\+\_\+\+INT is connected to COMP1 output \mbox{\Hypertarget{group___t_i_m___clear_input___source_gadd9d0b211175de8477198028fdd46f4e}\label{group___t_i_m___clear_input___source_gadd9d0b211175de8477198028fdd46f4e}} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_COMP2@{TIM\_CLEARINPUTSOURCE\_COMP2}}
\index{TIM\_CLEARINPUTSOURCE\_COMP2@{TIM\_CLEARINPUTSOURCE\_COMP2}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_COMP2}{TIM\_CLEARINPUTSOURCE\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c62ca2909442e1ff8a387f02e7dd63}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+0}}}

OCREF\+\_\+\+CLR\+\_\+\+INT is connected to COMP2 output \mbox{\Hypertarget{group___t_i_m___clear_input___source_ga67ab66b25cfb63b7620c6e6cd53a41b7}\label{group___t_i_m___clear_input___source_ga67ab66b25cfb63b7620c6e6cd53a41b7}} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_COMP3@{TIM\_CLEARINPUTSOURCE\_COMP3}}
\index{TIM\_CLEARINPUTSOURCE\_COMP3@{TIM\_CLEARINPUTSOURCE\_COMP3}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_COMP3}{TIM\_CLEARINPUTSOURCE\_COMP3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a3bf7d695fcdbbe816687c5d888c71}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+1}}}

OCREF\+\_\+\+CLR\+\_\+\+INT is connected to COMP3 output \mbox{\Hypertarget{group___t_i_m___clear_input___source_ga076aca3bd59406ba0122b7bc4b0cf76a}\label{group___t_i_m___clear_input___source_ga076aca3bd59406ba0122b7bc4b0cf76a}} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_COMP4@{TIM\_CLEARINPUTSOURCE\_COMP4}}
\index{TIM\_CLEARINPUTSOURCE\_COMP4@{TIM\_CLEARINPUTSOURCE\_COMP4}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_COMP4}{TIM\_CLEARINPUTSOURCE\_COMP4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+COMP4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a3bf7d695fcdbbe816687c5d888c71}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c62ca2909442e1ff8a387f02e7dd63}{TIM1\+\_\+\+AF2\+\_\+\+OCRSEL\+\_\+0}})}

OCREF\+\_\+\+CLR\+\_\+\+INT is connected to COMP4 output \mbox{\Hypertarget{group___t_i_m___clear_input___source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}\label{group___t_i_m___clear_input___source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_ETR@{TIM\_CLEARINPUTSOURCE\_ETR}}
\index{TIM\_CLEARINPUTSOURCE\_ETR@{TIM\_CLEARINPUTSOURCE\_ETR}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_ETR}{TIM\_CLEARINPUTSOURCE\_ETR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+ETR~0x00000001U}

OCREF\+\_\+\+CLR is connected to ETRF input \mbox{\Hypertarget{group___t_i_m___clear_input___source_ga48c5312aecd377fab00d62e9b4169e9e}\label{group___t_i_m___clear_input___source_ga48c5312aecd377fab00d62e9b4169e9e}} 
\index{TIM Clear Input Source@{TIM Clear Input Source}!TIM\_CLEARINPUTSOURCE\_NONE@{TIM\_CLEARINPUTSOURCE\_NONE}}
\index{TIM\_CLEARINPUTSOURCE\_NONE@{TIM\_CLEARINPUTSOURCE\_NONE}!TIM Clear Input Source@{TIM Clear Input Source}}
\doxysubsubsection{\texorpdfstring{TIM\_CLEARINPUTSOURCE\_NONE}{TIM\_CLEARINPUTSOURCE\_NONE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+NONE~0x\+FFFFFFFFU}

OCREF\+\_\+\+CLR is disabled 