Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Jan 14 16:48:21 2025
| Host              : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file D_divisor_wrapper_timing_summary_routed.rpt -pb D_divisor_wrapper_timing_summary_routed.pb -rpx D_divisor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : D_divisor_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -3  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  361         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (658)
5. checking no_input_delay (67)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (361)
--------------------------
 There are 361 register/latch pins with no clock driven by root clock pin: ap_clk_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (658)
--------------------------------------------------
 There are 658 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  691          inf        0.000                      0                  691           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           691 Endpoints
Min Delay           691 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_res[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.331ns  (logic 1.124ns (33.740%)  route 2.207ns (66.260%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y273        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[13]/C
    SLICE_X66Y273        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[13]/Q
                         net (fo=1, routed)           2.207     2.277    o_res_OBUF[13]
    AP4                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.054     3.331 r  o_res_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.331    o_res[13]
    AP4                                                               r  o_res[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_res[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.196ns  (logic 1.096ns (34.298%)  route 2.100ns (65.702%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y274        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[21]/C
    SLICE_X66Y274        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.070     0.070 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[21]/Q
                         net (fo=1, routed)           2.100     2.170    o_res_OBUF[21]
    AT5                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.026     3.196 r  o_res_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.196    o_res[21]
    AT5                                                               r  o_res[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.627ns (22.799%)  route 2.123ns (77.201%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.074     2.568    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X66Y283        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.133     2.701 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[10]_i_1/O
                         net (fo=1, routed)           0.049     2.750    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[10]
    SLICE_X66Y283        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.746ns  (logic 0.627ns (22.829%)  route 2.119ns (77.171%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.048     2.542    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X67Y277        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.133     2.675 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[20]_i_1/O
                         net (fo=1, routed)           0.071     2.746    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[20]
    SLICE_X67Y277        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.725ns  (logic 0.608ns (22.311%)  route 2.117ns (77.689%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.068     2.562    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X66Y283        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.114     2.676 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[28]_i_1/O
                         net (fo=1, routed)           0.049     2.725    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[28]
    SLICE_X66Y283        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.724ns  (logic 0.635ns (23.311%)  route 2.089ns (76.689%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.074     2.568    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X66Y283        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.141     2.709 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[11]_i_1/O
                         net (fo=1, routed)           0.015     2.724    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[11]
    SLICE_X66Y283        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 0.634ns (23.365%)  route 2.079ns (76.635%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.048     2.542    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X67Y277        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.140     2.682 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[21]_i_1/O
                         net (fo=1, routed)           0.031     2.713    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[21]
    SLICE_X67Y277        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.707ns  (logic 0.609ns (22.493%)  route 2.098ns (77.507%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.045     2.539    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X67Y277        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     2.654 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[30]_i_1/O
                         net (fo=1, routed)           0.053     2.707    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[30]
    SLICE_X67Y277        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c_b_ap_vld
                            (input port)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.702ns  (logic 0.617ns (22.834%)  route 2.085ns (77.166%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  c_b_ap_vld (IN)
                         net (fo=0)                   0.000     0.000    c_b_ap_vld_IBUF_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  c_b_ap_vld_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    c_b_ap_vld_IBUF_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  c_b_ap_vld_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=68, routed)          2.068     2.562    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_ap_vld
    SLICE_X66Y283        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.123     2.685 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0[29]_i_1/O
                         net (fo=1, routed)           0.017     2.702    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/b_in_sig[29]
    SLICE_X66Y283        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/divisor0_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_res[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.697ns  (logic 1.096ns (40.647%)  route 1.601ns (59.353%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y274        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[20]/C
    SLICE_X66Y274        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     0.070 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/quot_reg[20]/Q
                         net (fo=1, routed)           1.601     1.671    o_res_OBUF[20]
    AT6                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.026     2.697 r  o_res_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.697    o_res[20]
    AT6                                                               r  o_res[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y276        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[27]/C
    SLICE_X66Y276        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[27]/Q
                         net (fo=1, routed)           0.033     0.072    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg_n_0_[27]
    SLICE_X66Y276        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/r_stage_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y278        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[19]/C
    SLICE_X66Y278        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[19]/Q
                         net (fo=2, routed)           0.027     0.066    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[19]
    SLICE_X66Y278        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.086 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[20]_i_1/O
                         net (fo=1, routed)           0.006     0.092    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[20]_i_1_n_0
    SLICE_X66Y278        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.059ns (63.658%)  route 0.034ns (36.342%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y278        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[29]/C
    SLICE_X66Y278        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[29]/Q
                         net (fo=2, routed)           0.028     0.067    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[29]
    SLICE_X66Y278        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.087 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[30]_i_1/O
                         net (fo=1, routed)           0.006     0.093    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[30]_i_1_n_0
    SLICE_X66Y278        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/ap_CS_fsm_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.039ns (42.016%)  route 0.054ns (57.984%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y311        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[22]/C
    SLICE_X68Y311        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[22]/Q
                         net (fo=2, routed)           0.054     0.093    D_divisor_i/div_0/inst/ap_CS_fsm__0[22]
    SLICE_X68Y311        FDRE                                         r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/ap_CS_fsm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.038ns (40.853%)  route 0.055ns (59.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y310        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[1]/C
    SLICE_X67Y310        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=2, routed)           0.055     0.093    D_divisor_i/div_0/inst/ap_CS_fsm__0[1]
    SLICE_X67Y310        FDRE                                         r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y278        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[25]/C
    SLICE_X66Y278        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[25]/Q
                         net (fo=2, routed)           0.027     0.066    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[25]
    SLICE_X66Y278        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.087 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[26]_i_1/O
                         net (fo=1, routed)           0.007     0.094    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[26]_i_1_n_0
    SLICE_X66Y278        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[5]/C
    SLICE_X66Y284        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[5]/Q
                         net (fo=2, routed)           0.027     0.066    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[5]
    SLICE_X66Y284        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     0.087 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[6]_i_1/O
                         net (fo=1, routed)           0.007     0.094    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[6]_i_1_n_0
    SLICE_X66Y284        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (62.978%)  route 0.035ns (37.022%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y279        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg[9]/C
    SLICE_X69Y279        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg[9]/Q
                         net (fo=3, routed)           0.028     0.067    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp[9]
    SLICE_X69Y279        LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.020     0.087 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp[10]_i_1/O
                         net (fo=1, routed)           0.007     0.094    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp[10]_i_1_n_0
    SLICE_X69Y279        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (62.978%)  route 0.035ns (37.022%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y278        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[27]/C
    SLICE_X66Y278        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[27]/Q
                         net (fo=2, routed)           0.028     0.067    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[27]
    SLICE_X66Y278        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     0.087 r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[28]_i_1/O
                         net (fo=1, routed)           0.007     0.094    D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp[28]_i_1_n_0
    SLICE_X66Y278        FDRE                                         r  D_divisor_i/div_0/inst/sdiv_32ns_32ns_32_36_seq_1_U1/div_sdiv_32ns_32ns_32_36_seq_1_divseq_u/dividend_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_divisor_i/div_0/inst/ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_divisor_i/div_0/inst/ap_CS_fsm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.039ns (41.601%)  route 0.055ns (58.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y310        FDRE                         0.000     0.000 r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[13]/C
    SLICE_X68Y310        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[13]/Q
                         net (fo=2, routed)           0.055     0.094    D_divisor_i/div_0/inst/ap_CS_fsm__0[13]
    SLICE_X68Y310        FDRE                                         r  D_divisor_i/div_0/inst/ap_CS_fsm_reg[14]/D
  -------------------------------------------------------------------    -------------------





