Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb 20 17:29:14 2023
| Host         : LAPTOP-NVLKKFTU running 64-bit major release  (build 9200)
| Command      : report_methodology -file g2_datapath_wrapper_methodology_drc_routed.rpt -pb g2_datapath_wrapper_methodology_drc_routed.pb -rpx g2_datapath_wrapper_methodology_drc_routed.rpx
| Design       : g2_datapath_wrapper
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| CKBF-1    | Warning  | connects_I_driver_BUFR                      | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay               | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 2          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell g2_datapath_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG I pin is driven by a BUFR cell g2_datapath_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on hdmi_in_ddc_scl_io relative to clock(s) sys_diff_clock_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on hdmi_in_ddc_sda_io relative to clock(s) sys_diff_clock_clk_p
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ */*SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/g2_hdmi_datapath/Genesys2_hdmi_datapath/prj/g2_hdmi_prj/g2_hdmi_prj.gen/sources_1/bd/g2_datapath/ip/g2_datapath_dvi2rgb_0_1/src/dvi2rgb.xdc (Line: 13)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/g2_hdmi_datapath/Genesys2_hdmi_datapath/prj/g2_hdmi_prj/g2_hdmi_prj.gen/sources_1/bd/g2_datapath/ip/g2_datapath_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


