Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 23 00:05:25 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.301        0.000                      0                   56        0.152        0.000                      0                   56        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         197.301        0.000                      0                   38        0.152        0.000                      0                   38       13.360        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  new_clk            new_clk                198.011        0.000                      0                   18        0.388        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.301ns  (required time - arrival time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.940ns (36.602%)  route 1.628ns (63.398%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.826     7.623    Debouncer_inst/counter_reg__0[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.152     7.775 r  Debouncer_inst/button_debounced_i_2/O
                         net (fo=1, routed)           0.802     8.577    Debouncer_inst/button_debounced_i_2_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I2_O)        0.332     8.909 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     8.909    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.029   206.210    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                        206.210    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                197.301    

Slack (MET) :             197.304ns  (required time - arrival time)
  Source:                 ScrollCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.842ns (32.824%)  route 1.723ns (67.176%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.419     6.760 r  ScrollCounter_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.914     7.674    ScrollCounter_inst/counter[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.299     7.973 r  ScrollCounter_inst/counter[7]_i_2/O
                         net (fo=3, routed)           0.809     8.782    ScrollCounter_inst/counter[7]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I0_O)        0.124     8.906 r  ScrollCounter_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     8.906    ScrollCounter_inst/counter[7]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[7]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.029   206.210    ScrollCounter_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        206.210    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                197.304    

Slack (MET) :             197.305ns  (required time - arrival time)
  Source:                 ConstCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.580ns (23.658%)  route 1.872ns (76.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.723     6.342    ConstCounter_inst/CLK
    SLICE_X3Y90          FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     6.798 r  ConstCounter_inst/counter_reg[0]/Q
                         net (fo=15, routed)          1.492     8.290    ConstCounter_inst/Q[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.414 r  ConstCounter_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.379     8.793    ConstCounter_inst/p_0_in[3]
    SLICE_X0Y90          FDCE                                         r  ConstCounter_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    ConstCounter_inst/CLK
    SLICE_X0Y90          FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)       -0.081   206.098    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        206.098    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                197.305    

Slack (MET) :             197.322ns  (required time - arrival time)
  Source:                 ScrollCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/overflow_reg/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.870ns (33.549%)  route 1.723ns (66.451%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.419     6.760 r  ScrollCounter_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.914     7.674    ScrollCounter_inst/counter[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.299     7.973 r  ScrollCounter_inst/counter[7]_i_2/O
                         net (fo=3, routed)           0.809     8.782    ScrollCounter_inst/counter[7]_i_2_n_0
    SLICE_X4Y90          LUT3 (Prop_lut3_I1_O)        0.152     8.934 r  ScrollCounter_inst/overflow_i_1/O
                         net (fo=1, routed)           0.000     8.934    ScrollCounter_inst/p_0_in
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/overflow_reg/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.075   206.256    ScrollCounter_inst/overflow_reg
  -------------------------------------------------------------------
                         required time                        206.256    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                197.322    

Slack (MET) :             197.514ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.577%)  route 1.317ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.469    Debouncer_inst/p_1_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.644     8.238    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                197.514    

Slack (MET) :             197.514ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.577%)  route 1.317ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.469    Debouncer_inst/p_1_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.644     8.238    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[1]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                197.514    

Slack (MET) :             197.514ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.577%)  route 1.317ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.469    Debouncer_inst/p_1_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.644     8.238    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[2]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                197.514    

Slack (MET) :             197.514ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.577%)  route 1.317ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.469    Debouncer_inst/p_1_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.644     8.238    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                197.514    

Slack (MET) :             197.514ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.577%)  route 1.317ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.673     7.469    Debouncer_inst/p_1_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.124     7.593 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.644     8.238    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429   205.752    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.752    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                197.514    

Slack (MET) :             197.601ns  (required time - arrival time)
  Source:                 ScrollCounter_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.842ns (37.092%)  route 1.428ns (62.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.419     6.760 r  ScrollCounter_inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.914     7.674    ScrollCounter_inst/counter[2]
    SLICE_X5Y90          LUT6 (Prop_lut6_I4_O)        0.299     7.973 r  ScrollCounter_inst/counter[7]_i_2/O
                         net (fo=3, routed)           0.514     8.487    ScrollCounter_inst/counter[7]_i_2_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     8.611 r  ScrollCounter_inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.611    ScrollCounter_inst/counter[6]_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[6]/C
                         clock pessimism              0.331   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031   206.212    ScrollCounter_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        206.212    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                197.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  Debouncer_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.070     2.076    Debouncer_inst/counter_reg__0[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.121 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     2.121    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism             -0.536     1.878    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.091     1.969    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ScrollCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.602     1.866    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  ScrollCounter_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.095     2.103    ScrollCounter_inst/counter[0]
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.045     2.148 r  ScrollCounter_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.148    ScrollCounter_inst/counter[5]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[5]/C
                         clock pessimism             -0.536     1.879    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.092     1.971    ScrollCounter_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Incrementer_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/FF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Incrementer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Incrementer_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  Incrementer_inst/FF_reg[0]/Q
                         net (fo=2, routed)           0.130     2.136    Incrementer_inst/FF[0]
    SLICE_X4Y89          FDRE                                         r  Incrementer_inst/FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Incrementer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Incrementer_inst/FF_reg[1]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.071     1.936    Incrementer_inst/FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.192ns (55.452%)  route 0.154ns (44.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.154     2.161    Debouncer_inst/counter_reg__0[0]
    SLICE_X5Y89          LUT5 (Prop_lut5_I2_O)        0.051     2.212 r  Debouncer_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.212    Debouncer_inst/p_0_in[4]
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.107     1.972    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Incrementer_inst/button_presses_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.364%)  route 0.202ns (51.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.602     1.866    Incrementer_inst/CLK
    SLICE_X3Y89          FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  Incrementer_inst/button_presses_reg[0]/Q
                         net (fo=26, routed)          0.202     2.209    Incrementer_inst/button_presses[0]
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.048     2.257 r  Incrementer_inst/button_presses[2]_i_1/O
                         net (fo=1, routed)           0.000     2.257    Incrementer_inst/p_0_in[2]
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.876     2.419    Incrementer_inst/CLK
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[2]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.131     2.014    Incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ScrollCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.602     1.866    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  ScrollCounter_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.181     2.189    ScrollCounter_inst/counter[0]
    SLICE_X5Y90          LUT5 (Prop_lut5_I1_O)        0.045     2.234 r  ScrollCounter_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.234    ScrollCounter_inst/counter[4]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[4]/C
                         clock pessimism             -0.536     1.879    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.107     1.986    ScrollCounter_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.154     2.161    Debouncer_inst/counter_reg__0[0]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.045     2.206 r  Debouncer_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.206    Debouncer_inst/p_0_in[3]
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Debouncer_inst/CLK
    SLICE_X5Y89          FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.092     1.957    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ScrollCounter_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.187ns (50.768%)  route 0.181ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.602     1.866    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  ScrollCounter_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.181     2.189    ScrollCounter_inst/counter[0]
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.046     2.235 r  ScrollCounter_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.235    ScrollCounter_inst/counter[2]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.536     1.879    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.107     1.986    ScrollCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Incrementer_inst/button_presses_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.965%)  route 0.202ns (52.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.602     1.866    Incrementer_inst/CLK
    SLICE_X3Y89          FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     2.007 r  Incrementer_inst/button_presses_reg[0]/Q
                         net (fo=26, routed)          0.202     2.209    Incrementer_inst/button_presses[0]
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.045     2.254 r  Incrementer_inst/button_presses[1]_i_1/O
                         net (fo=1, routed)           0.000     2.254    Incrementer_inst/p_0_in[1]
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.876     2.419    Incrementer_inst/CLK
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[1]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.120     2.003    Incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/FF_wire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.183     2.190    Debouncer_inst/p_1_in
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.872     2.415    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070     1.935    Debouncer_inst/FF_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y90      ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y90      ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y90      ConstCounter_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y89      Debouncer_inst/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y89      Debouncer_inst/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y89      Debouncer_inst/FF_wire_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y89      Debouncer_inst/button_debounced_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      ConstCounter_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y89      Debouncer_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y89      Debouncer_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y89      Incrementer_inst/button_presses_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      ConstCounter_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      ConstCounter_inst/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      ConstCounter_inst/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      ConstCounter_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y89      Debouncer_inst/FF_wire_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      198.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.011ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.433%)  route 0.950ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.950     7.747    ConstCounter_inst/AR[0]
    SLICE_X3Y90          FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    ConstCounter_inst/CLK
    SLICE_X3Y90          FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405   205.758    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.758    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                198.011    

Slack (MET) :             198.011ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.433%)  route 0.950ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.950     7.747    ConstCounter_inst/AR[0]
    SLICE_X3Y90          FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    ConstCounter_inst/CLK
    SLICE_X3Y90          FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X3Y90          FDCE (Recov_fdce_C_CLR)     -0.405   205.758    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.758    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                198.011    

Slack (MET) :             198.028ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.821%)  route 0.933ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.933     7.730    ConstCounter_inst/AR[0]
    SLICE_X0Y90          FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    ConstCounter_inst/CLK
    SLICE_X0Y90          FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405   205.758    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.758    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                198.028    

Slack (MET) :             198.028ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.456ns (32.821%)  route 0.933ns (67.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.933     7.730    ConstCounter_inst/AR[0]
    SLICE_X0Y90          FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    ConstCounter_inst/CLK
    SLICE_X0Y90          FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405   205.758    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.758    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                198.028    

Slack (MET) :             198.055ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.433%)  route 0.950ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.950     7.747    Incrementer_inst/AR[0]
    SLICE_X2Y90          FDCE                                         f  Incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    Incrementer_inst/CLK
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[2]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.361   205.802    Incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                        205.802    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                198.055    

Slack (MET) :             198.055ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[4]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.433%)  route 0.950ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.950     7.747    Incrementer_inst/AR[0]
    SLICE_X2Y90          FDCE                                         f  Incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    Incrementer_inst/CLK
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[4]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.361   205.802    Incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                        205.802    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                198.055    

Slack (MET) :             198.097ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.433%)  route 0.950ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.950     7.747    Incrementer_inst/AR[0]
    SLICE_X2Y90          FDCE                                         f  Incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    Incrementer_inst/CLK
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[1]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319   205.844    Incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                        205.844    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                198.097    

Slack (MET) :             198.097ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.433%)  route 0.950ns (67.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.950     7.747    Incrementer_inst/AR[0]
    SLICE_X2Y90          FDCE                                         f  Incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.603   205.990    Incrementer_inst/CLK
    SLICE_X2Y90          FDCE                                         r  Incrementer_inst/button_presses_reg[3]/C
                         clock pessimism              0.311   206.301    
                         clock uncertainty           -0.138   206.163    
    SLICE_X2Y90          FDCE (Recov_fdce_C_CLR)     -0.319   205.844    Incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                        205.844    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                198.097    

Slack (MET) :             198.322ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.060%)  route 0.655ns (58.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.655     7.451    ScrollCounter_inst/AR[0]
    SLICE_X4Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[0]/C
                         clock pessimism              0.328   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X4Y90          FDCE (Recov_fdce_C_CLR)     -0.405   205.773    ScrollCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.773    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                198.322    

Slack (MET) :             198.322ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.060%)  route 0.655ns (58.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.722     6.341    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     6.797 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.655     7.451    ScrollCounter_inst/AR[0]
    SLICE_X4Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.601   205.988    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[6]/C
                         clock pessimism              0.328   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X4Y90          FDCE (Recov_fdce_C_CLR)     -0.405   205.773    ScrollCounter_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        205.773    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                198.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.902%)  route 0.195ns (58.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.195     2.202    Incrementer_inst/AR[0]
    SLICE_X3Y89          FDCE                                         f  Incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.875     2.418    Incrementer_inst/CLK
    SLICE_X3Y89          FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
                         clock pessimism             -0.512     1.905    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.813    Incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.249     2.256    ScrollCounter_inst/AR[0]
    SLICE_X5Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.249     2.256    ScrollCounter_inst/AR[0]
    SLICE_X5Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.249     2.256    ScrollCounter_inst/AR[0]
    SLICE_X5Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.249     2.256    ScrollCounter_inst/AR[0]
    SLICE_X5Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[4]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.249     2.256    ScrollCounter_inst/AR[0]
    SLICE_X5Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X5Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[5]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X5Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.254     2.260    ScrollCounter_inst/AR[0]
    SLICE_X4Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.254     2.260    ScrollCounter_inst/AR[0]
    SLICE_X4Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[6]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.254     2.260    ScrollCounter_inst/AR[0]
    SLICE_X4Y90          FDCE                                         f  ScrollCounter_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/counter_reg[7]/C
                         clock pessimism             -0.533     1.882    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ScrollCounter_inst/overflow_reg/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.601     1.865    Debouncer_inst/CLK
    SLICE_X4Y89          FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=19, routed)          0.254     2.260    ScrollCounter_inst/AR[0]
    SLICE_X4Y90          FDCE                                         f  ScrollCounter_inst/overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.873     2.416    ScrollCounter_inst/CLK
    SLICE_X4Y90          FDCE                                         r  ScrollCounter_inst/overflow_reg/C
                         clock pessimism             -0.533     1.882    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.790    ScrollCounter_inst/overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.470    





