{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718444414302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718444414302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 10:40:14 2024 " "Processing started: Sat Jun 15 10:40:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718444414302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444414302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444414302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718444414571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718444414571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-Behavioral " "Found design unit 1: VIC-Behavioral" {  } { { "../src/vic.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/vic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420292 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "../src/vic.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/vic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_traitement_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_traitement_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteDeTraitement_b-struct " "Found design unit 1: UniteDeTraitement_b-struct" {  } { { "../src/unite_de_traitement_b.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420293 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteDeTraitement_b " "Found entity 1: UniteDeTraitement_b" {  } { { "../src/unite_de_traitement_b.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_traitement_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_traitement_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteDeTraitement_a-struct " "Found design unit 1: UniteDeTraitement_a-struct" {  } { { "../src/unite_de_traitement_a.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420294 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteDeTraitement_a " "Found entity 1: UniteDeTraitement_a" {  } { { "../src/unite_de_traitement_a.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteDeTraitement-struct " "Found design unit 1: UniteDeTraitement-struct" {  } { { "../src/unite_de_traitement.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420295 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteDeTraitement " "Found entity 1: UniteDeTraitement" {  } { { "../src/unite_de_traitement.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteGestionInstructionsInterruptions-Behavioral " "Found design unit 1: UniteGestionInstructionsInterruptions-Behavioral" {  } { { "../src/unite_de_gestion_des_instructions_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420296 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteGestionInstructionsInterruptions " "Found entity 1: UniteGestionInstructionsInterruptions" {  } { { "../src/unite_de_gestion_des_instructions_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions_interruption.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniteGestionInstructions-Behavioral " "Found design unit 1: UniteGestionInstructions-Behavioral" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420297 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniteGestionInstructions " "Found entity 1: UniteGestionInstructions" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/ual_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/ual_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL_32bits-behavior " "Found design unit 1: UAL_32bits-behavior" {  } { { "../src/ual_32bits.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/ual_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420298 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL_32bits " "Found entity 1: UAL_32bits" {  } { { "../src/ual_32bits.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/ual_32bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/top_level_interruptions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/top_level_interruptions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_interruptions-struct " "Found design unit 1: top_level_interruptions-struct" {  } { { "../src/top_level_interruptions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level_interruptions.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420299 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_interruptions " "Found entity 1: top_level_interruptions" {  } { { "../src/top_level_interruptions.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level_interruptions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-struct " "Found design unit 1: top_level-struct" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420300 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-Behavioral " "Found design unit 1: SignExtender-Behavioral" {  } { { "../src/sign_extender.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/sign_extender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420301 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "../src/sign_extender.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/registre_psr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/registre_psr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterPSR-Behavioral " "Found design unit 1: RegisterPSR-Behavioral" {  } { { "../src/registre_PSR.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/registre_PSR.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420302 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterPSR " "Found entity 1: RegisterPSR" {  } { { "../src/registre_PSR.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/registre_PSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-Behavioral " "Found design unit 1: RegisterBank-Behavioral" {  } { { "../src/register_bank.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/register_bank.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420303 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "../src/register_bank.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/mux2v1_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/mux2v1_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "../src/mux2v1_gen.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/mux2v1_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/mux2v1_gen.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/mux2v1_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/instruction_memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420304 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/instruction_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/instruction_memory.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/decodeur_interruption.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/decodeur_interruption.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderInterruption-Behavioral " "Found design unit 1: DecoderInterruption-Behavioral" {  } { { "../src/decodeur_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_interruption.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420305 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderInterruption " "Found entity 1: DecoderInterruption" {  } { { "../src/decodeur_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_interruption.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/decodeur_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/decodeur_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/decodeur_7seg.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_7seg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420307 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/decodeur_7seg.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_7seg.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "../src/decoder.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../src/decoder.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-Behavioral " "Found design unit 1: DataMemory-Behavioral" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420309 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/cpu_interruption.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/cpu_interruption.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUInterruption-struct " "Found design unit 1: CPUInterruption-struct" {  } { { "../src/cpu_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu_interruption.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420310 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUInterruption " "Found entity 1: CPUInterruption" {  } { { "../src/cpu_interruption.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu_interruption.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/souka/desktop/projet_vhdl/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/souka/desktop/projet_vhdl/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420311 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718444420311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444420311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718444420363 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "Afficheur 16 32 top_level.vhd(45) " "VHDL Incomplete Partial Association warning at top_level.vhd(45): port or argument \"Afficheur\" has 16/32 unassociated elements" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 45 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1718444420370 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG SEVEN_SEG:dcd_7seg_1 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"SEVEN_SEG:dcd_7seg_1\"" {  } { { "../src/top_level.vhd" "dcd_7seg_1" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420393 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Segout_s decodeur_7seg.vhd(67) " "VHDL Process Statement warning at decodeur_7seg.vhd(67): signal \"Segout_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/decodeur_7seg.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_7seg.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718444420395 "|top_level|SEVEN_SEG:dcd_7seg_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Segout_s decodeur_7seg.vhd(69) " "VHDL Process Statement warning at decodeur_7seg.vhd(69): signal \"Segout_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/decodeur_7seg.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decodeur_7seg.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718444420395 "|top_level|SEVEN_SEG:dcd_7seg_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "../src/top_level.vhd" "cpu" { Text "C:/Users/souka/Desktop/projet_vhdl/src/top_level.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniteDeTraitement CPU:cpu\|UniteDeTraitement:UDT " "Elaborating entity \"UniteDeTraitement\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\"" {  } { { "../src/cpu.vhd" "UDT" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer CPU:cpu\|UniteDeTraitement:UDT\|Multiplexer:mux " "Elaborating entity \"Multiplexer\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|Multiplexer:mux\"" {  } { { "../src/unite_de_traitement.vhd" "mux" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank CPU:cpu\|UniteDeTraitement:UDT\|RegisterBank:Registres " "Elaborating entity \"RegisterBank\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|RegisterBank:Registres\"" {  } { { "../src/unite_de_traitement.vhd" "Registres" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer CPU:cpu\|UniteDeTraitement:UDT\|Multiplexer:mux1 " "Elaborating entity \"Multiplexer\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|Multiplexer:mux1\"" {  } { { "../src/unite_de_traitement.vhd" "mux1" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender CPU:cpu\|UniteDeTraitement:UDT\|SignExtender:extender " "Elaborating entity \"SignExtender\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|SignExtender:extender\"" {  } { { "../src/unite_de_traitement.vhd" "extender" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAL_32bits CPU:cpu\|UniteDeTraitement:UDT\|UAL_32bits:UAL " "Elaborating entity \"UAL_32bits\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|UAL_32bits:UAL\"" {  } { { "../src/unite_de_traitement.vhd" "UAL" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory CPU:cpu\|UniteDeTraitement:UDT\|DataMemory:memory " "Elaborating entity \"DataMemory\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|DataMemory:memory\"" {  } { { "../src/unite_de_traitement.vhd" "memory" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420418 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reset data_memory.vhd(23) " "VHDL Process Statement warning at data_memory.vhd(23): signal \"Reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/data_memory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718444420428 "|top_level|CPU:cpu|UniteDeTraitement:UDT|DataMemory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterPSR CPU:cpu\|UniteDeTraitement:UDT\|RegisterPSR:RegAff_comp " "Elaborating entity \"RegisterPSR\" for hierarchy \"CPU:cpu\|UniteDeTraitement:UDT\|RegisterPSR:RegAff_comp\"" {  } { { "../src/unite_de_traitement.vhd" "RegAff_comp" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_traitement.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:cpu\|Decoder:dcd " "Elaborating entity \"Decoder\" for hierarchy \"CPU:cpu\|Decoder:dcd\"" {  } { { "../src/cpu.vhd" "dcd" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420432 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "psr decoder.vhd(90) " "VHDL Process Statement warning at decoder.vhd(90): signal \"psr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/decoder.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/decoder.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718444420433 "|top_level|CPU:cpu|Decoder:dcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniteGestionInstructions CPU:cpu\|UniteGestionInstructions:UGI " "Elaborating entity \"UniteGestionInstructions\" for hierarchy \"CPU:cpu\|UniteGestionInstructions:UGI\"" {  } { { "../src/cpu.vhd" "UGI" { Text "C:/Users/souka/Desktop/projet_vhdl/src/cpu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory CPU:cpu\|UniteGestionInstructions:UGI\|instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"CPU:cpu\|UniteGestionInstructions:UGI\|instruction_memory:IM\"" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "IM" { Text "C:/Users/souka/Desktop/projet_vhdl/src/unite_de_gestion_des_instructions.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444420449 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "CPU:cpu\|UniteGestionInstructions:UGI\|instruction_memory:IM\|mem " "RAM logic \"CPU:cpu\|UniteGestionInstructions:UGI\|instruction_memory:IM\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/instruction_memory.vhd" "mem" { Text "C:/Users/souka/Desktop/projet_vhdl/src/instruction_memory.vhd" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1718444421006 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718444421006 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/register_bank.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/register_bank.vhd" 31 -1 0 } } { "../src/data_memory.vhd" "" { Text "C:/Users/souka/Desktop/projet_vhdl/src/data_memory.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718444423251 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718444423251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718444424283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718444425876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718444425876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4063 " "Implemented 4063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718444426085 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718444426085 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4032 " "Implemented 4032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718444426085 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718444426085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718444426096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 10:40:26 2024 " "Processing ended: Sat Jun 15 10:40:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718444426096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718444426096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718444426096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718444426096 ""}
