set_property SRC_FILE_INFO {cfile:/home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/constrs_1/new/Zed_cons.xdc rfile:../../../HW_2-hardwere_add-subtract.srcs/constrs_1/new/Zed_cons.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN Y9 [get_ports {clock}]
