{
  "Top": "matmul",
  "RtlTop": "matmul",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "in_stream": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out_stream": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "36296",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matmul",
    "Version": "1.0",
    "DisplayName": "Matmul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/matmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/DiagMatMul.vhd",
      "impl\/vhdl\/matmul_control_s_axi.vhd",
      "impl\/vhdl\/matmul_fadd_32ns_cud.vhd",
      "impl\/vhdl\/matmul_fmul_32ns_dEe.vhd",
      "impl\/vhdl\/matmul_fsub_32ns_bkb.vhd",
      "impl\/vhdl\/matmul_mulOut_M_rudo.vhd",
      "impl\/vhdl\/matmul_mux_432_32CeG.vhd",
      "impl\/vhdl\/matmul_rxmat_M_reeOg.vhd",
      "impl\/vhdl\/operator_add_assign_float.vhd",
      "impl\/vhdl\/operator_mul_float.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/matmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DiagMatMul.v",
      "impl\/verilog\/matmul_control_s_axi.v",
      "impl\/verilog\/matmul_fadd_32ns_cud.v",
      "impl\/verilog\/matmul_fmul_32ns_dEe.v",
      "impl\/verilog\/matmul_fsub_32ns_bkb.v",
      "impl\/verilog\/matmul_mulOut_M_rudo.v",
      "impl\/verilog\/matmul_mulOut_M_rudo_ram.dat",
      "impl\/verilog\/matmul_mux_432_32CeG.v",
      "impl\/verilog\/matmul_rxmat_M_reeOg.v",
      "impl\/verilog\/matmul_rxmat_M_reeOg_ram.dat",
      "impl\/verilog\/operator_add_assign_float.v",
      "impl\/verilog\/operator_mul_float.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/matmul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/matmul_v1_0\/data\/matmul.mdd",
      "impl\/misc\/drivers\/matmul_v1_0\/data\/matmul.tcl",
      "impl\/misc\/drivers\/matmul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/matmul_v1_0\/src\/xmatmul.c",
      "impl\/misc\/drivers\/matmul_v1_0\/src\/xmatmul.h",
      "impl\/misc\/drivers\/matmul_v1_0\/src\/xmatmul_hw.h",
      "impl\/misc\/drivers\/matmul_v1_0\/src\/xmatmul_linux.c",
      "impl\/misc\/drivers\/matmul_v1_0\/src\/xmatmul_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/matmul_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/matmul_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/matmul_ap_fsub_2_full_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/sidharth\/Documents\/BTP\/FPGA-IP\/Diag-Mat-Mul-Delay\/DiagMatMul\/solution1\/.autopilot\/db\/matmul.design.xml",
    "DebugDir": "\/home\/sidharth\/Documents\/BTP\/FPGA-IP\/Diag-Mat-Mul-Delay\/DiagMatMul\/solution1\/.debug",
    "ProtoInst": ["\/home\/sidharth\/Documents\/BTP\/FPGA-IP\/Diag-Mat-Mul-Delay\/DiagMatMul\/solution1\/.debug\/matmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "matmul_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "matmul_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "matmul_ap_fsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matmul_ap_fsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control in_stream out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matmul",
      "Instances": [{
          "ModuleName": "DiagMatMul",
          "InstanceName": "grp_DiagMatMul_fu_589",
          "Instances": [
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2462"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2470"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2478"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2486"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2494"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2502"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2510"
            },
            {
              "ModuleName": "operator_mul_float",
              "InstanceName": "grp_operator_mul_float_fu_2518"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2526"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2536"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2544"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2552"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2560"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2568"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2576"
            },
            {
              "ModuleName": "operator_add_assign_float",
              "InstanceName": "grp_operator_add_assign_float_fu_2584"
            }
          ]
        }]
    },
    "Info": {
      "operator_mul_float": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "operator_add_assign_float": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "DiagMatMul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "operator_mul_float": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.419"
        },
        "Area": {
          "DSP48E": "16",
          "FF": "1287",
          "LUT": "986",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "operator_add_assign_float": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.437"
        },
        "Area": {
          "DSP48E": "4",
          "FF": "647",
          "LUT": "446",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "DiagMatMul": {
        "Latency": {
          "LatencyBest": "2370",
          "LatencyAvg": "2370",
          "LatencyWorst": "2370",
          "PipelineII": "2370",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.419"
        },
        "Loops": [{
            "Name": "matmul_loop_1",
            "TripCount": "256",
            "Latency": "2368",
            "PipelineII": "8",
            "PipelineDepth": "329"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "160",
          "FF": "39928",
          "LUT": "20561",
          "URAM": "0"
        }
      },
      "matmul": {
        "Latency": {
          "LatencyBest": "36296",
          "LatencyAvg": "36296",
          "LatencyWorst": "36296",
          "PipelineII": "36297",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.419"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "255",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_input_A1",
            "TripCount": "256",
            "Latency": "16896",
            "PipelineII": "",
            "PipelineDepth": "66",
            "Loops": [{
                "Name": "loop_input_A2",
                "TripCount": "64",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "loop_input_B1",
            "TripCount": "64",
            "Latency": "16512",
            "PipelineII": "",
            "PipelineDepth": "258",
            "Loops": [{
                "Name": "loop_input_B2",
                "TripCount": "256",
                "Latency": "256",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "loop_out1",
            "TripCount": "256",
            "Latency": "257",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "136",
          "DSP48E": "160",
          "FF": "40055",
          "LUT": "21921",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matmul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-30 19:27:48 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
