%TF.GenerationSoftware,KiCad,Pcbnew,(5.1.6-dirty)*%
%TF.CreationDate,2020-08-28T22:36:31+02:00*%
%TF.ProjectId,FD,46442e6b-6963-4616-945f-706362585858,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Inr*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.1.6-dirty)) date 2020-08-28 22:36:31*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,ViaPad*%
%ADD10O,3.300000X2.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD11R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD12O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD13C,10.160000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD14C,0.500000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD15C,0.450000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD16C,0.800000*%
%TD*%
G04 APERTURE END LIST*
%TO.N,+3.3V*%
%TO.C,J2*%
%TA.AperFunction,ViaPad*%
G36*
G01*
X146400001Y-100950000D02*
X149199999Y-100950000D01*
G75*
G02*
X149450000Y-101200001I0J-250001D01*
G01*
X149450000Y-103399999D01*
G75*
G02*
X149199999Y-103650000I-250001J0D01*
G01*
X146400001Y-103650000D01*
G75*
G02*
X146150000Y-103399999I0J250001D01*
G01*
X146150000Y-101200001D01*
G75*
G02*
X146400001Y-100950000I250001J0D01*
G01*
G37*
%TD.AperFunction*%
D10*
X147800000Y-106500000D03*
%TO.N,GND*%
X147800000Y-110700000D03*
%TO.N,+5V*%
X147800000Y-114900000D03*
%TO.N,GND*%
X147800000Y-119100000D03*
%TO.N,+5V*%
X147800000Y-123300000D03*
%TO.N,GND*%
X147800000Y-127500000D03*
%TO.N,ATX_POWEROK*%
X147800000Y-131700000D03*
%TO.N,Net-(J2-Pad9)*%
X147800000Y-135900000D03*
%TO.N,+12V*%
X147800000Y-140100000D03*
X147800000Y-144300000D03*
%TO.N,+3.3V*%
X147800000Y-148500000D03*
X142300000Y-102300000D03*
%TO.N,-12V*%
X142300000Y-106500000D03*
%TO.N,GND*%
X142300000Y-110700000D03*
%TO.N,Net-(J2-Pad16)*%
X142300000Y-114900000D03*
%TO.N,GND*%
X142300000Y-119100000D03*
X142300000Y-123300000D03*
X142300000Y-127500000D03*
%TO.N,Net-(J2-Pad20)*%
X142300000Y-131700000D03*
%TO.N,+5V*%
X142300000Y-135900000D03*
X142300000Y-140100000D03*
X142300000Y-144300000D03*
%TO.N,GND*%
X142300000Y-148500000D03*
%TD*%
D11*
%TO.N,Net-(J3-Pad1)*%
%TO.C,J3*%
X166000000Y-108000000D03*
D12*
X163460000Y-108000000D03*
X166000000Y-105460000D03*
X163460000Y-105460000D03*
%TO.N,VCCBRAM*%
X166000000Y-102920000D03*
%TO.N,VCCFPGA_S1_1.2V*%
X163460000Y-102920000D03*
%TO.N,VCCAUX*%
X166000000Y-100380000D03*
%TO.N,+3.3V*%
X163460000Y-100380000D03*
%TD*%
%TO.N,+3.3V*%
%TO.C,J4*%
X179460000Y-100380000D03*
%TO.N,VCCAUX*%
X182000000Y-100380000D03*
%TO.N,VCCFPGA_S1_1.2V*%
X179460000Y-102920000D03*
%TO.N,VCCBRAM*%
X182000000Y-102920000D03*
%TO.N,Net-(J4-Pad1)*%
X179460000Y-105460000D03*
X182000000Y-105460000D03*
X179460000Y-108000000D03*
D11*
X182000000Y-108000000D03*
%TD*%
D12*
%TO.N,+3.3V*%
%TO.C,J5*%
X155460000Y-100380000D03*
%TO.N,VCCAUX*%
X158000000Y-100380000D03*
%TO.N,VCCFPGA_S1_1.2V*%
X155460000Y-102920000D03*
%TO.N,VCCBRAM*%
X158000000Y-102920000D03*
%TO.N,Net-(J5-Pad1)*%
X155460000Y-105460000D03*
X158000000Y-105460000D03*
X155460000Y-108000000D03*
D11*
X158000000Y-108000000D03*
%TD*%
%TO.N,Net-(J6-Pad1)*%
%TO.C,J6*%
X174000000Y-108000000D03*
D12*
X171460000Y-108000000D03*
X174000000Y-105460000D03*
X171460000Y-105460000D03*
%TO.N,VCCBRAM*%
X174000000Y-102920000D03*
%TO.N,VCCFPGA_S1_1.2V*%
X171460000Y-102920000D03*
%TO.N,VCCAUX*%
X174000000Y-100380000D03*
%TO.N,+3.3V*%
X171460000Y-100380000D03*
%TD*%
D11*
%TO.N,VCCFPGA_S1_VREF_V1*%
%TO.C,J7*%
X166000000Y-114000000D03*
D12*
%TO.N,Net-(J7-Pad2)*%
X163460000Y-114000000D03*
%TD*%
%TO.N,Net-(J8-Pad2)*%
%TO.C,J8*%
X179460000Y-114000000D03*
D11*
%TO.N,VCCFPGA_S1_VREF_V2*%
X182000000Y-114000000D03*
%TD*%
D12*
%TO.N,Net-(J9-Pad2)*%
%TO.C,J9*%
X155460000Y-114000000D03*
D11*
%TO.N,VCCFPGA_S1_VREF_V3*%
X158000000Y-114000000D03*
%TD*%
%TO.N,VCCFPGA_S1_VREF_V4*%
%TO.C,J10*%
X174000000Y-114000000D03*
D12*
%TO.N,Net-(J10-Pad2)*%
X171460000Y-114000000D03*
%TD*%
D13*
%TO.N,-12V*%
%TO.C,J11*%
X156800000Y-170700000D03*
%TD*%
%TO.N,+5V*%
%TO.C,J12*%
X196250000Y-170700000D03*
%TD*%
%TO.N,+12V*%
%TO.C,J13*%
X209400000Y-170700000D03*
%TD*%
D12*
%TO.N,-12V*%
%TO.C,J14*%
X156900000Y-147540000D03*
X156900000Y-150080000D03*
X156900000Y-152620000D03*
X156900000Y-155160000D03*
D11*
X156900000Y-157700000D03*
%TD*%
D12*
%TO.N,+5V*%
%TO.C,J15*%
X196200000Y-147540000D03*
X196200000Y-150080000D03*
X196200000Y-152620000D03*
X196200000Y-155160000D03*
D11*
X196200000Y-157700000D03*
%TD*%
D12*
%TO.N,+12V*%
%TO.C,J16*%
X210600000Y-147540000D03*
X210600000Y-150080000D03*
X210600000Y-152620000D03*
X210600000Y-155160000D03*
D11*
X210600000Y-157700000D03*
%TD*%
%TO.N,VCCFPGA_S1_1.2V*%
%TO.C,J17*%
X196800000Y-111600000D03*
D12*
X196800000Y-109060000D03*
X196800000Y-106520000D03*
X196800000Y-103980000D03*
X196800000Y-101440000D03*
%TD*%
%TO.N,VCCBRAM*%
%TO.C,J18*%
X191000000Y-101440000D03*
X191000000Y-103980000D03*
X191000000Y-106520000D03*
X191000000Y-109060000D03*
D11*
X191000000Y-111600000D03*
%TD*%
D13*
%TO.N,+3.3V*%
%TO.C,J19*%
X183100000Y-170700000D03*
%TD*%
%TO.N,GND*%
%TO.C,J20*%
X169950000Y-170700000D03*
%TD*%
D11*
%TO.N,+3.3V*%
%TO.C,J21*%
X182700000Y-157700000D03*
D12*
X182700000Y-155160000D03*
X182700000Y-152620000D03*
X182700000Y-150080000D03*
X182700000Y-147540000D03*
%TD*%
%TO.N,GND*%
%TO.C,J22*%
X169900000Y-147540000D03*
X169900000Y-150080000D03*
X169900000Y-152620000D03*
X169900000Y-155160000D03*
D11*
X169900000Y-157700000D03*
%TD*%
%TO.N,VCCAUX*%
%TO.C,J23*%
X202600000Y-111600000D03*
D12*
X202600000Y-109060000D03*
X202600000Y-106520000D03*
X202600000Y-103980000D03*
X202600000Y-101440000D03*
%TD*%
D11*
%TO.N,VCCDDR_1.35V*%
%TO.C,J24*%
X208400000Y-111600000D03*
D12*
X208400000Y-109060000D03*
X208400000Y-106520000D03*
X208400000Y-103980000D03*
X208400000Y-101440000D03*
%TD*%
D11*
%TO.N,VCCFPGA_S1_VREF_V1*%
%TO.C,J26*%
X94905001Y-66965001D03*
D12*
%TO.N,VCCFPGA_S1_VREF_V2*%
X94905001Y-69505001D03*
%TO.N,VCCFPGA_S1_VREF_V3*%
X94905001Y-72045001D03*
%TO.N,VCCFPGA_S1_VREF_V4*%
X94905001Y-74585001D03*
%TD*%
D11*
%TO.N,Net-(J30-Pad1)*%
%TO.C,J30*%
X243700000Y-38800000D03*
D12*
X243700000Y-41340000D03*
X243700000Y-43880000D03*
X243700000Y-46420000D03*
X243700000Y-48960000D03*
%TD*%
D11*
%TO.N,Net-(J31-Pad1)*%
%TO.C,J31*%
X226700000Y-26680000D03*
D12*
%TO.N,Net-(J31-Pad2)*%
X229240000Y-26680000D03*
%TO.N,Net-(J31-Pad3)*%
X226700000Y-29220000D03*
%TO.N,Net-(J31-Pad4)*%
X229240000Y-29220000D03*
%TO.N,Net-(J31-Pad5)*%
X226700000Y-31760000D03*
%TO.N,Net-(J31-Pad6)*%
X229240000Y-31760000D03*
%TO.N,Net-(J31-Pad7)*%
X226700000Y-34300000D03*
%TO.N,Net-(J31-Pad8)*%
X229240000Y-34300000D03*
%TO.N,Net-(J31-Pad9)*%
X226700000Y-36840000D03*
%TO.N,Net-(J31-Pad10)*%
X229240000Y-36840000D03*
%TO.N,Net-(J31-Pad11)*%
X226700000Y-39380000D03*
%TO.N,Net-(J31-Pad12)*%
X229240000Y-39380000D03*
%TO.N,Net-(J31-Pad13)*%
X226700000Y-41920000D03*
%TO.N,Net-(J31-Pad14)*%
X229240000Y-41920000D03*
%TO.N,Net-(J31-Pad15)*%
X226700000Y-44460000D03*
%TO.N,Net-(J31-Pad16)*%
X229240000Y-44460000D03*
%TO.N,Net-(J31-Pad17)*%
X226700000Y-47000000D03*
%TO.N,Net-(J31-Pad18)*%
X229240000Y-47000000D03*
%TO.N,Net-(J31-Pad19)*%
X226700000Y-49540000D03*
%TO.N,Net-(J31-Pad20)*%
X229240000Y-49540000D03*
%TO.N,Net-(J31-Pad21)*%
X226700000Y-52080000D03*
%TO.N,Net-(J31-Pad22)*%
X229240000Y-52080000D03*
%TO.N,Net-(J31-Pad23)*%
X226700000Y-54620000D03*
%TO.N,Net-(J31-Pad24)*%
X229240000Y-54620000D03*
%TO.N,Net-(J31-Pad25)*%
X226700000Y-57160000D03*
%TO.N,Net-(J31-Pad26)*%
X229240000Y-57160000D03*
%TO.N,Net-(J31-Pad27)*%
X226700000Y-59700000D03*
%TO.N,Net-(J31-Pad28)*%
X229240000Y-59700000D03*
%TO.N,Net-(J31-Pad29)*%
X226700000Y-62240000D03*
%TO.N,Net-(J31-Pad30)*%
X229240000Y-62240000D03*
%TO.N,Net-(J31-Pad31)*%
X226700000Y-64780000D03*
%TO.N,Net-(J31-Pad32)*%
X229240000Y-64780000D03*
%TD*%
D11*
%TO.N,Net-(D8-Pad1)*%
%TO.C,J32*%
X233440000Y-136400000D03*
D12*
%TO.N,Net-(D7-Pad1)*%
X235980000Y-136400000D03*
%TO.N,Net-(D6-Pad1)*%
X238520000Y-136400000D03*
%TO.N,Net-(D5-Pad1)*%
X241060000Y-136400000D03*
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X243600000Y-136400000D03*
%TO.N,GND*%
X246140000Y-136400000D03*
%TD*%
D11*
%TO.N,Net-(J33-Pad1)*%
%TO.C,J33*%
X173000000Y-93000000D03*
D12*
%TO.N,Net-(J33-Pad2)*%
X170460000Y-93000000D03*
%TO.N,Net-(J33-Pad3)*%
X173000000Y-90460000D03*
%TO.N,GND*%
X170460000Y-90460000D03*
X173000000Y-87920000D03*
X170460000Y-87920000D03*
%TD*%
D11*
%TO.N,FLASH_CONFIG_IO_0*%
%TO.C,J34*%
X217540000Y-116540000D03*
D12*
%TO.N,FLASH_CONFIG_IO_1*%
X215000000Y-116540000D03*
%TO.N,FLASH_CONFIG_IO_2*%
X217540000Y-114000000D03*
%TO.N,FLASH_CONFIG_IO_3*%
X215000000Y-114000000D03*
%TO.N,FLASH_CONFIG_CLK*%
X217540000Y-111460000D03*
%TO.N,FLASH_CONFIG_CS*%
X215000000Y-111460000D03*
%TO.N,GND*%
X217540000Y-108920000D03*
%TO.N,Net-(J34-Pad8)*%
X215000000Y-108920000D03*
%TO.N,Net-(J34-Pad9)*%
X217540000Y-106380000D03*
%TO.N,Net-(J34-Pad10)*%
X215000000Y-106380000D03*
%TO.N,Net-(J34-Pad11)*%
X217540000Y-103840000D03*
%TO.N,Net-(J34-Pad12)*%
X215000000Y-103840000D03*
%TO.N,Net-(J34-Pad13)*%
X217540000Y-101300000D03*
%TO.N,Net-(J34-Pad14)*%
X215000000Y-101300000D03*
%TD*%
D14*
%TO.N,GND*%
%TO.C,U10*%
X232650000Y-105000000D03*
X231350000Y-105000000D03*
X232650000Y-104000000D03*
X231350000Y-104000000D03*
X232650000Y-103000000D03*
X231350000Y-103000000D03*
%TD*%
D15*
%TO.N,GND*%
X199930000Y-60680000D03*
D16*
X234200000Y-145000000D03*
X220700000Y-35854990D03*
X220500000Y-56354990D03*
X234000000Y-34945010D03*
X235400000Y-55300000D03*
X224000000Y-137200000D03*
X237300000Y-145100000D03*
D15*
%TO.N,Net-(C1-Pad1)*%
X238700000Y-151100000D03*
X238700000Y-149600000D03*
%TO.N,Net-(C4-Pad1)*%
X232800000Y-151850000D03*
X232790000Y-149490000D03*
%TO.N,Net-(C7-Pad1)*%
X231500000Y-152500000D03*
X225304566Y-141695434D03*
%TO.N,Net-(C8-Pad1)*%
X231200000Y-152000000D03*
X222900000Y-141900000D03*
%TO.N,Net-(C9-Pad1)*%
X231000000Y-154100000D03*
X223100000Y-155300000D03*
D16*
%TO.N,+3.3V*%
X229100000Y-144900000D03*
X226420000Y-156548245D03*
X221000000Y-150500000D03*
D15*
%TO.N,VCCDDR_1.35V_VREF*%
X229490000Y-89659984D03*
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X215500000Y-55800000D03*
D16*
%TO.N,Net-(D1-Pad1)*%
X234900000Y-157000000D03*
X224551989Y-155369998D03*
%TO.N,Net-(D2-Pad1)*%
X235300000Y-160000000D03*
X225500000Y-155800000D03*
D15*
%TO.N,/fpga-io/b35_15_P*%
X179330000Y-72240000D03*
%TO.N,/fpga-io/b35_15_N*%
X178790012Y-72244900D03*
%TO.N,/fpga-io/b35_7_N*%
X176740000Y-72237838D03*
%TO.N,/fpga-io/b35_7_P*%
X177280000Y-72237838D03*
%TO.N,Net-(J30-Pad1)*%
X236700000Y-55800000D03*
X221600000Y-35800000D03*
X236399996Y-35799996D03*
%TO.N,Net-(R5-Pad1)*%
X237300000Y-149500000D03*
X237300000Y-151000000D03*
%TD*%
M02*
