Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:13:32 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  390         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (82)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.976        0.000                      0                  540        0.132        0.000                      0                  540       24.500        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             32.976        0.000                      0                  540        0.132        0.000                      0                  540       24.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.976ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        17.049ns  (logic 6.961ns (40.828%)  route 10.088ns (59.172%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.699 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.699    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.022 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.022    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[25]
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                 32.976    

Slack (MET) :             33.080ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.945ns  (logic 6.857ns (40.465%)  route 10.088ns (59.535%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.699 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.699    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.918 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.918    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[24]
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[23]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[23]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.918    
  -------------------------------------------------------------------
                         slack                                 33.080    

Slack (MET) :             33.093ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.932ns  (logic 6.844ns (40.420%)  route 10.088ns (59.580%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.905 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.905    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[21]
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[20]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[20]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 33.093    

Slack (MET) :             33.101ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.924ns  (logic 6.836ns (40.391%)  route 10.088ns (59.609%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.897 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.897    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[23]
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.897    
  -------------------------------------------------------------------
                         slack                                 33.101    

Slack (MET) :             33.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.848ns  (logic 6.760ns (40.123%)  route 10.088ns (59.877%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.821 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.821    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[22]
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[21]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[21]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.821    
  -------------------------------------------------------------------
                         slack                                 33.177    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.828ns  (logic 6.740ns (40.051%)  route 10.088ns (59.949%))
  Logic Levels:           26  (CARRY4=15 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.801 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.801    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[20]
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[19]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[19]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.801    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.210ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.815ns  (logic 6.727ns (40.005%)  route 10.088ns (59.995%))
  Logic Levels:           25  (CARRY4=14 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.788 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.788    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[17]
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[16]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[16]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.788    
  -------------------------------------------------------------------
                         slack                                 33.210    

Slack (MET) :             33.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.807ns  (logic 6.719ns (39.976%)  route 10.088ns (60.024%))
  Logic Levels:           25  (CARRY4=14 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.780 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.780    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[19]
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.780    
  -------------------------------------------------------------------
                         slack                                 33.218    

Slack (MET) :             33.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 6.643ns (39.704%)  route 10.088ns (60.296%))
  Logic Levels:           25  (CARRY4=14 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.704 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.704    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[18]
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[17]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[17]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                 33.294    

Slack (MET) :             33.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        16.711ns  (logic 6.623ns (39.632%)  route 10.088ns (60.368%))
  Logic Levels:           25  (CARRY4=14 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.684 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.684    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[16]
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[15]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y35         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[15]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -17.684    
  -------------------------------------------------------------------
                         slack                                 33.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X47Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/Q
                         net (fo=2, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[23]
    SLICE_X46Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[25]_i_1/O
                         net (fo=2, routed)           0.000     0.683    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_1[25]
    SLICE_X46Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X46Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[6]/Q
                         net (fo=2, routed)           0.085     0.636    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[6]
    SLICE_X45Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.681 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_preg[70]_i_1/O
                         net (fo=1, routed)           0.000     0.681    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_0[6]
    SLICE_X45Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X45Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[70]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[0]/Q
                         net (fo=2, routed)           0.086     0.637    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[0]
    SLICE_X45Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_preg[64]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_0[0]
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X45Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[64]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[64]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[1]/Q
                         net (fo=2, routed)           0.086     0.637    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[1]
    SLICE_X45Y52         LUT3 (Prop_lut3_I2_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_preg[65]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_0[1]
    SLICE_X45Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X45Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[65]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[65]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X42Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[5]/Q
                         net (fo=2, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[5]
    SLICE_X43Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.701 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_preg[69]_i_1/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_0[5]
    SLICE_X43Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X43Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[69]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X41Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[8]/Q
                         net (fo=2, routed)           0.108     0.659    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[6]
    SLICE_X40Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.704 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_preg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.704    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_1[8]
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.386%)  route 0.162ns (46.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X37Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm_reg[2]/Q
                         net (fo=126, routed)         0.162     0.714    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_s_fu_252_ap_ready
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.759 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.759    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_NS_fsm[2]
    SLICE_X36Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X36Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175_reg[11]/Q
                         net (fo=4, routed)           0.166     0.718    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/this_m_0_1_reg_175[9]
    SLICE_X46Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.763 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_preg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.763    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_1[11]
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_clk
    SLICE_X36Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]/Q
                         net (fo=21, routed)          0.149     0.723    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0[1]
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.768 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.768    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0[1]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_clk
    SLICE_X36Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.183%)  route 0.150ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X42Y41         FDSE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDSE (Prop_fdse_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/this_m_0_1_reg_175_reg[1]/Q
                         net (fo=2, routed)           0.150     0.724    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/this_m_0_1_reg_175[1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.769 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[1]_i_1/O
                         net (fo=2, routed)           0.000     0.769    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm_reg[2]_1[1]
    SLICE_X42Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X42Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         50.000      49.000     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X34Y40  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X29Y30  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X34Y33  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X25Y32  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X33Y32  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X33Y32  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X29Y31  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         50.000      49.000     SLICE_X33Y32  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y40  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y40  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X29Y30  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X29Y30  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y33  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y33  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y40  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y40  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X29Y30  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X29Y30  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y33  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         25.000      24.500     SLICE_X34Y33  bd_0_i/hls_inst/inst/trunc_ln691_1_reg_77_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.070    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X25Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.865    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.975ns  (logic 2.886ns (20.652%)  route 11.089ns (79.348%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          3.171    13.851    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.975 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[1]_INST_0/O
                         net (fo=0)                   0.973    14.948    res[1]
                                                                      r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.735ns  (logic 2.886ns (21.012%)  route 10.849ns (78.988%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.931    13.611    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X39Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.735 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[0]_INST_0/O
                         net (fo=0)                   0.973    14.708    res[0]
                                                                      r  res[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.660ns  (logic 2.886ns (21.127%)  route 10.774ns (78.873%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.856    13.536    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.660 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[6]_INST_0/O
                         net (fo=0)                   0.973    14.633    res[6]
                                                                      r  res[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.538ns  (logic 2.886ns (21.317%)  route 10.652ns (78.683%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.734    13.414    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[4]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.538 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[4]_INST_0/O
                         net (fo=0)                   0.973    14.511    res[4]
                                                                      r  res[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.294ns  (logic 2.886ns (21.708%)  route 10.408ns (78.292%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.490    13.170    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[4]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.294 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[3]_INST_0/O
                         net (fo=0)                   0.973    14.267    res[3]
                                                                      r  res[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.275ns  (logic 2.886ns (21.741%)  route 10.389ns (78.259%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.470    13.151    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.275 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[8]_INST_0/O
                         net (fo=0)                   0.973    14.248    res[8]
                                                                      r  res[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.234ns  (logic 2.886ns (21.808%)  route 10.348ns (78.192%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.430    13.110    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X44Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.234 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[2]_INST_0/O
                         net (fo=0)                   0.973    14.207    res[2]
                                                                      r  res[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.195ns  (logic 2.886ns (21.872%)  route 10.309ns (78.128%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.391    13.071    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.195 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[7]_INST_0/O
                         net (fo=0)                   0.973    14.168    res[7]
                                                                      r  res[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.109ns  (logic 2.886ns (22.016%)  route 10.223ns (77.984%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.305    12.985    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X48Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.109 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0/O
                         net (fo=0)                   0.973    14.082    res[23]
                                                                      r  res[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.056ns  (logic 2.886ns (22.105%)  route 10.170ns (77.895%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/k_fu_28_reg[31]/Q
                         net (fo=39, routed)          1.550     3.041    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[67]_INST_0_i_2_0[0]
    SLICE_X41Y50         LUT5 (Prop_lut5_I4_O)        0.150     3.191 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13/O
                         net (fo=3, routed)           0.813     4.005    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[31]_INST_0_i_13_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.326     4.331 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_23_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.729 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.729    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.000 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[71]_INST_0_i_10/CO[0]
                         net (fo=28, routed)          1.163     6.163    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/CO[0]
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.373     6.536 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_19/O
                         net (fo=36, routed)          1.826     8.362    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/max_shift_reg_984_reg[3]
    SLICE_X46Y49         LUT5 (Prop_lut5_I2_O)        0.124     8.486 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.680     9.166    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_12_n_0
    SLICE_X46Y49         LUT3 (Prop_lut3_I2_O)        0.150     9.316 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.582     9.898    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_8_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.328    10.226 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2/O
                         net (fo=3, routed)           0.330    10.556    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31]_INST_0_i_2_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.680 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[23]_INST_0_i_2/O
                         net (fo=58, routed)          2.252    12.932    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/tmp_16_reg_975_reg[0]
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.124    13.056 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[5]_INST_0/O
                         net (fo=0)                   0.973    14.029    res[5]
                                                                      r  res[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.186ns (28.612%)  route 0.464ns (71.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X48Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[21]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31][19]
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[21]_INST_0/O
                         net (fo=0)                   0.410     1.060    res[21]
                                                                      r  res[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.240%)  route 0.497ns (72.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X44Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[5]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31][3]
    SLICE_X45Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[5]_INST_0/O
                         net (fo=0)                   0.410     1.093    res[5]
                                                                      r  res[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.189ns (27.599%)  route 0.496ns (72.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[0]/Q
                         net (fo=2, routed)           0.086     0.637    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[0]
    SLICE_X45Y53         LUT5 (Prop_lut5_I2_O)        0.048     0.685 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[64]_INST_0/O
                         net (fo=0)                   0.410     1.095    res[64]
                                                                      r  res[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[65]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.189ns (27.599%)  route 0.496ns (72.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[1]/Q
                         net (fo=2, routed)           0.086     0.637    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[1]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.048     0.685 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[65]_INST_0/O
                         net (fo=0)                   0.410     1.095    res[65]
                                                                      r  res[65] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.686ns  (logic 0.189ns (27.541%)  route 0.497ns (72.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X47Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/Q
                         net (fo=2, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[23]
    SLICE_X46Y53         LUT5 (Prop_lut5_I2_O)        0.048     0.686 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[25]_INST_0/O
                         net (fo=0)                   0.410     1.096    res[25]
                                                                      r  res[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[70]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.192ns (27.945%)  route 0.495ns (72.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X44Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[6]/Q
                         net (fo=2, routed)           0.085     0.636    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[6]
    SLICE_X45Y52         LUT5 (Prop_lut5_I2_O)        0.051     0.687 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[70]_INST_0/O
                         net (fo=0)                   0.410     1.097    res[70]
                                                                      r  res[70] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.186ns (27.065%)  route 0.501ns (72.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X43Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[1]/Q
                         net (fo=1, routed)           0.091     0.642    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31][1]
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.687 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[1]_INST_0/O
                         net (fo=0)                   0.410     1.097    res[1]
                                                                      r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.186ns (26.801%)  route 0.508ns (73.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X45Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[2]/Q
                         net (fo=1, routed)           0.098     0.649    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[31][2]
    SLICE_X44Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.694 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/res[2]_INST_0/O
                         net (fo=0)                   0.410     1.104    res[2]
                                                                      r  res[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.212ns (30.103%)  route 0.492ns (69.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X42Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_0_preg_reg[5]/Q
                         net (fo=2, routed)           0.082     0.656    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/ap_return_0_preg[5]
    SLICE_X43Y53         LUT5 (Prop_lut5_I2_O)        0.048     0.704 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[69]_INST_0/O
                         net (fo=0)                   0.410     1.114    res[69]
                                                                      r  res[69] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            res[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.186ns (26.295%)  route 0.521ns (73.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X45Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[3]/Q
                         net (fo=2, routed)           0.111     0.662    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[4][1]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.707 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/tab_U/res[3]_INST_0/O
                         net (fo=0)                   0.410     1.117    res[3]
                                                                      r  res[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_start
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_start
    SLICE_X33Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_CS_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X39Y48         LUT5 (Prop_lut5_I4_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X39Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_start
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_78
    SLICE_X34Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg_reg/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X34Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X34Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X36Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X36Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924     0.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X33Y42         FDSE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X34Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X34Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X36Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X36Y48         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X49Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X46Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X46Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X46Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=92, unset)           0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_rst
    SLICE_X45Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X45Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[13]/C





