{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697772256758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697772256761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:24:16 2023 " "Processing started: Fri Oct 20 12:24:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697772256761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772256761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PwmCtrl -c PwmCtrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off PwmCtrl -c PwmCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772256761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697772258353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697772258353 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2e.qsys " "Elaborating Platform Designer system entity \"nios2e.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772264437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:26 Progress: Loading PWM/nios2e.qsys " "2023.10.20.12:24:26 Progress: Loading PWM/nios2e.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772266622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Reading input file " "2023.10.20.12:24:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Adding CLK \[clock_source 18.1\] " "2023.10.20.12:24:27 Progress: Adding CLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Parameterizing module CLK " "2023.10.20.12:24:27 Progress: Parameterizing module CLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Adding CYCLE \[altera_avalon_pio 18.1\] " "2023.10.20.12:24:27 Progress: Adding CYCLE \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Parameterizing module CYCLE " "2023.10.20.12:24:27 Progress: Parameterizing module CYCLE" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Adding DUTY \[altera_avalon_pio 18.1\] " "2023.10.20.12:24:27 Progress: Adding DUTY \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Parameterizing module DUTY " "2023.10.20.12:24:27 Progress: Parameterizing module DUTY" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Adding ID \[altera_avalon_sysid_qsys 18.1\] " "2023.10.20.12:24:27 Progress: Adding ID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Parameterizing module ID " "2023.10.20.12:24:27 Progress: Parameterizing module ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\] " "2023.10.20.12:24:27 Progress: Adding JTAG \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Parameterizing module JTAG " "2023.10.20.12:24:27 Progress: Parameterizing module JTAG" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:27 Progress: Adding NIOS2 \[altera_nios2_gen2 18.1\] " "2023.10.20.12:24:27 Progress: Adding NIOS2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772267867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Parameterizing module NIOS2 " "2023.10.20.12:24:28 Progress: Parameterizing module NIOS2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\] " "2023.10.20.12:24:28 Progress: Adding RAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Parameterizing module RAM " "2023.10.20.12:24:28 Progress: Parameterizing module RAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Adding SW1 \[altera_avalon_pio 18.1\] " "2023.10.20.12:24:28 Progress: Adding SW1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Parameterizing module SW1 " "2023.10.20.12:24:28 Progress: Parameterizing module SW1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Adding SW2 \[altera_avalon_pio 18.1\] " "2023.10.20.12:24:28 Progress: Adding SW2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Parameterizing module SW2 " "2023.10.20.12:24:28 Progress: Parameterizing module SW2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Adding SW3 \[altera_avalon_pio 18.1\] " "2023.10.20.12:24:28 Progress: Adding SW3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Parameterizing module SW3 " "2023.10.20.12:24:28 Progress: Parameterizing module SW3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Building connections " "2023.10.20.12:24:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Parameterizing connections " "2023.10.20.12:24:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Validating " "2023.10.20.12:24:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.20.12:24:28 Progress: Done reading input file " "2023.10.20.12:24:28 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772268602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios2e.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.ID: Time stamp will be automatically updated when this component is generated. " "Nios2e.ID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2e.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.SW1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2e.SW1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.SW2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2e.SW2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e.SW3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2e.SW3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: Generating nios2e \"nios2e\" for QUARTUS_SYNTH " "Nios2e: Generating nios2e \"nios2e\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772269699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CYCLE: Starting RTL generation for module 'nios2e_CYCLE' " "CYCLE: Starting RTL generation for module 'nios2e_CYCLE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772272720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CYCLE:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_CYCLE --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0002_CYCLE_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0002_CYCLE_gen//nios2e_CYCLE_component_configuration.pl  --do_build_sim=0  \] " "CYCLE:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_CYCLE --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0002_CYCLE_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0002_CYCLE_gen//nios2e_CYCLE_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772272720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CYCLE: Done RTL generation for module 'nios2e_CYCLE' " "CYCLE: Done RTL generation for module 'nios2e_CYCLE'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CYCLE: \"nios2e\" instantiated altera_avalon_pio \"CYCLE\" " "CYCLE: \"nios2e\" instantiated altera_avalon_pio \"CYCLE\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ID: \"nios2e\" instantiated altera_avalon_sysid_qsys \"ID\" " "ID: \"nios2e\" instantiated altera_avalon_sysid_qsys \"ID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Starting RTL generation for module 'nios2e_JTAG' " "JTAG: Starting RTL generation for module 'nios2e_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0004_JTAG_gen//nios2e_JTAG_component_configuration.pl  --do_build_sim=0  \] " "JTAG:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0004_JTAG_gen//nios2e_JTAG_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: Done RTL generation for module 'nios2e_JTAG' " "JTAG: Done RTL generation for module 'nios2e_JTAG'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG: \"nios2e\" instantiated altera_avalon_jtag_uart \"JTAG\" " "JTAG: \"nios2e\" instantiated altera_avalon_jtag_uart \"JTAG\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772273907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2: \"nios2e\" instantiated altera_nios2_gen2 \"NIOS2\" " "NIOS2: \"nios2e\" instantiated altera_nios2_gen2 \"NIOS2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Starting RTL generation for module 'nios2e_RAM' " "RAM: Starting RTL generation for module 'nios2e_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0005_RAM_gen//nios2e_RAM_component_configuration.pl  --do_build_sim=0  \] " "RAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0005_RAM_gen//nios2e_RAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: Done RTL generation for module 'nios2e_RAM' " "RAM: Done RTL generation for module 'nios2e_RAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "RAM: \"nios2e\" instantiated altera_avalon_onchip_memory2 \"RAM\" " "RAM: \"nios2e\" instantiated altera_avalon_onchip_memory2 \"RAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW1: Starting RTL generation for module 'nios2e_SW1' " "SW1: Starting RTL generation for module 'nios2e_SW1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_SW1 --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0006_SW1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0006_SW1_gen//nios2e_SW1_component_configuration.pl  --do_build_sim=0  \] " "SW1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_SW1 --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0006_SW1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0006_SW1_gen//nios2e_SW1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW1: Done RTL generation for module 'nios2e_SW1' " "SW1: Done RTL generation for module 'nios2e_SW1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW1: \"nios2e\" instantiated altera_avalon_pio \"SW1\" " "SW1: \"nios2e\" instantiated altera_avalon_pio \"SW1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772274607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772277367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772277762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772277955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772278150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772278337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772278531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772278727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772278921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2e\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2e\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772280817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2e\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2e\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772280833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2e\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2e\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772280860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2e_NIOS2_cpu' " "Cpu: Starting RTL generation for module 'nios2e_NIOS2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772280871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2e_NIOS2_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0009_cpu_gen//nios2e_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2e_NIOS2_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9650_3305633998957846701.dir/0009_cpu_gen//nios2e_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772280871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:41 (*) Starting Nios II generation " "Cpu: # 2023.10.20 12:24:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:41 (*)   Checking for plaintext license. " "Cpu: # 2023.10.20 12:24:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:42 (*)   Plaintext license not found. " "Cpu: # 2023.10.20 12:24:42 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:42 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.10.20 12:24:42 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:42 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.10.20 12:24:42 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:42 (*)   Creating all objects for CPU " "Cpu: # 2023.10.20 12:24:42 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:42 (*)   Generating RTL from CPU objects " "Cpu: # 2023.10.20 12:24:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:42 (*)   Creating plain-text RTL " "Cpu: # 2023.10.20 12:24:42 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.10.20 12:24:43 (*) Done Nios II generation " "Cpu: # 2023.10.20 12:24:43 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2e_NIOS2_cpu' " "Cpu: Done RTL generation for module 'nios2e_NIOS2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_data_master_translator\" " "NIOS2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\" " "JTAG_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_data_master_agent\" " "NIOS2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\" " "JTAG_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2e: Done \"nios2e\" with 29 modules, 42 files " "Nios2e: Done \"nios2e\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772283920 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2e.qsys " "Finished elaborating Platform Designer system entity \"nios2e.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772284770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file pwmctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmCtrl " "Found entity 1: PwmCtrl" {  } { { "PwmCtrl.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/PwmCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e " "Found entity 1: nios2e" {  } { { "db/ip/nios2e/nios2e.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284937 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios2e/submodules/altera_merlin_master_agent.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios2e/submodules/altera_merlin_master_translator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772284999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772284999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios2e/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_CYCLE " "Found entity 1: nios2e_CYCLE" {  } { { "db/ip/nios2e/submodules/nios2e_cycle.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_cycle.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_ID " "Found entity 1: nios2e_ID" {  } { { "db/ip/nios2e/submodules/nios2e_id.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios2e/submodules/nios2e_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_JTAG_sim_scfifo_w " "Found entity 1: nios2e_JTAG_sim_scfifo_w" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285087 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_JTAG_scfifo_w " "Found entity 2: nios2e_JTAG_scfifo_w" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285087 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2e_JTAG_sim_scfifo_r " "Found entity 3: nios2e_JTAG_sim_scfifo_r" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285087 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2e_JTAG_scfifo_r " "Found entity 4: nios2e_JTAG_scfifo_r" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285087 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2e_JTAG " "Found entity 5: nios2e_JTAG" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_NIOS2 " "Found entity 1: nios2e_NIOS2" {  } { { "db/ip/nios2e/submodules/nios2e_nios2.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_NIOS2_cpu_register_bank_a_module " "Found entity 1: nios2e_NIOS2_cpu_register_bank_a_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_NIOS2_cpu_register_bank_b_module " "Found entity 2: nios2e_NIOS2_cpu_register_bank_b_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2e_NIOS2_cpu_nios2_oci_debug " "Found entity 3: nios2e_NIOS2_cpu_nios2_oci_debug" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2e_NIOS2_cpu_nios2_oci_break " "Found entity 4: nios2e_NIOS2_cpu_nios2_oci_break" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2e_NIOS2_cpu_nios2_oci_xbrk " "Found entity 5: nios2e_NIOS2_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2e_NIOS2_cpu_nios2_oci_dbrk " "Found entity 6: nios2e_NIOS2_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2e_NIOS2_cpu_nios2_oci_itrace " "Found entity 7: nios2e_NIOS2_cpu_nios2_oci_itrace" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2e_NIOS2_cpu_nios2_oci_td_mode " "Found entity 8: nios2e_NIOS2_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2e_NIOS2_cpu_nios2_oci_dtrace " "Found entity 9: nios2e_NIOS2_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2e_NIOS2_cpu_nios2_oci_fifo " "Found entity 13: nios2e_NIOS2_cpu_nios2_oci_fifo" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2e_NIOS2_cpu_nios2_oci_pib " "Found entity 14: nios2e_NIOS2_cpu_nios2_oci_pib" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2e_NIOS2_cpu_nios2_oci_im " "Found entity 15: nios2e_NIOS2_cpu_nios2_oci_im" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2e_NIOS2_cpu_nios2_performance_monitors " "Found entity 16: nios2e_NIOS2_cpu_nios2_performance_monitors" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2e_NIOS2_cpu_nios2_avalon_reg " "Found entity 17: nios2e_NIOS2_cpu_nios2_avalon_reg" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2e_NIOS2_cpu_ociram_sp_ram_module " "Found entity 18: nios2e_NIOS2_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2e_NIOS2_cpu_nios2_ocimem " "Found entity 19: nios2e_NIOS2_cpu_nios2_ocimem" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2e_NIOS2_cpu_nios2_oci " "Found entity 20: nios2e_NIOS2_cpu_nios2_oci" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2e_NIOS2_cpu " "Found entity 21: nios2e_NIOS2_cpu" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_NIOS2_cpu_debug_slave_sysclk " "Found entity 1: nios2e_NIOS2_cpu_debug_slave_sysclk" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_NIOS2_cpu_debug_slave_tck " "Found entity 1: nios2e_NIOS2_cpu_debug_slave_tck" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_tck.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_NIOS2_cpu_debug_slave_wrapper " "Found entity 1: nios2e_NIOS2_cpu_debug_slave_wrapper" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_NIOS2_cpu_test_bench " "Found entity 1: nios2e_NIOS2_cpu_test_bench" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_test_bench.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_RAM " "Found entity 1: nios2e_RAM" {  } { { "db/ip/nios2e/submodules/nios2e_ram.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_sw1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_sw1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_SW1 " "Found entity 1: nios2e_SW1" {  } { { "db/ip/nios2e/submodules/nios2e_sw1.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_sw1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_irq_mapper " "Found entity 1: nios2e_irq_mapper" {  } { { "db/ip/nios2e/submodules/nios2e_irq_mapper.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0 " "Found entity 1: nios2e_mm_interconnect_0" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2e_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_demux " "Found entity 1: nios2e_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2e_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_mux " "Found entity 1: nios2e_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2e_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285337 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router " "Found entity 2: nios2e_mm_interconnect_0_router" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285343 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_001 " "Found entity 2: nios2e_mm_interconnect_0_router_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285347 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_002 " "Found entity 2: nios2e_mm_interconnect_0_router_002" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2e_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2e_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2e_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697772285350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2e_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285351 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2e_mm_interconnect_0_router_004 " "Found entity 2: nios2e_mm_interconnect_0_router_004" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_demux " "Found entity 1: nios2e_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_mux " "Found entity 1: nios2e_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2e_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2e_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PwmCtrl " "Elaborating entity \"PwmCtrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697772285489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 PwmCtrl.v(29) " "Verilog HDL assignment warning at PwmCtrl.v(29): truncated value with size 32 to match size of target (28)" {  } { { "PwmCtrl.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/PwmCtrl.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697772285496 "|PwmCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e nios2e:u0 " "Elaborating entity \"nios2e\" for hierarchy \"nios2e:u0\"" {  } { { "PwmCtrl.v" "u0" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/PwmCtrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_CYCLE nios2e:u0\|nios2e_CYCLE:cycle " "Elaborating entity \"nios2e_CYCLE\" for hierarchy \"nios2e:u0\|nios2e_CYCLE:cycle\"" {  } { { "db/ip/nios2e/nios2e.v" "cycle" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_ID nios2e:u0\|nios2e_ID:id " "Elaborating entity \"nios2e_ID\" for hierarchy \"nios2e:u0\|nios2e_ID:id\"" {  } { { "db/ip/nios2e/nios2e.v" "id" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_JTAG nios2e:u0\|nios2e_JTAG:jtag " "Elaborating entity \"nios2e_JTAG\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\"" {  } { { "db/ip/nios2e/nios2e.v" "jtag" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_JTAG_scfifo_w nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w " "Elaborating entity \"nios2e_JTAG_scfifo_w\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "the_nios2e_JTAG_scfifo_w" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "wfifo" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772285867 ""}  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772285867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772285989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772285989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772285997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772286044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772286044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772286047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772286087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772286087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_w:the_nios2e_JTAG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772286087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_JTAG_scfifo_r nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_r:the_nios2e_JTAG_scfifo_r " "Elaborating entity \"nios2e_JTAG_scfifo_r\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|nios2e_JTAG_scfifo_r:the_nios2e_JTAG_scfifo_r\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "the_nios2e_JTAG_scfifo_r" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772286100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "nios2e_JTAG_alt_jtag_atlantic" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772286308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\"" {  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772286327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic " "Instantiated megafunction \"nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772286329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772286329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772286329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772286329 ""}  } { { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772286329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772286982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2e:u0\|nios2e_JTAG:jtag\|alt_jtag_atlantic:nios2e_JTAG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2 nios2e:u0\|nios2e_NIOS2:nios2 " "Elaborating entity \"nios2e_NIOS2\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\"" {  } { { "db/ip/nios2e/nios2e.v" "nios2" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu " "Elaborating entity \"nios2e_NIOS2_cpu\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2.v" "cpu" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_test_bench nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_test_bench:the_nios2e_NIOS2_cpu_test_bench " "Elaborating entity \"nios2e_NIOS2_cpu_test_bench\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_test_bench:the_nios2e_NIOS2_cpu_test_bench\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_test_bench" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_register_bank_a_module nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a " "Elaborating entity \"nios2e_NIOS2_cpu_register_bank_a_module\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "nios2e_NIOS2_cpu_register_bank_a" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_altsyncram" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287308 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772287308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772287343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772287343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_a_module:nios2e_NIOS2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_register_bank_b_module nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_b_module:nios2e_NIOS2_cpu_register_bank_b " "Elaborating entity \"nios2e_NIOS2_cpu_register_bank_b_module\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_register_bank_b_module:nios2e_NIOS2_cpu_register_bank_b\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "nios2e_NIOS2_cpu_register_bank_b" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_debug nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_debug\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_debug" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_debug:the_nios2e_NIOS2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287431 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772287431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_break nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_break:the_nios2e_NIOS2_cpu_nios2_oci_break " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_break\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_break:the_nios2e_NIOS2_cpu_nios2_oci_break\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_break" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_xbrk nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_xbrk:the_nios2e_NIOS2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_xbrk\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_xbrk:the_nios2e_NIOS2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_xbrk" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_dbrk nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_dbrk:the_nios2e_NIOS2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_dbrk\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_dbrk:the_nios2e_NIOS2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_dbrk" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_itrace nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_itrace:the_nios2e_NIOS2_cpu_nios2_oci_itrace " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_itrace\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_itrace:the_nios2e_NIOS2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_itrace" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_dtrace nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_dtrace:the_nios2e_NIOS2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_dtrace\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_dtrace:the_nios2e_NIOS2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_dtrace" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_td_mode nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_dtrace:the_nios2e_NIOS2_cpu_nios2_oci_dtrace\|nios2e_NIOS2_cpu_nios2_oci_td_mode:nios2e_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_td_mode\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_dtrace:the_nios2e_NIOS2_cpu_nios2_oci_dtrace\|nios2e_NIOS2_cpu_nios2_oci_td_mode:nios2e_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "nios2e_NIOS2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_fifo nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_fifo\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_fifo" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\|nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\|nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt:the_nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\|nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\|nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc:the_nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\|nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_fifo:the_nios2e_NIOS2_cpu_nios2_oci_fifo\|nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc:the_nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_pib nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_pib:the_nios2e_NIOS2_cpu_nios2_oci_pib " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_pib\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_pib:the_nios2e_NIOS2_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_pib" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_oci_im nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_im:the_nios2e_NIOS2_cpu_nios2_oci_im " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_oci_im\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_oci_im:the_nios2e_NIOS2_cpu_nios2_oci_im\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_oci_im" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_avalon_reg nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_avalon_reg:the_nios2e_NIOS2_cpu_nios2_avalon_reg " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_avalon_reg\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_avalon_reg:the_nios2e_NIOS2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_avalon_reg" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_nios2_ocimem nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem " "Elaborating entity \"nios2e_NIOS2_cpu_nios2_ocimem\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_nios2_ocimem" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_ociram_sp_ram_module nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram " "Elaborating entity \"nios2e_NIOS2_cpu_ociram_sp_ram_module\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "nios2e_NIOS2_cpu_ociram_sp_ram" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_altsyncram" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287632 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772287632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772287662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772287662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_nios2_ocimem:the_nios2e_NIOS2_cpu_nios2_ocimem\|nios2e_NIOS2_cpu_ociram_sp_ram_module:nios2e_NIOS2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_debug_slave_wrapper nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper " "Elaborating entity \"nios2e_NIOS2_cpu_debug_slave_wrapper\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "the_nios2e_NIOS2_cpu_debug_slave_wrapper" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_debug_slave_tck nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|nios2e_NIOS2_cpu_debug_slave_tck:the_nios2e_NIOS2_cpu_debug_slave_tck " "Elaborating entity \"nios2e_NIOS2_cpu_debug_slave_tck\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|nios2e_NIOS2_cpu_debug_slave_tck:the_nios2e_NIOS2_cpu_debug_slave_tck\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "the_nios2e_NIOS2_cpu_debug_slave_tck" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_NIOS2_cpu_debug_slave_sysclk nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|nios2e_NIOS2_cpu_debug_slave_sysclk:the_nios2e_NIOS2_cpu_debug_slave_sysclk " "Elaborating entity \"nios2e_NIOS2_cpu_debug_slave_sysclk\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|nios2e_NIOS2_cpu_debug_slave_sysclk:the_nios2e_NIOS2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "the_nios2e_NIOS2_cpu_debug_slave_sysclk" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "nios2e_NIOS2_cpu_debug_slave_phy" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\"" {  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy " "Instantiated megafunction \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287773 ""}  } { { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772287773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2e:u0\|nios2e_NIOS2:nios2\|nios2e_NIOS2_cpu:cpu\|nios2e_NIOS2_cpu_nios2_oci:the_nios2e_NIOS2_cpu_nios2_oci\|nios2e_NIOS2_cpu_debug_slave_wrapper:the_nios2e_NIOS2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2e_NIOS2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_RAM nios2e:u0\|nios2e_RAM:ram " "Elaborating entity \"nios2e_RAM\" for hierarchy \"nios2e:u0\|nios2e_RAM:ram\"" {  } { { "db/ip/nios2e/nios2e.v" "ram" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_ram.v" "the_altsyncram" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios2e/submodules/nios2e_ram.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2e_RAM.hex " "Parameter \"init_file\" = \"nios2e_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697772287823 ""}  } { { "db/ip/nios2e/submodules/nios2e_ram.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697772287823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mof1 " "Found entity 1: altsyncram_mof1" {  } { { "db/altsyncram_mof1.tdf" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/altsyncram_mof1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772287853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772287853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mof1 nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mof1:auto_generated " "Elaborating entity \"altsyncram_mof1\" for hierarchy \"nios2e:u0\|nios2e_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287853 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "nios2e_RAM.hex 512 10 " "Width of data items in \"nios2e_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 nios2e_RAM.hex " "Data at line (2) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 nios2e_RAM.hex " "Data at line (3) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 nios2e_RAM.hex " "Data at line (4) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 nios2e_RAM.hex " "Data at line (5) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 nios2e_RAM.hex " "Data at line (6) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 nios2e_RAM.hex " "Data at line (7) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 nios2e_RAM.hex " "Data at line (8) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 nios2e_RAM.hex " "Data at line (9) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 nios2e_RAM.hex " "Data at line (10) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 nios2e_RAM.hex " "Data at line (11) of memory initialization file \"nios2e_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1697772287867 ""}  } { { "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/software/PwmCtrl00/mem_init/nios2e_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1697772287867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_SW1 nios2e:u0\|nios2e_SW1:sw1 " "Elaborating entity \"nios2e_SW1\" for hierarchy \"nios2e:u0\|nios2e_SW1:sw1\"" {  } { { "db/ip/nios2e/nios2e.v" "sw1" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2e_mm_interconnect_0\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios2e/nios2e.v" "mm_interconnect_0" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772287964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:id_control_slave_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "id_control_slave_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cycle_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cycle_s1_translator\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cycle_s1_translator" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router " "Elaborating entity \"nios2e_mm_interconnect_0_router\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_default_decode nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\|nios2e_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router:router\|nios2e_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_001 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2e_mm_interconnect_0_router_001\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_001" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_001_default_decode nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\|nios2e_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_001:router_001\|nios2e_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_002 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2e_mm_interconnect_0_router_002\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_002" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_002_default_decode nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\|nios2e_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_002:router_002\|nios2e_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_004 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2e_mm_interconnect_0_router_004\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "router_004" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_router_004_default_decode nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004\|nios2e_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2e_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_router_004:router_004\|nios2e_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_demux nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_demux" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_demux_001 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_mux nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_mux" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_cmd_mux_002 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2e_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_demux nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_demux" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_mux nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_mux" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_rsp_mux_001 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2e_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_avalon_st_adapter nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2e_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2e:u0\|nios2e_mm_interconnect_0:mm_interconnect_0\|nios2e_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2e_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2e_irq_mapper nios2e:u0\|nios2e_irq_mapper:irq_mapper " "Elaborating entity \"nios2e_irq_mapper\" for hierarchy \"nios2e:u0\|nios2e_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios2e/nios2e.v" "irq_mapper" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2e:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2e:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios2e/nios2e.v" "rst_controller" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/nios2e.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2e:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios2e/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772288468 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697772289262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.20.12:24:51 Progress: Loading sld08d778ea/alt_sld_fab_wrapper_hw.tcl " "2023.10.20.12:24:51 Progress: Loading sld08d778ea/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772291447 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772292974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772293080 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772294668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772294742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772294821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772294918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772294927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772294927 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697772295620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08d778ea/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08d778ea/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08d778ea/alt_sld_fab.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772295800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772295800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772295877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772295877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772295900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772295900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772295953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772295953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772296027 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772296027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772296027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/sld08d778ea/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697772296078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772296078 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697772298149 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 3500 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2878 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 3878 -1 0 } } { "db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/nios2e/submodules/nios2e_jtag.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_jtag.v" 398 -1 0 } } { "db/ip/nios2e/submodules/nios2e_nios2_cpu.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/nios2e_nios2_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/nios2e/submodules/altera_reset_synchronizer.v" "" { Text "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/db/ip/nios2e/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697772298224 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697772298224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772298730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697772299587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/output_files/PwmCtrl.map.smsg " "Generated suppressed messages file C:/FPGAlite_Hardware/18.1/Motor_stop_experiment/PWM/output_files/PwmCtrl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772299952 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697772300876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697772300869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2184 " "Implemented 2184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697772301224 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697772301224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2029 " "Implemented 2029 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697772301224 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697772301224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697772301224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697772301258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:25:01 2023 " "Processing ended: Fri Oct 20 12:25:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697772301258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697772301258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697772301258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697772301258 ""}
