<stg><name>kNN_Predict_4_Pipeline_VITIS_LOOP_17_115</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %worstOfBest = alloca i32 1

]]></Node>
<StgValue><ssdm name="worstOfBest"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %worstOfBestIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="worstOfBestIdx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %secondWorstOfBest = alloca i32 1

]]></Node>
<StgValue><ssdm name="secondWorstOfBest"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %secondWorstOfBestIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="secondWorstOfBestIdx"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %bestDistances_3_101_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_101

]]></Node>
<StgValue><ssdm name="bestDistances_3_101_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %bestDistances_3_100_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_100

]]></Node>
<StgValue><ssdm name="bestDistances_3_100_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %bestDistances_3_99_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_99

]]></Node>
<StgValue><ssdm name="bestDistances_3_99_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %bestDistances_3_98_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_98

]]></Node>
<StgValue><ssdm name="bestDistances_3_98_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %bestDistances_3_97_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_97

]]></Node>
<StgValue><ssdm name="bestDistances_3_97_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %bestDistances_3_96_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_96

]]></Node>
<StgValue><ssdm name="bestDistances_3_96_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %bestDistances_3_95_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_95

]]></Node>
<StgValue><ssdm name="bestDistances_3_95_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %bestDistances_3_94_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_94

]]></Node>
<StgValue><ssdm name="bestDistances_3_94_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %bestDistances_3_93_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_93

]]></Node>
<StgValue><ssdm name="bestDistances_3_93_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %bestDistances_3_92_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_92

]]></Node>
<StgValue><ssdm name="bestDistances_3_92_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %bestDistances_3_91_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_91

]]></Node>
<StgValue><ssdm name="bestDistances_3_91_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %bestDistances_3_90_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_90

]]></Node>
<StgValue><ssdm name="bestDistances_3_90_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %bestDistances_3_89_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_89

]]></Node>
<StgValue><ssdm name="bestDistances_3_89_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %bestDistances_3_88_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_88

]]></Node>
<StgValue><ssdm name="bestDistances_3_88_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %bestDistances_3_87_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_87

]]></Node>
<StgValue><ssdm name="bestDistances_3_87_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %bestDistances_3_86_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_86

]]></Node>
<StgValue><ssdm name="bestDistances_3_86_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %bestDistances_3_85_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_85

]]></Node>
<StgValue><ssdm name="bestDistances_3_85_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %bestDistances_3_84_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_84

]]></Node>
<StgValue><ssdm name="bestDistances_3_84_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %bestDistances_3_83_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_83

]]></Node>
<StgValue><ssdm name="bestDistances_3_83_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %bestDistances_3_82_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bestDistances_3_82

]]></Node>
<StgValue><ssdm name="bestDistances_3_82_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i5 0, i5 %secondWorstOfBestIdx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i64 0, i64 %secondWorstOfBest

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i32 4294967295, i32 %worstOfBestIdx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i64 0, i64 %worstOfBest

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:28 %br_ln0 = br void %for.body.i55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body.i55:1 %i = load i5 %secondWorstOfBestIdx

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i55:3 %icmp_ln17 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i55:5 %add_ln17 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i55:6 %br_ln17 = br i1 %icmp_ln17, void %for.body.i55.split_ifconv, void %for.cond.cleanup.i51.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.i55.split_ifconv:0 %worstOfBest_load_8 = load i64 %worstOfBest

]]></Node>
<StgValue><ssdm name="worstOfBest_load_8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.i55.split_ifconv:1 %secondWorstOfBest_load_5 = load i64 %secondWorstOfBest

]]></Node>
<StgValue><ssdm name="secondWorstOfBest_load_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="5">
<![CDATA[
for.body.i55.split_ifconv:4 %secondWorstOfBest_37 = mux i64 @_ssdm_op_Mux.ap_auto.20double.i5, i64 %bestDistances_3_82_read, i64 %bestDistances_3_83_read, i64 %bestDistances_3_84_read, i64 %bestDistances_3_85_read, i64 %bestDistances_3_86_read, i64 %bestDistances_3_87_read, i64 %bestDistances_3_88_read, i64 %bestDistances_3_89_read, i64 %bestDistances_3_90_read, i64 %bestDistances_3_91_read, i64 %bestDistances_3_92_read, i64 %bestDistances_3_93_read, i64 %bestDistances_3_94_read, i64 %bestDistances_3_95_read, i64 %bestDistances_3_96_read, i64 %bestDistances_3_97_read, i64 %bestDistances_3_98_read, i64 %bestDistances_3_99_read, i64 %bestDistances_3_100_read, i64 %bestDistances_3_101_read, i5 %i

]]></Node>
<StgValue><ssdm name="secondWorstOfBest_37"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i55.split_ifconv:17 %tmp_38 = fcmp_olt  i64 %worstOfBest_load_8, i64 %secondWorstOfBest_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i55.split_ifconv:28 %tmp_40 = fcmp_olt  i64 %secondWorstOfBest_load_5, i64 %secondWorstOfBest_37

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i55.split_ifconv:36 %store_ln17 = store i5 %add_ln17, i5 %secondWorstOfBestIdx

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i55:0 %worstOfBestIdx_15 = load i32 %worstOfBestIdx

]]></Node>
<StgValue><ssdm name="worstOfBestIdx_15"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32">
<![CDATA[
for.body.i55:2 %trunc_ln17 = trunc i32 %worstOfBestIdx_15

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i55:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i55.split_ifconv:2 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i55.split_ifconv:3 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
for.body.i55.split_ifconv:5 %bitcast_ln21 = bitcast i64 %worstOfBest_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i55.split_ifconv:6 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="52" op_0_bw="64">
<![CDATA[
for.body.i55.split_ifconv:7 %trunc_ln21 = trunc i64 %bitcast_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
for.body.i55.split_ifconv:8 %bitcast_ln21_8 = bitcast i64 %secondWorstOfBest_37

]]></Node>
<StgValue><ssdm name="bitcast_ln21_8"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i55.split_ifconv:9 %tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln21_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="64">
<![CDATA[
for.body.i55.split_ifconv:10 %trunc_ln21_10 = trunc i64 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="trunc_ln21_10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i55.split_ifconv:11 %icmp_ln21 = icmp_ne  i11 %tmp_s, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body.i55.split_ifconv:12 %icmp_ln21_19 = icmp_eq  i52 %trunc_ln21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_19"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:13 %or_ln21 = or i1 %icmp_ln21_19, i1 %icmp_ln21

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i55.split_ifconv:14 %icmp_ln21_20 = icmp_ne  i11 %tmp_37, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln21_20"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body.i55.split_ifconv:15 %icmp_ln21_21 = icmp_eq  i52 %trunc_ln21_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_21"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:16 %or_ln21_8 = or i1 %icmp_ln21_21, i1 %icmp_ln21_20

]]></Node>
<StgValue><ssdm name="or_ln21_8"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i55.split_ifconv:17 %tmp_38 = fcmp_olt  i64 %worstOfBest_load_8, i64 %secondWorstOfBest_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:18 %and_ln21 = and i1 %tmp_38, i1 %or_ln21_8

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:19 %and_ln21_8 = and i1 %and_ln21, i1 %or_ln21

]]></Node>
<StgValue><ssdm name="and_ln21_8"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
for.body.i55.split_ifconv:20 %zext_ln21 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
for.body.i55.split_ifconv:21 %bitcast_ln29 = bitcast i64 %secondWorstOfBest_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i55.split_ifconv:22 %tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="64">
<![CDATA[
for.body.i55.split_ifconv:23 %trunc_ln29 = trunc i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body.i55.split_ifconv:24 %icmp_ln29 = icmp_ne  i11 %tmp_39, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.body.i55.split_ifconv:25 %icmp_ln29_8 = icmp_eq  i52 %trunc_ln29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:26 %or_ln29 = or i1 %icmp_ln29_8, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:27 %and_ln29 = and i1 %or_ln29, i1 %or_ln21_8

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.i55.split_ifconv:28 %tmp_40 = fcmp_olt  i64 %secondWorstOfBest_load_5, i64 %secondWorstOfBest_37

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:29 %and_ln29_13 = and i1 %and_ln29, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln29_13"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i55.split_ifconv:30 %secondWorstOfBest_41 = select i1 %and_ln21_8, i64 %secondWorstOfBest_37, i64 %worstOfBest_load_8

]]></Node>
<StgValue><ssdm name="secondWorstOfBest_41"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i55.split_ifconv:31 %worstOfBestIdx_16 = select i1 %and_ln21_8, i32 %zext_ln21, i32 %worstOfBestIdx_15

]]></Node>
<StgValue><ssdm name="worstOfBestIdx_16"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:32 %xor_ln21 = xor i1 %and_ln21_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i55.split_ifconv:33 %and_ln29_14 = and i1 %and_ln29_13, i1 %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln29_14"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i55.split_ifconv:34 %secondWorstOfBest_39 = select i1 %and_ln29_14, i64 %secondWorstOfBest_37, i64 %secondWorstOfBest_load_5

]]></Node>
<StgValue><ssdm name="secondWorstOfBest_39"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i55.split_ifconv:35 %secondWorstOfBest_40 = select i1 %and_ln21_8, i64 %worstOfBest_load_8, i64 %secondWorstOfBest_39

]]></Node>
<StgValue><ssdm name="secondWorstOfBest_40"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i55.split_ifconv:37 %store_ln17 = store i64 %secondWorstOfBest_40, i64 %secondWorstOfBest

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i55.split_ifconv:38 %store_ln17 = store i32 %worstOfBestIdx_16, i32 %worstOfBestIdx

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i55.split_ifconv:39 %store_ln17 = store i64 %secondWorstOfBest_41, i64 %worstOfBest

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.body.i55.split_ifconv:40 %br_ln17 = br void %for.body.i55

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond.cleanup.i51.exitStub:0 %worstOfBest_load = load i64 %worstOfBest

]]></Node>
<StgValue><ssdm name="worstOfBest_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.cond.cleanup.i51.exitStub:1 %secondWorstOfBest_load = load i64 %secondWorstOfBest

]]></Node>
<StgValue><ssdm name="secondWorstOfBest_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup.i51.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %secondWorstOfBest_42_out, i64 %secondWorstOfBest_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.cond.cleanup.i51.exitStub:3 %write_ln17 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %worstOfBestIdx_28_out, i5 %trunc_ln17

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.cond.cleanup.i51.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %worstOfBest_28_out, i64 %worstOfBest_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
for.cond.cleanup.i51.exitStub:5 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
