# Hasani -AUG 2024
# Created Project
start_gui
create_project AXI_Stream {E:/LEARNING/VHDL REP/ZYNQ_Training/Data_stream_AXI/Vivado/AXI_Stream} -part xc7z020clg400-1
set_property target_language VHDL [current_project]
# Create Block Design
create_bd_design -dir {E:/LEARNING/VHDL REP/ZYNQ_Training/Data_stream_AXI/BD} "Simple_Gen"
Wrote  : <E:\LEARNING\VHDL REP\ZYNQ_Training\Data_stream_AXI\BD\Simple_Gen\Simple_Gen.bd> 

set_property  ip_repo_paths  {{E:/LEARNING/VHDL REP/ZYNQ_Training/Data_stream_AXI/IP}} [current_project]
update_ip_catalog
# Add Sample Gen
startgroup
create_bd_cell -type ip -vlnv Home:user:sample_generator:1.0 sample_generator_0
endgroup
# Add FIFO
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
# Add FFT
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
# Add ZYNQ
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup

apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
# Add AXI DMA
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup

startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup

apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S]

####################################################################################################
# Connections 
connect_bd_intf_net [get_bd_intf_pins sample_generator_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
