-------------------------------------------------------------------
-- Control Unit:
-- Reference Schematic for signals
-------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

entity controlUnit is 
	generic (N : integer := 32);
		-- control data  will grab these bits from bus 9[6:0] & 9[30, 14:12]. Reference schematic
	port(   c_IN : in std_logic_vector(N-1 downto 0); 
		PCSel : out std_logic;
		ImmSel : out std_logic;
		s_RegWr : out std_logic;
		BrUn : out std_logic;
		Asel : out std_logic;
		Bsel : out std_logic;
		ALUSel : out std_logic;
		s_DMemWr : out std_logic;
		WBSel : out std_logic;
end controlUnit;

architecture dataflow of controlUnit is
  begin
	with d_IN select --Select 
	f_OUT <= "00000000000000000000000000000001" when "00000",
        "00000000000000000000000000000000" when others;

end dataflow;