/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire [23:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire [16:0] celloutsig_0_38z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [26:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[82] ? in_data[91] : in_data[67]);
  assign celloutsig_0_2z = !(in_data[67] ? celloutsig_0_0z : in_data[77]);
  assign celloutsig_0_8z = ~((celloutsig_0_6z[1] | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_13z[12]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_3z[2] | in_data[155]));
  assign celloutsig_0_28z = ~((celloutsig_0_13z[12] | celloutsig_0_8z) & (celloutsig_0_25z[1] | celloutsig_0_1z[4]));
  assign celloutsig_0_4z = in_data[1] | ~(in_data[70]);
  assign celloutsig_0_22z = celloutsig_0_11z[20] | celloutsig_0_17z[3];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 14'h0000;
    else _00_ <= { celloutsig_0_1z[3:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 9'h000;
    else _01_ <= in_data[56:48];
  assign celloutsig_1_0z = in_data[113:102] === in_data[179:168];
  assign celloutsig_1_2z = celloutsig_1_1z[3:0] === in_data[162:159];
  assign celloutsig_1_4z = in_data[153:151] === { in_data[164:163], celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[178:158], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } === { celloutsig_1_6z[19:8], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_24z = { celloutsig_0_12z[7:3], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_16z } === { celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_42z = ! { celloutsig_0_38z[12], celloutsig_0_17z };
  assign celloutsig_0_9z = ! { _00_[11:0], celloutsig_0_4z };
  assign celloutsig_0_10z = ! _00_[10:1];
  assign celloutsig_0_47z = { _01_, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_43z, celloutsig_0_42z } || { celloutsig_0_37z[3:1], celloutsig_0_29z, celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_32z };
  assign celloutsig_0_34z = { celloutsig_0_30z[13:4], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z } % { 1'h1, _00_[12:9], _00_, celloutsig_0_15z, celloutsig_0_16z[3:1], in_data[0] };
  assign celloutsig_0_56z = celloutsig_0_27z[6:0] % { 1'h1, celloutsig_0_16z[2:0], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_47z };
  assign celloutsig_0_7z = in_data[57:48] % { 1'h1, in_data[63:55] };
  assign celloutsig_0_13z = { in_data[14:11], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[8:3], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_7z[7:0], celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_17z = { celloutsig_0_3z[0], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_2z };
  assign celloutsig_0_27z = celloutsig_0_7z[9:1] % { 1'h1, celloutsig_0_13z[2:1], celloutsig_0_1z };
  assign celloutsig_0_32z = celloutsig_0_17z[1] ? { celloutsig_0_30z[11:3], celloutsig_0_28z, celloutsig_0_10z } : celloutsig_0_26z[11:1];
  assign celloutsig_0_3z = celloutsig_0_1z[4] ? { in_data[29:9], celloutsig_0_0z, celloutsig_0_2z } : in_data[89:67];
  assign celloutsig_1_6z = celloutsig_1_1z[5] ? { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[8:6], 1'h1, celloutsig_1_1z[4:0], celloutsig_1_5z } : in_data[117:98];
  assign celloutsig_0_11z[20:1] = _00_[9] ? celloutsig_0_3z[21:2] : { _00_[13:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_35z = celloutsig_0_20z[15:9] != { _00_[5:0], celloutsig_0_19z };
  assign celloutsig_0_18z = { _01_[3], celloutsig_0_12z, celloutsig_0_0z } != { _00_[9:1], celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_38z = - { celloutsig_0_12z[8:1], celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_37z };
  assign celloutsig_0_44z = - { celloutsig_0_34z[18:8], celloutsig_0_9z };
  assign celloutsig_1_3z = - celloutsig_1_1z[8:3];
  assign celloutsig_1_7z = - { in_data[101], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_8z = - { celloutsig_1_3z[4:1], celloutsig_1_7z };
  assign celloutsig_0_6z = - _00_[8:5];
  assign celloutsig_0_25z = - { celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_26z = - { celloutsig_0_20z[10:0], celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_29z = ~ { celloutsig_0_16z[2], _01_ };
  assign celloutsig_0_55z = & { celloutsig_0_44z[6:0], celloutsig_0_10z };
  assign celloutsig_1_15z = & { celloutsig_1_13z, celloutsig_1_9z[25:20] };
  assign celloutsig_0_31z = celloutsig_0_2z & celloutsig_0_11z[12];
  assign celloutsig_1_11z = celloutsig_1_6z[16] & in_data[154];
  assign celloutsig_0_21z = in_data[95] & _00_[4];
  assign celloutsig_1_19z = ^ { celloutsig_1_9z[12:10], celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_37z = _01_[6:1] <<< { _01_[4:2], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_19z };
  assign celloutsig_0_43z = celloutsig_0_25z[4:2] <<< celloutsig_0_1z[4:2];
  assign celloutsig_1_18z = celloutsig_1_1z[6:4] <<< { celloutsig_1_8z[2], celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_12z = { celloutsig_0_3z[13], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z } <<< { celloutsig_0_3z[14:7], celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[185:178], celloutsig_1_0z } ^ in_data[128:120];
  assign celloutsig_1_9z = { in_data[142:138], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } ^ { in_data[135:110], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[23:18] ^ in_data[73:68];
  assign celloutsig_0_16z = celloutsig_0_7z[6:3] ^ { celloutsig_0_11z[3:1], celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_26z } ^ { celloutsig_0_29z[1:0], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_15z = ~((celloutsig_0_4z & celloutsig_0_13z[0]) | (celloutsig_0_11z[8] & celloutsig_0_12z[1]));
  assign celloutsig_0_11z[0] = celloutsig_0_2z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
