{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558962381373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558962381374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:06:21 2019 " "Processing started: Mon May 27 21:06:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558962381374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558962381374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lock_Combined -c Lock_Combined " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lock_Combined -c Lock_Combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558962381374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558962381892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock_combined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lock_combined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lock_Combined-behav " "Found design unit 1: Lock_Combined-behav" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558962382424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lock_Combined " "Found entity 1: Lock_Combined" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558962382424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558962382424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lock_Combined " "Elaborating entity \"Lock_Combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558962382456 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyword2 Lock_Combined.vhd(45) " "Verilog HDL or VHDL warning at Lock_Combined.vhd(45): object \"keyword2\" assigned a value but never read" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558962382458 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyword3 Lock_Combined.vhd(46) " "Verilog HDL or VHDL warning at Lock_Combined.vhd(46): object \"keyword3\" assigned a value but never read" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558962382458 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 Lock_Combined.vhd(72) " "VHDL Process Statement warning at Lock_Combined.vhd(72): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382458 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(81) " "VHDL Process Statement warning at Lock_Combined.vhd(81): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382459 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(94) " "VHDL Process Statement warning at Lock_Combined.vhd(94): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382459 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(97) " "VHDL Process Statement warning at Lock_Combined.vhd(97): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382459 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(107) " "VHDL Process Statement warning at Lock_Combined.vhd(107): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382459 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number1 Lock_Combined.vhd(110) " "VHDL Process Statement warning at Lock_Combined.vhd(110): signal \"number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(112) " "VHDL Process Statement warning at Lock_Combined.vhd(112): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(120) " "VHDL Process Statement warning at Lock_Combined.vhd(120): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number2 Lock_Combined.vhd(123) " "VHDL Process Statement warning at Lock_Combined.vhd(123): signal \"number2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number1 Lock_Combined.vhd(125) " "VHDL Process Statement warning at Lock_Combined.vhd(125): signal \"number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(127) " "VHDL Process Statement warning at Lock_Combined.vhd(127): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(133) " "VHDL Process Statement warning at Lock_Combined.vhd(133): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number3 Lock_Combined.vhd(136) " "VHDL Process Statement warning at Lock_Combined.vhd(136): signal \"number3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382460 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number2 Lock_Combined.vhd(138) " "VHDL Process Statement warning at Lock_Combined.vhd(138): signal \"number2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number1 Lock_Combined.vhd(140) " "VHDL Process Statement warning at Lock_Combined.vhd(140): signal \"number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number0 Lock_Combined.vhd(142) " "VHDL Process Statement warning at Lock_Combined.vhd(142): signal \"number0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(146) " "VHDL Process Statement warning at Lock_Combined.vhd(146): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lock_Combined.vhd(159) " "VHDL Process Statement warning at Lock_Combined.vhd(159): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dig Lock_Combined.vhd(79) " "VHDL Process Statement warning at Lock_Combined.vhd(79): inferring latch(es) for signal or variable \"dig\", which holds its previous value in one or more paths through the process" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_r Lock_Combined.vhd(79) " "VHDL Process Statement warning at Lock_Combined.vhd(79): inferring latch(es) for signal or variable \"data_r\", which holds its previous value in one or more paths through the process" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558962382461 "|Lock_Combined"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg Lock_Combined.vhd(173) " "VHDL Process Statement warning at Lock_Combined.vhd(173): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558962382462 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(371) " "VHDL Process Statement warning at Lock_Combined.vhd(371): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382464 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(390) " "VHDL Process Statement warning at Lock_Combined.vhd(390): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382465 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(409) " "VHDL Process Statement warning at Lock_Combined.vhd(409): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382465 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(428) " "VHDL Process Statement warning at Lock_Combined.vhd(428): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382466 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(447) " "VHDL Process Statement warning at Lock_Combined.vhd(447): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382466 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(466) " "VHDL Process Statement warning at Lock_Combined.vhd(466): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382466 "|Lock_Combined"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk Lock_Combined.vhd(485) " "VHDL Process Statement warning at Lock_Combined.vhd(485): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558962382467 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[0\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382477 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[1\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382477 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[2\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382477 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[3\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[4\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[5\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[6\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] Lock_Combined.vhd(173) " "Inferred latch for \"seg\[7\]\" at Lock_Combined.vhd(173)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[0\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[0\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[1\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[1\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[2\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[2\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[3\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[3\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382478 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_r\[4\] Lock_Combined.vhd(79) " "Inferred latch for \"data_r\[4\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382479 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[0\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[0\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382479 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[1\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[1\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382479 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[2\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[2\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382479 "|Lock_Combined"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig\[3\] Lock_Combined.vhd(79) " "Inferred latch for \"dig\[3\]\" at Lock_Combined.vhd(79)" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558962382479 "|Lock_Combined"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[0\]\$latch " "Latch seg\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[1\]\$latch " "Latch seg\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[2\]\$latch " "Latch seg\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[3\]\$latch " "Latch seg\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[4\]\$latch " "Latch seg\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[5\]\$latch " "Latch seg\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg\[6\]\$latch " "Latch seg\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal data_r\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383293 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[0\] " "Latch data_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR number\[2\] " "Ports ENA and CLR on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[1\] " "Latch data_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE number\[2\] " "Ports ENA and PRE on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[2\] " "Latch data_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE number\[2\] " "Ports ENA and PRE on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_r\[3\] " "Latch data_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA number\[2\] " "Ports D and ENA on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE number\[2\] " "Ports ENA and PRE on the latch are fed by the same signal number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558962383294 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558962383294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558962383561 "|Lock_Combined|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558962383561 "|Lock_Combined|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558962383561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558962384327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558962384327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "533 " "Implemented 533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558962384459 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558962384459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "514 " "Implemented 514 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558962384459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558962384459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558962384508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:06:24 2019 " "Processing ended: Mon May 27 21:06:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558962384508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558962384508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558962384508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558962384508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558962385572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558962385573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:06:25 2019 " "Processing started: Mon May 27 21:06:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558962385573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558962385573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lock_Combined -c Lock_Combined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lock_Combined -c Lock_Combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558962385573 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558962385641 ""}
{ "Info" "0" "" "Project  = Lock_Combined" {  } {  } 0 0 "Project  = Lock_Combined" 0 0 "Fitter" 0 0 1558962385642 ""}
{ "Info" "0" "" "Revision = Lock_Combined" {  } {  } 0 0 "Revision = Lock_Combined" 0 0 "Fitter" 0 0 1558962385642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1558962385768 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lock_Combined EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Lock_Combined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558962385783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558962385811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558962385811 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558962385872 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558962386053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558962386053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558962386053 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558962386053 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558962386055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558962386055 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558962386055 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558962386055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1558962386238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lock_Combined.sdc " "Synopsys Design Constraints File file not found: 'Lock_Combined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558962386239 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558962386239 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~10  from: datac  to: combout " "Cell: c~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962386243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~3  from: datac  to: combout " "Cell: c~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962386243 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~9  from: datad  to: combout " "Cell: c~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962386243 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1558962386243 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558962386247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[2\] " "Destination node number\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { number[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[4\] " "Destination node number\[4\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { number[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[1\] " "Destination node number\[1\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { number[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[3\] " "Destination node number\[3\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 210 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { number[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558962386277 ""}  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 6 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558962386277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux29~0  " "Automatically promoted node Mux29~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 175 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558962386277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig\[3\]~3  " "Automatically promoted node dig\[3\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 79 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558962386277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divclk  " "Automatically promoted node divclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558962386277 ""}  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 16 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558962386277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s5 (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node s5 (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[0\] " "Destination node s5cnt2\[0\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[1\] " "Destination node s5cnt2\[1\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[2\] " "Destination node s5cnt2\[2\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[3\] " "Destination node s5cnt2\[3\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[4\] " "Destination node s5cnt2\[4\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[5\] " "Destination node s5cnt2\[5\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[6\] " "Destination node s5cnt2\[6\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[7\] " "Destination node s5cnt2\[7\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[8\] " "Destination node s5cnt2\[8\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s5cnt2\[9\] " "Destination node s5cnt2\[9\]" {  } { { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 485 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5cnt2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558962386278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1558962386278 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558962386278 ""}  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { s5 } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s5" } } } } { "Lock_Combined.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Lock(Combined)/Lock_Combined.vhd" 7 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558962386278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558962386375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558962386375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558962386376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558962386377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558962386378 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558962386379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558962386379 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558962386380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558962386380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558962386382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558962386382 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key1 " "Node \"key1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key2 " "Node \"key2\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key3 " "Node \"key3\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key4 " "Node \"key4\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key5 " "Node \"key5\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[0\] " "Node \"sd_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[10\] " "Node \"sd_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[11\] " "Node \"sd_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[1\] " "Node \"sd_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[2\] " "Node \"sd_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[3\] " "Node \"sd_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[4\] " "Node \"sd_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[5\] " "Node \"sd_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[6\] " "Node \"sd_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[7\] " "Node \"sd_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[8\] " "Node \"sd_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[9\] " "Node \"sd_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ba\[0\] " "Node \"sd_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ba\[1\] " "Node \"sd_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cas " "Node \"sd_cas\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cas" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cke " "Node \"sd_cke\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cs " "Node \"sd_cs\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[0\] " "Node \"sd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[10\] " "Node \"sd_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[11\] " "Node \"sd_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[12\] " "Node \"sd_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[13\] " "Node \"sd_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[14\] " "Node \"sd_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[15\] " "Node \"sd_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[1\] " "Node \"sd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[2\] " "Node \"sd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[3\] " "Node \"sd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[4\] " "Node \"sd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[5\] " "Node \"sd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[6\] " "Node \"sd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[7\] " "Node \"sd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[8\] " "Node \"sd_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[9\] " "Node \"sd_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ldqm " "Node \"sd_ldqm\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ldqm" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ras " "Node \"sd_ras\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ras" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_udqm " "Node \"sd_udqm\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_udqm" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_we " "Node \"sd_we\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_we" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558962386396 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558962386396 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558962386402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558962386775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558962387015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558962387024 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558962387964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558962387964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558962388082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Lock(Combined)/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558962389294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558962389294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558962390234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558962390235 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558962390235 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.25 " "Total time spent on timing analysis during the Fitter is 1.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558962390249 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558962390252 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led 0 " "Pin \"led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[0\] 0 " "Pin \"dig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[1\] 0 " "Pin \"dig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[2\] 0 " "Pin \"dig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[3\] 0 " "Pin \"dig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558962390268 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1558962390268 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558962390378 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558962390428 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558962390554 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558962390684 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558962390725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SCNU/Study/Test/Quartus/Lock(Combined)/output_files/Lock_Combined.fit.smsg " "Generated suppressed messages file C:/SCNU/Study/Test/Quartus/Lock(Combined)/output_files/Lock_Combined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558962390827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558962391077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:06:31 2019 " "Processing ended: Mon May 27 21:06:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558962391077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558962391077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558962391077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558962391077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558962392031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558962392031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:06:31 2019 " "Processing started: Mon May 27 21:06:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558962392031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558962392031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lock_Combined -c Lock_Combined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lock_Combined -c Lock_Combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558962392032 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558962392469 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558962392490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558962392733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:06:32 2019 " "Processing ended: Mon May 27 21:06:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558962392733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558962392733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558962392733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558962392733 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558962393350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558962393781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558962393782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 21:06:33 2019 " "Processing started: Mon May 27 21:06:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558962393782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558962393782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lock_Combined -c Lock_Combined " "Command: quartus_sta Lock_Combined -c Lock_Combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558962393782 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1558962393852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558962394002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558962394035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558962394035 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1558962394122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lock_Combined.sdc " "Synopsys Design Constraints File file not found: 'Lock_Combined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558962394147 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558962394147 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name number\[0\] number\[0\] " "create_clock -period 1.000 -name number\[0\] number\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divclk divclk " "create_clock -period 1.000 -name divclk divclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394150 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name data_r\[0\] data_r\[0\] " "create_clock -period 1.000 -name data_r\[0\] data_r\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394150 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394150 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~10  from: datab  to: combout " "Cell: c~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~3  from: datad  to: combout " "Cell: c~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~9  from: datad  to: combout " "Cell: c~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1558962394155 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558962394158 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1558962394168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558962394184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.991 " "Worst-case setup slack is -7.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.991       -30.065 number\[0\]  " "   -7.991       -30.065 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.299     -1069.793 clk  " "   -6.299     -1069.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597       -24.140 data_r\[0\]  " "   -3.597       -24.140 data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083        -0.083 divclk  " "   -0.083        -0.083 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.381 " "Worst-case hold slack is -5.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.381       -28.510 number\[0\]  " "   -5.381       -28.510 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.862       -17.895 data_r\[0\]  " "   -2.862       -17.895 data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.992        -4.282 clk  " "   -0.992        -4.282 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divclk  " "    0.499         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.987 " "Worst-case recovery slack is -4.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.987       -18.282 number\[0\]  " "   -4.987       -18.282 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.377 " "Worst-case removal slack is -4.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377       -17.011 number\[0\]  " "   -4.377       -17.011 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -374.425 clk  " "   -1.941      -374.425 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508       -86.030 number\[0\]  " "   -1.508       -86.030 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 divclk  " "   -0.742        -2.968 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 data_r\[0\]  " "    0.500         0.000 data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394230 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558962394468 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1558962394469 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~10  from: datab  to: combout " "Cell: c~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~3  from: datad  to: combout " "Cell: c~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c~9  from: datad  to: combout " "Cell: c~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1558962394492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558962394496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.483 " "Worst-case setup slack is -2.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.483        -9.381 number\[0\]  " "   -2.483        -9.381 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.235      -189.479 clk  " "   -1.235      -189.479 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.373        -2.286 data_r\[0\]  " "   -0.373        -2.286 data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605         0.000 divclk  " "    0.605         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.423 " "Worst-case hold slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423        -7.879 number\[0\]  " "   -1.423        -7.879 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.184        -7.493 data_r\[0\]  " "   -1.184        -7.493 data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936       -15.246 clk  " "   -0.936       -15.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divclk  " "    0.215         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.621 " "Worst-case recovery slack is -1.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621        -6.106 number\[0\]  " "   -1.621        -6.106 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.299 " "Worst-case removal slack is -1.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.299        -5.093 number\[0\]  " "   -1.299        -5.093 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -252.380 clk  " "   -1.380      -252.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 divclk  " "   -0.500        -2.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132        -3.654 number\[0\]  " "   -0.132        -3.654 number\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 data_r\[0\]  " "    0.500         0.000 data_r\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558962394543 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558962394770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558962394820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558962394821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558962394982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 21:06:34 2019 " "Processing ended: Mon May 27 21:06:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558962394982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558962394982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558962394982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558962394982 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus II Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558962395686 ""}
