#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun Mar 20 10:41:42 2022
# Process ID: 1376
# Current directory: C:/Users/jiangja5/hash_server
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent96 C:\Users\jiangja5\hash_server\hash_server.xpr
# Log file: C:/Users/jiangja5/hash_server/vivado.log
# Journal file: C:/Users/jiangja5/hash_server\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangja5/hash_server/hash_server.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangja5/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 975.430 ; gain = 360.652
open_bd_design {C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s04_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s05_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s06_mmu
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- user.org:user:hash_table_mgr:1.0 - hash_table_mgr_0
Adding cell -- user.org:user:hash_table_mgr_mig:1.0 - hash_table_mgr_mig_0
Adding cell -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding cell -- xilinx.com:user:sd_card_controller:1.0 - sd_card_controller_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_ethernet_0_dma
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /sd_card_controller_0/resetn(rst)
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Successfully read diagram <design_1> from BD file <C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_shift_ram_0/Q(data) and /phy_rst_n(rst)
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2031.719 ; gain = 105.250
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI]
disconnect_bd_net /mig_7series_0_ui_clk [get_bd_pins microblaze_0_axi_periph/M02_ACLK]
disconnect_bd_net /rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins microblaze_0_axi_periph/M02_ARESETN]
delete_bd_objs [get_bd_intf_nets sd_card_controller_0_M00_AXI]
disconnect_bd_net /microblaze_0_Clk [get_bd_pins microblaze_0_axi_periph/S03_ACLK]
disconnect_bd_net /rst_clk_wiz_1_100M_peripheral_aresetn [get_bd_pins microblaze_0_axi_periph/S03_ARESETN]
delete_bd_objs [get_bd_intf_nets hash_table_mgr_mig_0_M00_AXI]
disconnect_bd_net /clk_wiz_1_clk_out3 [get_bd_pins microblaze_0_axi_periph/S02_ACLK]
disconnect_bd_net /rst_clk_wiz_1_100M1_peripheral_aresetn [get_bd_pins microblaze_0_axi_periph/S02_ARESETN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins sd_card_controller_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S02_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins hash_table_mgr_mig_0/M00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins rst_clk_wiz_1_100M1/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\jiangja5\hash_server\hash_server.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S02_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S03_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S03_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/S02_ARESETN] [get_bd_pins rst_clk_wiz_1_100M/peripheral_aresetn]
save_bd_design
Wrote  : <C:\Users\jiangja5\hash_server\hash_server.srcs\sources_1\bd\design_1\design_1.bd> 
set_property offset 0x80000000 [get_bd_addr_segs {microblaze_0/Data/SEG_mig_7series_0_memaddr}]
set_property offset 0x80000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_mig_7series_0_memaddr}]
set_property offset 0x80000000 [get_bd_addr_segs {axi_ethernet_0_dma/Data_SG/SEG_mig_7series_0_memaddr}]
set_property offset 0x80000000 [get_bd_addr_segs {axi_ethernet_0_dma/Data_MM2S/SEG_mig_7series_0_memaddr}]
set_property offset 0x80000000 [get_bd_addr_segs {axi_ethernet_0_dma/Data_S2MM/SEG_mig_7series_0_memaddr}]
startgroup
set_property -dict [list CONFIG.SD_DDR_BASE_ADDR {0x90000000}] [get_bd_cells sd_card_controller_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_M00_AXI_TARGET_SLAVE_BASE_ADDR {0x90000000}] [get_bd_cells hash_table_mgr_mig_0]
endgroup
save_bd_design
Wrote  : <C:\Users\jiangja5\hash_server\hash_server.srcs\sources_1\bd\design_1\design_1.bd> 
startgroup
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_microblaze_0_axi_intc_Reg]
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_axi_ethernet_0_Reg0]
Excluding </axi_ethernet_0/s_axi/Reg0> from </sd_card_controller_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_axi_ethernet_0_dma_Reg]
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </sd_card_controller_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_axi_gpio_0_Reg]
Excluding </axi_gpio_0/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_axi_timer_0_Reg]
Excluding </axi_timer_0/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_axi_uartlite_0_Reg]
Excluding </axi_uartlite_0/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs sd_card_controller_0/M00_AXI/SEG_hash_table_mgr_0_S00_AXI_reg]
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </sd_card_controller_0/M00_AXI>
endgroup
startgroup
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_microblaze_0_axi_intc_Reg]
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_axi_ethernet_0_Reg0]
Excluding </axi_ethernet_0/s_axi/Reg0> from </hash_table_mgr_mig_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_axi_ethernet_0_dma_Reg]
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </hash_table_mgr_mig_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_axi_gpio_0_Reg]
Excluding </axi_gpio_0/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_axi_timer_0_Reg]
Excluding </axi_timer_0/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_axi_uartlite_0_Reg]
Excluding </axi_uartlite_0/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
exclude_bd_addr_seg [get_bd_addr_segs hash_table_mgr_mig_0/M00_AXI/SEG_hash_table_mgr_0_S00_AXI_reg]
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </hash_table_mgr_mig_0/M00_AXI>
endgroup
set_property range 512M [get_bd_addr_segs {microblaze_0/Data/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {microblaze_0/Instruction/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {hash_table_mgr_mig_0/M00_AXI/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {sd_card_controller_0/M00_AXI/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {axi_ethernet_0_dma/Data_SG/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {axi_ethernet_0_dma/Data_MM2S/SEG_mig_7series_0_memaddr}]
set_property range 512M [get_bd_addr_segs {axi_ethernet_0_dma/Data_S2MM/SEG_mig_7series_0_memaddr}]
save_bd_design
Wrote  : <C:\Users\jiangja5\hash_server\hash_server.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /microblaze_0_axi_intc/intr
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2132.707 ; gain = 0.000
save_bd_design
Wrote  : <C:\Users\jiangja5\hash_server\hash_server.srcs\sources_1\bd\design_1\design_1.bd> 
close_bd_design [get_bd_designs design_1]
reset_run synth_1
reset_run design_1_sd_card_controller_0_0_synth_1
reset_run design_1_hash_table_mgr_mig_0_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
reset_run design_1_ilmb_bram_if_cntlr_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_mig_7series_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /sd_card_controller_0/resetn(rst)
Excluding </axi_ethernet_0/s_axi/Reg0> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </axi_gpio_0/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </axi_timer_0/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </axi_uartlite_0/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </hash_table_mgr_mig_0/M00_AXI>
Excluding </axi_ethernet_0/s_axi/Reg0> from </sd_card_controller_0/M00_AXI>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </sd_card_controller_0/M00_AXI>
Excluding </axi_gpio_0/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
Excluding </axi_timer_0/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
Excluding </axi_uartlite_0/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </sd_card_controller_0/M00_AXI>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </sd_card_controller_0/M00_AXI>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_SG>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_MM2S>
Excluding </axi_ethernet_0/s_axi/Reg0> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_ethernet_0_dma/S_AXI_LITE/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </axi_uartlite_0/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </hash_table_mgr_0/S00_AXI/S00_AXI_reg> from </axi_ethernet_0_dma/Data_S2MM>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_ethernet_0_dma/Data_S2MM>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_shift_ram_0/Q(data) and /phy_rst_n(rst)
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_81M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hash_table_mgr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hash_table_mgr_mig_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sd_card_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0.hwh
Generated Block Design Tcl file c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/hw_handoff/design_1_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/design_1_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_cc .
Exporting to file C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jiangja5/hash_server/hash_server.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 4db3a87789c47c62; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_2, cache-ID = 2e5e7acf1c2a0de0; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_7, cache-ID = 24734fbc9ea5ba35; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_6, cache-ID = fe94ff06beb13cd6; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fe94ff06beb13cd6; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_9, cache-ID = 24734fbc9ea5ba35; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = fe94ff06beb13cd6; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_10, cache-ID = 24734fbc9ea5ba35; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_2, cache-ID = d3468f2c7860af6c; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_3, cache-ID = fe94ff06beb13cd6; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_8, cache-ID = 809d2f01c10bba23; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_4, cache-ID = e97de877d93c69d4; cache size = 105.810 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_5, cache-ID = fe94ff06beb13cd6; cache size = 105.810 MB.
[Sun Mar 20 10:53:15 2022] Launched design_1_sd_card_controller_0_0_synth_1, design_1_hash_table_mgr_mig_0_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_xbar_0_synth_1, design_1_mig_7series_0_0_synth_1, design_1_auto_cc_1_synth_1, design_1_xbar_1_synth_1, synth_1...
Run output will be captured here:
design_1_sd_card_controller_0_0_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_sd_card_controller_0_0_synth_1/runme.log
design_1_hash_table_mgr_mig_0_0_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_hash_table_mgr_mig_0_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_xbar_0_synth_1/runme.log
design_1_mig_7series_0_0_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_mig_7series_0_0_synth_1/runme.log
design_1_auto_cc_1_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_auto_cc_1_synth_1/runme.log
design_1_xbar_1_synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/design_1_xbar_1_synth_1/runme.log
synth_1: C:/Users/jiangja5/hash_server/hash_server.runs/synth_1/runme.log
[Sun Mar 20 10:53:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/jiangja5/hash_server/hash_server.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2132.707 ; gain = 0.000
write_hwdef -force  -file C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jiangja5/hash_server/hash_server.sdk -hwspec C:/Users/jiangja5/hash_server/hash_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 20 11:20:30 2022...
