// Seed: 3873528388
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    output tri0 id_8
);
  tri1 id_10;
  tri0 id_11;
  wire id_12;
  module_0(
      id_10, id_10, id_12
  ); id_13 :
  assert property (@(posedge id_3) 1)
  else $display;
  logic [7:0] id_14;
  always_ff @(negedge 1) id_11 = id_6 == 1;
  assign id_0 = 1 + id_6;
  case (id_10)
    id_13: assign id_14[1] = id_6;
    1: uwire id_15 = id_3;
  endcase
endmodule
