# 6th July

## Ice-Breaker and start of Til-Duh

21:00 I attended tilde ice-breaker/inauguration session, everyone gave their intro from mentors to mentee from super seinors to freshies. I heard Rowlet-Owl (Aditya Sir) for the first time.

# 7th July 

## some tasks to complete now 
- [x] going through the flip flops and sequential circuits before jumping into verilog
- [ ] properly reading and learning verilog tutorials 

> here I am making a google docs of whatever I learn for cicuits or go through I will put it [here](https://docs.google.com/document/d/1hOBfWosvP3_pRAZBOtx9HsrDAkQ1D_OR5iy71Z0ka5I/edit?usp=sharing)

> cool website I found for gates to cpu [HERE](https://nandgame.com/).

> a verilog learning website if u bored with chipverify [HERE](http://www.asic-world.com/verilog/index.html)

# 8 - 11th July

- [x] going through [chipverify](https://www.chipverify.com/tutorials/verilog)
- [ ] practising on [hdlbits](https://hdlbits.01xz.net/wiki/Main_Page)

# Week 01 Checklist – Keval

## Project chosen:
Binary‑to‑7‑Segment Display 


### Part A – Learning
- [x] Read ChipVerify up to Section 5
- [ ] Tried matching HDLBits exercises
- [x] Consulted PDFs when needed

### Part B – Build
- [ ] Implement Easy block
- [ ] Implement Medium block
- [ ] Implement Hard block
- [ ] Integrate blocks in `system.v`
- [ ] Create `system_tb.v` with ≥2 test cases
- [ ] Add waveform screenshot & block diagram to `README.md`
- [ ] Commit & push with message `week-01: <project> @<name>`

---


