Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Aug 16 12:46:37 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file QUARTZ_CONSOLE_control_sets_placed.rpt
| Design       : QUARTZ_CONSOLE
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   231 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             265 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             336 |          124 |
| Yes          | No                    | No                     |             208 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             696 |          196 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                 Enable Signal                                                                 |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_27                                           |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg   |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/SR[0]                                                          |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0         |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg      |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                        |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_29                                           |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_28                                           |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg_0                                                 |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_taken                                                |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3              |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_div_iterate_reg                                                              | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg_0                                              |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                               |                                                                                                                             |                1 |              1 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in00                                                           |                2 |              2 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4       |                1 |              3 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                               |                2 |              4 |
|  console/clk_wiz_0/inst/clk_gpu | console/GPU_DC_0/inst/timing_generator/clear                                                                                                  | console/GPU_DC_0/inst/timing_generator/vcount[4]_i_1_n_0                                                                    |                2 |              4 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/rst_clk_100M/U0/bus_struct_reset[0]                                                                                 |                2 |              4 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0] | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |                2 |              5 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                               |                                                                                                                             |                2 |              5 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                     |                2 |              5 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/mem_float_operation_2                                         |                                                                                                                             |                4 |              6 |
|  console/clk_wiz_0/inst/clk_cpu | console/rst_clk_100M/U0/SEQ/seq_cnt_en                                                                                                        | console/rst_clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                               |                1 |              6 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                 |                2 |              7 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/p_1_in[31]                                                                                    | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/p_1_in[7]                                                                                     | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[1]_i_1_n_0          |                3 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg1[23]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[15]_i_1_n_0                                                                  | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[31]_i_1_n_0                                                                  | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[23]_i_1_n_0                                                                  | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                3 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg3[7]_i_1_n_0                                                                   | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[23]                                                                            | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[31]                                                                            | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[15]                                                                            | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg1[15]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0[31]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg2[15]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg2[31]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg2[7]_i_1_n_0                                                                           | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg1[7]_i_1_n_0                                                                           | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg1[31]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/p_1_in[7]                                                                             | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0[23]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg2[23]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0[15]_i_1_n_0                                                                          | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0[7]_i_1_n_0                                                                           | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/p_1_in[15]                                                                                    | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/p_1_in[23]                                                                                    | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                            |                3 |              9 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                3 |             10 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |                3 |             10 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                        | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |                3 |             10 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                4 |             11 |
|  console/clk_wiz_0/inst/clk_gpu |                                                                                                                                               | console/GPU_DC_0/inst/timing_generator/clear                                                                                |                4 |             11 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg1[5]_i_1_n_0                                                                   | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |                2 |             12 |
|  console/clk_wiz_0/inst/clk_gpu |                                                                                                                                               | console/GPU_DC_0/inst/timing_generator/hblank_out_reg_0[0]                                                                  |                4 |             12 |
|  console/clk_wiz_0/inst/clk_gpu |                                                                                                                                               | console/GPU_DC_0/inst/block_generator/SR[0]                                                                                 |                3 |             12 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/of_Pause_reg[0]                                 | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |                5 |             16 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                  |                6 |             17 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0         |                6 |             21 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_div_iterate_reg_0                       | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q               |                7 |             24 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mem_div_iterate_reg                                                              |                                                                                                                             |                7 |             24 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU                                                                        |                                                                                                                             |                6 |             24 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/SR[0]                                                          |               11 |             26 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                               | console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                  |                5 |             27 |
|  console/clk_wiz_0/inst/clk_gpu |                                                                                                                                               |                                                                                                                             |               12 |             28 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                |                                                                                                                             |               20 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg_rden__0                                                                               | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                         |               10 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                          | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |               11 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                            | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |               12 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/jump2_I_reg_0[0]                                    | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |               15 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div                                                                        |                                                                                                                             |                8 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/slv_reg_rden__0                                                                       | console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_awready_i_1_n_0                                                 |               13 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg_0                                              |                8 |             32 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                     |                                                                                                                             |                8 |             33 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Q0                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0] |                9 |             33 |
|  console/clk_wiz_0/inst/clk_cpu | console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_wr_addr__0                                                                            |                                                                                                                             |               14 |             51 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                      | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |               18 |             63 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                             |                                                                                                                             |               18 |             64 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |               27 |             93 |
|  console/clk_wiz_0/inst/clk_cpu | console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                        |                                                                                                                             |               32 |            128 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               | console/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                        |               59 |            171 |
|  console/clk_wiz_0/inst/clk_cpu |                                                                                                                                               |                                                                                                                             |               75 |            254 |
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


