Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Nov  4 15:07:20 2017
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -warn_on_violation -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 31133 register/latch pins with no clock driven by root clock pin: ts/cc100/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: ts/ex/cc1rr/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs43/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31885 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -100.278     -798.278                     19                 1425        0.101        0.000                      0                 1425        4.500        0.000                       0                   808  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin      -100.278     -798.278                     19                 1425        0.101        0.000                      0                 1425        4.500        0.000                       0                   808  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack     -100.278ns,  Total Violation     -798.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -100.278ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.347ns  (logic 45.999ns (41.686%)  route 64.348ns (58.314%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 r  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.783   114.753    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124   114.877 r  ts/t2/ss/seg_inter[4]_i_2/O
                         net (fo=1, routed)           0.436   115.313    ts/t2/ss/seg_inter[4]_i_2_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124   115.437 r  ts/t2/ss/seg_inter[4]_i_1/O
                         net (fo=1, routed)           0.000   115.437    ts/t2_n_414
    SLICE_X64Y16         FDSE                                         r  ts/seg_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.512    14.853    ts/CLK_IBUF_BUFG
    SLICE_X64Y16         FDSE                                         r  ts/seg_inter_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X64Y16         FDSE (Setup_fdse_C_D)        0.081    15.159    ts/seg_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                        -115.437    
  -------------------------------------------------------------------
                         slack                               -100.278    

Slack (VIOLATED) :        -100.239ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.258ns  (logic 45.999ns (41.719%)  route 64.259ns (58.281%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 f  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.723   114.692    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124   114.816 r  ts/t2/ss/seg_inter[5]_i_3/O
                         net (fo=1, routed)           0.407   115.223    ts/t2/ss/seg_inter[5]_i_3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124   115.347 r  ts/t2/ss/seg_inter[5]_i_1/O
                         net (fo=1, routed)           0.000   115.347    ts/t2_n_416
    SLICE_X65Y17         FDSE                                         r  ts/seg_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.511    14.852    ts/CLK_IBUF_BUFG
    SLICE_X65Y17         FDSE                                         r  ts/seg_inter_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X65Y17         FDSE (Setup_fdse_C_D)        0.031    15.108    ts/seg_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                        -115.347    
  -------------------------------------------------------------------
                         slack                               -100.239    

Slack (VIOLATED) :        -100.226ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.291ns  (logic 45.999ns (41.707%)  route 64.292ns (58.293%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 r  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.747   114.716    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.124   114.840 r  ts/t2/ss/seg_inter[3]_i_2/O
                         net (fo=1, routed)           0.416   115.257    ts/t2/ss/seg_inter[3]_i_2_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124   115.381 r  ts/t2/ss/seg_inter[3]_i_1/O
                         net (fo=1, routed)           0.000   115.381    ts/t2_n_411
    SLICE_X64Y16         FDSE                                         r  ts/seg_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.512    14.853    ts/CLK_IBUF_BUFG
    SLICE_X64Y16         FDSE                                         r  ts/seg_inter_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X64Y16         FDSE (Setup_fdse_C_D)        0.077    15.155    ts/seg_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                        -115.381    
  -------------------------------------------------------------------
                         slack                               -100.226    

Slack (VIOLATED) :        -100.211ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.228ns  (logic 45.999ns (41.731%)  route 64.229ns (58.269%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 r  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.498   114.468    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.124   114.592 r  ts/t2/ss/seg_inter[5]_i_4/O
                         net (fo=5, routed)           0.601   115.193    ts/t2/ss/seg_inter[5]_i_4_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124   115.317 r  ts/t2/ss/seg_inter[0]_i_1/O
                         net (fo=1, routed)           0.000   115.317    ts/t2_n_413
    SLICE_X63Y17         FDSE                                         r  ts/seg_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.511    14.852    ts/CLK_IBUF_BUFG
    SLICE_X63Y17         FDSE                                         r  ts/seg_inter_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y17         FDSE (Setup_fdse_C_D)        0.029    15.106    ts/seg_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                        -115.317    
  -------------------------------------------------------------------
                         slack                               -100.211    

Slack (VIOLATED) :        -100.127ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.144ns  (logic 45.999ns (41.763%)  route 64.145ns (58.237%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 f  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.620   114.590    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I4_O)        0.124   114.714 r  ts/t2/ss/seg_inter[2]_i_2/O
                         net (fo=1, routed)           0.395   115.109    ts/t2/ss/seg_inter[2]_i_2_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I1_O)        0.124   115.233 r  ts/t2/ss/seg_inter[2]_i_1/O
                         net (fo=1, routed)           0.000   115.233    ts/t2_n_412
    SLICE_X65Y17         FDSE                                         r  ts/seg_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.511    14.852    ts/CLK_IBUF_BUFG
    SLICE_X65Y17         FDSE                                         r  ts/seg_inter_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X65Y17         FDSE (Setup_fdse_C_D)        0.029    15.106    ts/seg_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                        -115.233    
  -------------------------------------------------------------------
                         slack                               -100.127    

Slack (VIOLATED) :        -100.041ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.060ns  (logic 45.999ns (41.795%)  route 64.061ns (58.205%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 r  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.498   114.468    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.124   114.592 r  ts/t2/ss/seg_inter[5]_i_4/O
                         net (fo=5, routed)           0.433   115.025    ts/t2/ss/seg_inter[5]_i_4_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I3_O)        0.124   115.149 r  ts/t2/ss/seg_inter[1]_i_1/O
                         net (fo=1, routed)           0.000   115.149    ts/t2_n_415
    SLICE_X63Y17         FDSE                                         r  ts/seg_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.511    14.852    ts/CLK_IBUF_BUFG
    SLICE_X63Y17         FDSE                                         r  ts/seg_inter_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y17         FDSE (Setup_fdse_C_D)        0.031    15.108    ts/seg_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                        -115.149    
  -------------------------------------------------------------------
                         slack                               -100.041    

Slack (VIOLATED) :        -99.993ns  (required time - arrival time)
  Source:                 ts/t2/display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        110.006ns  (logic 45.999ns (41.815%)  route 64.007ns (58.185%))
  Logic Levels:           148  (CARRY4=94 LUT1=3 LUT2=5 LUT3=13 LUT4=7 LUT5=6 LUT6=20)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.568     5.089    ts/t2/CLK_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  ts/t2/display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  ts/t2/display_reg[5]/Q
                         net (fo=8, routed)           0.908     6.515    ts/t2/dtd/Q[4]
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.124     6.639 r  ts/t2/dtd/seg_inter[6]_i_23/O
                         net (fo=5, routed)           0.836     7.476    ts/t2/dtd/seg_inter_reg[6]_5
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  ts/t2/dtd/seg_inter[6]_i_79/O
                         net (fo=2, routed)           0.683     8.282    ts/t2/dtd/seg_inter_reg[1]_0
    SLICE_X44Y0          LUT3 (Prop_lut3_I2_O)        0.124     8.406 r  ts/t2/dtd/seg_inter[6]_i_374/O
                         net (fo=1, routed)           0.000     8.406    ts/t2/dtd/seg_inter[6]_i_374_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.804 r  ts/t2/dtd/seg_inter_reg[6]_i_178/CO[3]
                         net (fo=1, routed)           0.000     8.804    ts/t2/dtd/seg_inter_reg[6]_i_178_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.043 f  ts/t2/dtd/seg_inter_reg[6]_i_92/O[2]
                         net (fo=13, routed)          0.727     9.770    ts/t2/dtd/one14[6]
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.302    10.072 r  ts/t2/dtd/seg_inter[6]_i_1797/O
                         net (fo=1, routed)           0.000    10.072    ts/t2/dtd/p_0_in[6]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.604 r  ts/t2/dtd/seg_inter_reg[6]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.604    ts/t2/dtd/seg_inter_reg[6]_i_1119_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.718 r  ts/t2/dtd/seg_inter_reg[6]_i_1120/CO[3]
                         net (fo=1, routed)           0.000    10.718    ts/t2/dtd/seg_inter_reg[6]_i_1120_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.832 r  ts/t2/dtd/seg_inter_reg[6]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    10.832    ts/t2/dtd/seg_inter_reg[6]_i_1127_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.071 r  ts/t2/dtd/seg_inter_reg[6]_i_619/O[2]
                         net (fo=19, routed)          1.022    12.093    ts/t2/dtd/one141_in[20]
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.302    12.395 r  ts/t2/dtd/seg_inter[6]_i_1972/O
                         net (fo=12, routed)          1.592    13.987    ts/t2/dtd/seg_inter[6]_i_1972_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.111 r  ts/t2/dtd/seg_inter[6]_i_1800/O
                         net (fo=1, routed)           0.000    14.111    ts/t2/dtd/seg_inter[6]_i_1800_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.691 r  ts/t2/dtd/seg_inter_reg[6]_i_1134/O[2]
                         net (fo=3, routed)           1.045    15.736    ts/t2/dtd/seg_inter_reg[6]_i_1134_n_5
    SLICE_X31Y16         LUT3 (Prop_lut3_I1_O)        0.302    16.038 r  ts/t2/dtd/seg_inter[6]_i_588/O
                         net (fo=1, routed)           0.928    16.966    ts/t2/dtd/seg_inter[6]_i_588_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.364 r  ts/t2/dtd/seg_inter_reg[6]_i_321/CO[3]
                         net (fo=1, routed)           0.000    17.364    ts/t2/dtd/seg_inter_reg[6]_i_321_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.677 r  ts/t2/dtd/seg_inter_reg[6]_i_318/O[3]
                         net (fo=3, routed)           0.935    18.613    ts/t2/dtd/seg_inter_reg[6]_i_318_n_4
    SLICE_X31Y16         LUT3 (Prop_lut3_I0_O)        0.306    18.919 r  ts/t2/dtd/seg_inter[6]_i_368/O
                         net (fo=1, routed)           0.925    19.844    ts/t2/dtd/seg_inter[6]_i_368_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.400 r  ts/t2/dtd/seg_inter_reg[6]_i_176/O[2]
                         net (fo=8, routed)           1.050    21.450    ts/t2/dtd/seg_inter_reg[6]_i_176_n_5
    SLICE_X31Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715    22.165 r  ts/t2/dtd/seg_inter_reg[6]_i_2592/O[2]
                         net (fo=3, routed)           0.876    23.041    ts/t2/dtd/seg_inter_reg[6]_i_2592_n_5
    SLICE_X32Y16         LUT4 (Prop_lut4_I0_O)        0.302    23.343 r  ts/t2/dtd/seg_inter[6]_i_2587/O
                         net (fo=1, routed)           0.624    23.967    ts/t2/dtd/seg_inter[6]_i_2587_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.493 r  ts/t2/dtd/seg_inter_reg[6]_i_1814/CO[3]
                         net (fo=1, routed)           0.000    24.493    ts/t2/dtd/seg_inter_reg[6]_i_1814_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.607 r  ts/t2/dtd/seg_inter_reg[6]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    24.607    ts/t2/dtd/seg_inter_reg[6]_i_1141_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.721 r  ts/t2/dtd/seg_inter_reg[6]_i_610/CO[3]
                         net (fo=1, routed)           0.000    24.721    ts/t2/dtd/seg_inter_reg[6]_i_610_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.835 r  ts/t2/dtd/seg_inter_reg[6]_i_324/CO[3]
                         net (fo=1, routed)           0.000    24.835    ts/t2/dtd/seg_inter_reg[6]_i_324_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.949 r  ts/t2/dtd/seg_inter_reg[6]_i_153/CO[3]
                         net (fo=1, routed)           0.000    24.949    ts/t2/dtd/seg_inter_reg[6]_i_153_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.177 r  ts/t2/dtd/seg_inter_reg[6]_i_85/CO[2]
                         net (fo=34, routed)          1.088    26.265    ts/t2/dtd/seg_inter_reg[6]_i_85_n_1
    SLICE_X41Y9          LUT6 (Prop_lut6_I4_O)        0.313    26.578 r  ts/t2/dtd/seg_inter[6]_i_308/O
                         net (fo=1, routed)           0.621    27.199    ts/t2/dtd/seg_inter[6]_i_308_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    27.855 r  ts/t2/dtd/seg_inter_reg[6]_i_143/CO[3]
                         net (fo=1, routed)           0.000    27.855    ts/t2/dtd/seg_inter_reg[6]_i_143_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.189 f  ts/t2/dtd/seg_inter_reg[6]_i_1892/O[1]
                         net (fo=3, routed)           0.748    28.937    ts/t2/dtd/one12[6]
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.303    29.240 r  ts/t2/dtd/seg_inter[6]_i_1890/O
                         net (fo=1, routed)           0.000    29.240    ts/t2/dtd/seg_inter[6]_i_1890_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.773 r  ts/t2/dtd/seg_inter_reg[6]_i_1234/CO[3]
                         net (fo=1, routed)           0.000    29.773    ts/t2/dtd/seg_inter_reg[6]_i_1234_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.890 r  ts/t2/dtd/seg_inter_reg[6]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    29.890    ts/t2/dtd/seg_inter_reg[6]_i_1230_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.007 r  ts/t2/dtd/seg_inter_reg[6]_i_1249/CO[3]
                         net (fo=1, routed)           0.000    30.007    ts/t2/dtd/seg_inter_reg[6]_i_1249_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.124 r  ts/t2/dtd/seg_inter_reg[6]_i_2679/CO[3]
                         net (fo=1, routed)           0.000    30.124    ts/t2/dtd/seg_inter_reg[6]_i_2679_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.447 f  ts/t2/dtd/seg_inter_reg[6]_i_2673/O[1]
                         net (fo=3, routed)           0.642    31.089    ts/t2/dtd/one15[22]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.306    31.395 f  ts/t2/dtd/seg_inter[6]_i_2669/O
                         net (fo=17, routed)          1.361    32.755    ts/t2/dtd/seg_inter[6]_i_2669_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I4_O)        0.124    32.879 r  ts/t2/dtd/seg_inter[6]_i_1962/O
                         net (fo=1, routed)           0.995    33.875    ts/t2/dtd/seg_inter[6]_i_1962_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    34.260 r  ts/t2/dtd/seg_inter_reg[6]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    34.260    ts/t2/dtd/seg_inter_reg[6]_i_1261_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.594 r  ts/t2/dtd/seg_inter_reg[6]_i_1248/O[1]
                         net (fo=3, routed)           1.043    35.636    ts_n_580
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.303    35.939 r  seg_inter[6]_i_686/O
                         net (fo=1, routed)           0.676    36.615    ts/t2/dtd/display_reg[8]_11[2]
    SLICE_X30Y8          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    37.019 r  ts/t2/dtd/seg_inter_reg[6]_i_363/CO[3]
                         net (fo=1, routed)           0.000    37.019    ts/t2/dtd/seg_inter_reg[6]_i_363_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.342 r  ts/t2/dtd/seg_inter_reg[6]_i_360/O[1]
                         net (fo=3, routed)           0.942    38.284    ts_n_662
    SLICE_X14Y12         LUT3 (Prop_lut3_I1_O)        0.306    38.590 r  seg_inter[6]_i_169/O
                         net (fo=1, routed)           0.605    39.195    ts/t2/dtd/display_reg[8]_22[2]
    SLICE_X15Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    39.633 r  ts/t2/dtd/seg_inter_reg[6]_i_90/O[3]
                         net (fo=2, routed)           0.905    40.538    ts_n_665
    SLICE_X29Y15         LUT2 (Prop_lut2_I0_O)        0.306    40.844 r  seg_inter[6]_i_166/O
                         net (fo=1, routed)           0.000    40.844    seg_inter[6]_i_166_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    41.071 r  seg_inter_reg[6]_i_89/O[1]
                         net (fo=1, routed)           0.615    41.686    ts/t2/dtd/display_reg[8]_82[1]
    SLICE_X32Y12         LUT5 (Prop_lut5_I4_O)        0.303    41.989 r  ts/t2/dtd/seg_inter[6]_i_48/O
                         net (fo=1, routed)           0.000    41.989    ts/t2/dtd/seg_inter[6]_i_48_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    42.237 r  ts/t2/dtd/seg_inter_reg[6]_i_20/O[3]
                         net (fo=10, routed)          1.025    43.262    ts/t2/dtd/seg_inter_reg[6]_2[3]
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.306    43.568 r  ts/t2/dtd/seg_inter[6]_i_299/O
                         net (fo=25, routed)          0.672    44.241    ts/t2/dtd/seg_inter[6]_i_299_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    44.365 r  ts/t2/dtd/seg_inter[6]_i_2384/O
                         net (fo=1, routed)           0.000    44.365    ts/t2/dtd/seg_inter[6]_i_2384_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.915 r  ts/t2/dtd/seg_inter_reg[6]_i_1627/CO[3]
                         net (fo=1, routed)           0.000    44.915    ts/t2/dtd/seg_inter_reg[6]_i_1627_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.154 f  ts/t2/dtd/seg_inter_reg[6]_i_1064/O[2]
                         net (fo=8, routed)           0.637    45.790    t2/dtd/one10[14]
    SLICE_X37Y16         LUT1 (Prop_lut1_I0_O)        0.302    46.092 r  seg_inter[6]_i_2524/O
                         net (fo=1, routed)           0.000    46.092    seg_inter[6]_i_2524_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.642 r  seg_inter_reg[6]_i_1707/CO[3]
                         net (fo=1, routed)           0.000    46.642    seg_inter_reg[6]_i_1707_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.976 r  seg_inter_reg[6]_i_1046/O[1]
                         net (fo=7, routed)           0.618    47.595    ts/t2/dtd/display_reg[8][13]
    SLICE_X39Y20         LUT3 (Prop_lut3_I0_O)        0.303    47.898 r  ts/t2/dtd/seg_inter[6]_i_2312/O
                         net (fo=33, routed)          1.038    48.936    ts/t2/dtd/seg_inter[6]_i_2312_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I3_O)        0.124    49.060 r  ts/t2/dtd/seg_inter[6]_i_2400/O
                         net (fo=3, routed)           0.990    50.050    ts/t2/dtd/seg_inter[6]_i_2400_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    50.557 r  ts/t2/dtd/seg_inter_reg[6]_i_1635/CO[3]
                         net (fo=1, routed)           0.000    50.557    ts/t2/dtd/seg_inter_reg[6]_i_1635_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.671 r  ts/t2/dtd/seg_inter_reg[6]_i_1615/CO[3]
                         net (fo=1, routed)           0.000    50.671    ts/t2/dtd/seg_inter_reg[6]_i_1615_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.910 r  ts/t2/dtd/seg_inter_reg[6]_i_1612/O[2]
                         net (fo=3, routed)           0.877    51.787    ts/t2/dtd/seg_inter_reg[6]_i_1612_n_5
    SLICE_X48Y6          LUT3 (Prop_lut3_I2_O)        0.302    52.089 r  ts/t2/dtd/seg_inter[6]_i_927/O
                         net (fo=1, routed)           0.639    52.728    ts/t2/dtd/seg_inter[6]_i_927_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    53.113 r  ts/t2/dtd/seg_inter_reg[6]_i_492/CO[3]
                         net (fo=1, routed)           0.000    53.113    ts/t2/dtd/seg_inter_reg[6]_i_492_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.227 r  ts/t2/dtd/seg_inter_reg[6]_i_909/CO[3]
                         net (fo=1, routed)           0.000    53.227    ts/t2/dtd/seg_inter_reg[6]_i_909_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    53.540 r  ts/t2/dtd/seg_inter_reg[6]_i_1717/O[3]
                         net (fo=3, routed)           0.858    54.398    ts/t2/dtd/seg_inter_reg[6]_i_1717_n_4
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.306    54.704 r  ts/t2/dtd/seg_inter[6]_i_2699/O
                         net (fo=1, routed)           1.002    55.705    ts/t2/dtd/seg_inter[6]_i_2699_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    56.231 r  ts/t2/dtd/seg_inter_reg[6]_i_1985/CO[3]
                         net (fo=1, routed)           0.000    56.231    ts/t2/dtd/seg_inter_reg[6]_i_1985_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    56.565 r  ts/t2/dtd/seg_inter_reg[6]_i_1303/O[1]
                         net (fo=8, routed)           0.908    57.473    ts/t2/dtd/seg_inter_reg[6]_i_1303_n_6
    SLICE_X34Y14         LUT2 (Prop_lut2_I0_O)        0.303    57.776 r  ts/t2/dtd/seg_inter[6]_i_2527/O
                         net (fo=1, routed)           0.000    57.776    ts/t2/dtd/seg_inter[6]_i_2527_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    58.152 r  ts/t2/dtd/seg_inter_reg[6]_i_1712/CO[3]
                         net (fo=1, routed)           0.000    58.152    ts/t2/dtd/seg_inter_reg[6]_i_1712_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    58.475 r  ts/t2/dtd/seg_inter_reg[6]_i_1051/O[1]
                         net (fo=3, routed)           0.760    59.235    ts/t2/dtd/seg_inter_reg[6]_i_1051_n_6
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.306    59.541 r  ts/t2/dtd/seg_inter[6]_i_1695/O
                         net (fo=1, routed)           0.635    60.176    ts/t2/dtd/seg_inter[6]_i_1695_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    60.561 r  ts/t2/dtd/seg_inter_reg[6]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    60.561    ts/t2/dtd/seg_inter_reg[6]_i_1034_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.675 r  ts/t2/dtd/seg_inter_reg[6]_i_514/CO[3]
                         net (fo=1, routed)           0.000    60.675    ts/t2/dtd/seg_inter_reg[6]_i_514_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.789 r  ts/t2/dtd/seg_inter_reg[6]_i_276/CO[3]
                         net (fo=1, routed)           0.000    60.789    ts/t2/dtd/seg_inter_reg[6]_i_276_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.017 r  ts/t2/dtd/seg_inter_reg[6]_i_125/CO[2]
                         net (fo=27, routed)          0.805    61.822    ts/t2/dtd/seg_inter_reg[6]_i_125_n_1
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.313    62.135 r  ts/t2/dtd/seg_inter[6]_i_248/O
                         net (fo=2, routed)           0.631    62.766    ts/t2/dtd/seg_inter[6]_i_248_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    63.346 r  ts/t2/dtd/seg_inter_reg[6]_i_253/CO[3]
                         net (fo=1, routed)           0.000    63.346    ts/t2/dtd/seg_inter_reg[6]_i_253_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.680 f  ts/t2/dtd/seg_inter_reg[6]_i_2435/O[1]
                         net (fo=3, routed)           0.773    64.454    ts/t2/dtd/one8[6]
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.303    64.757 r  ts/t2/dtd/seg_inter[6]_i_2433/O
                         net (fo=1, routed)           0.000    64.757    ts/t2/dtd/seg_inter[6]_i_2433_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.307 r  ts/t2/dtd/seg_inter_reg[6]_i_1668/CO[3]
                         net (fo=1, routed)           0.000    65.307    ts/t2/dtd/seg_inter_reg[6]_i_1668_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.421 r  ts/t2/dtd/seg_inter_reg[6]_i_1664/CO[3]
                         net (fo=1, routed)           0.000    65.421    ts/t2/dtd/seg_inter_reg[6]_i_1664_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    65.660 f  ts/t2/dtd/seg_inter_reg[6]_i_1683/O[2]
                         net (fo=3, routed)           0.804    66.464    ts/t2/dtd/seg_inter_reg[6]_i_1683_n_5
    SLICE_X41Y26         LUT4 (Prop_lut4_I0_O)        0.302    66.766 f  ts/t2/dtd/seg_inter[6]_i_1689/O
                         net (fo=24, routed)          0.921    67.687    ts/t2/dtd/seg_inter[6]_i_1689_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.124    67.811 r  ts/t2/dtd/seg_inter[6]_i_2447/O
                         net (fo=2, routed)           0.859    68.670    ts/t2/dtd/seg_inter[6]_i_2447_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    69.196 r  ts/t2/dtd/seg_inter_reg[6]_i_2425/CO[3]
                         net (fo=1, routed)           0.000    69.196    ts/t2/dtd/seg_inter_reg[6]_i_2425_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.418 r  ts/t2/dtd/seg_inter_reg[6]_i_1692/O[0]
                         net (fo=3, routed)           0.622    70.040    ts_n_687
    SLICE_X38Y26         LUT3 (Prop_lut3_I2_O)        0.299    70.339 r  seg_inter[6]_i_1658/O
                         net (fo=1, routed)           0.688    71.028    ts/t2/dtd/display_reg[8]_34[1]
    SLICE_X38Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.548 r  ts/t2/dtd/seg_inter_reg[6]_i_985/CO[3]
                         net (fo=1, routed)           0.000    71.548    ts/t2/dtd/seg_inter_reg[6]_i_985_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    71.767 r  ts/t2/dtd/seg_inter_reg[6]_i_512/O[0]
                         net (fo=3, routed)           0.927    72.693    ts/t2/dtd/seg_inter_reg[6]_i_512_n_7
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.295    72.988 r  ts/t2/dtd/seg_inter[6]_i_502/O
                         net (fo=1, routed)           0.348    73.336    ts/t2/dtd/seg_inter[6]_i_502_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    73.856 r  ts/t2/dtd/seg_inter_reg[6]_i_267/CO[3]
                         net (fo=1, routed)           0.000    73.856    ts/t2/dtd/seg_inter_reg[6]_i_267_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    74.095 r  ts/t2/dtd/seg_inter_reg[6]_i_124/O[2]
                         net (fo=2, routed)           0.621    74.716    ts_n_776
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    75.269 r  seg_inter_reg[6]_i_123/O[0]
                         net (fo=1, routed)           0.857    76.126    ts/t2/dtd/display_reg[8]_83[0]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.295    76.421 r  ts/t2/dtd/seg_inter[6]_i_73/O
                         net (fo=1, routed)           0.000    76.421    ts/t2/dtd/seg_inter[6]_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    76.773 r  ts/t2/dtd/seg_inter_reg[6]_i_29/O[3]
                         net (fo=9, routed)           1.093    77.866    ts/t2/dtd/seg_inter_reg[5]_0[3]
    SLICE_X49Y17         LUT6 (Prop_lut6_I0_O)        0.306    78.172 r  ts/t2/dtd/seg_inter[6]_i_200/O
                         net (fo=25, routed)          1.039    79.211    ts/t2/dtd/seg_inter[6]_i_200_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.124    79.335 r  ts/t2/dtd/seg_inter[6]_i_2156/O
                         net (fo=1, routed)           0.000    79.335    ts/t2/dtd/seg_inter[6]_i_2156_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.867 r  ts/t2/dtd/seg_inter_reg[6]_i_1428/CO[3]
                         net (fo=1, routed)           0.000    79.867    ts/t2/dtd/seg_inter_reg[6]_i_1428_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    80.201 f  ts/t2/dtd/seg_inter_reg[6]_i_1293/O[1]
                         net (fo=7, routed)           0.942    81.143    t2/dtd/one6[9]
    SLICE_X52Y13         LUT1 (Prop_lut1_I0_O)        0.303    81.446 r  seg_inter[6]_i_2164/O
                         net (fo=1, routed)           0.000    81.446    seg_inter[6]_i_2164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    81.959 r  seg_inter_reg[6]_i_1439/CO[3]
                         net (fo=1, routed)           0.000    81.959    seg_inter_reg[6]_i_1439_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.076 r  seg_inter_reg[6]_i_1518/CO[3]
                         net (fo=1, routed)           0.000    82.076    seg_inter_reg[6]_i_1518_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.193 r  seg_inter_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    82.193    seg_inter_reg[6]_i_894_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    82.516 r  seg_inter_reg[6]_i_458/O[1]
                         net (fo=7, routed)           0.830    83.346    ts/t2/dtd/display_reg[8]_0[17]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.306    83.652 r  ts/t2/dtd/seg_inter[6]_i_1516/O
                         net (fo=33, routed)          0.991    84.643    ts/t2/dtd/seg_inter[6]_i_1516_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124    84.767 r  ts/t2/dtd/seg_inter[6]_i_2055/O
                         net (fo=3, routed)           1.047    85.814    ts/t2/dtd/seg_inter[6]_i_2055_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    86.321 r  ts/t2/dtd/seg_inter_reg[6]_i_1427/CO[3]
                         net (fo=1, routed)           0.000    86.321    ts/t2/dtd/seg_inter_reg[6]_i_1427_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    86.543 r  ts/t2/dtd/seg_inter_reg[6]_i_1424/O[0]
                         net (fo=3, routed)           0.723    87.266    ts/t2/dtd/seg_inter_reg[6]_i_1424_n_7
    SLICE_X61Y8          LUT3 (Prop_lut3_I2_O)        0.299    87.565 r  ts/t2/dtd/seg_inter[6]_i_778/O
                         net (fo=1, routed)           0.743    88.308    ts/t2/dtd/seg_inter[6]_i_778_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    88.828 r  ts/t2/dtd/seg_inter_reg[6]_i_427/CO[3]
                         net (fo=1, routed)           0.000    88.828    ts/t2/dtd/seg_inter_reg[6]_i_427_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    89.067 r  ts/t2/dtd/seg_inter_reg[6]_i_749/O[2]
                         net (fo=3, routed)           0.517    89.584    ts/t2/dtd/seg_inter_reg[6]_i_749_n_5
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.301    89.885 r  ts/t2/dtd/seg_inter[6]_i_408/O
                         net (fo=1, routed)           0.869    90.753    ts/t2/dtd/seg_inter[6]_i_408_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    91.138 r  ts/t2/dtd/seg_inter_reg[6]_i_212/CO[3]
                         net (fo=1, routed)           0.000    91.138    ts/t2/dtd/seg_inter_reg[6]_i_212_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    91.451 r  ts/t2/dtd/seg_inter_reg[6]_i_416/O[3]
                         net (fo=7, routed)           1.027    92.478    ts/t2/dtd/seg_inter_reg[6]_i_416_n_4
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.306    92.784 r  ts/t2/dtd/seg_inter[6]_i_2891/O
                         net (fo=1, routed)           0.000    92.784    ts/t2/dtd/seg_inter[6]_i_2891_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    93.427 r  ts/t2/dtd/seg_inter_reg[6]_i_2300/O[3]
                         net (fo=3, routed)           1.131    94.558    ts/t2/dtd/seg_inter_reg[6]_i_2300_n_4
    SLICE_X48Y22         LUT4 (Prop_lut4_I0_O)        0.307    94.865 r  ts/t2/dtd/seg_inter[6]_i_2289/O
                         net (fo=1, routed)           0.559    95.423    ts/t2/dtd/seg_inter[6]_i_2289_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    95.943 r  ts/t2/dtd/seg_inter_reg[6]_i_1505/CO[3]
                         net (fo=1, routed)           0.000    95.943    ts/t2/dtd/seg_inter_reg[6]_i_1505_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.060 r  ts/t2/dtd/seg_inter_reg[6]_i_882/CO[3]
                         net (fo=1, routed)           0.000    96.060    ts/t2/dtd/seg_inter_reg[6]_i_882_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.177 r  ts/t2/dtd/seg_inter_reg[6]_i_448/CO[3]
                         net (fo=1, routed)           0.000    96.177    ts/t2/dtd/seg_inter_reg[6]_i_448_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.294 r  ts/t2/dtd/seg_inter_reg[6]_i_235/CO[3]
                         net (fo=1, routed)           0.000    96.294    ts/t2/dtd/seg_inter_reg[6]_i_235_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    96.523 r  ts/t2/dtd/seg_inter_reg[6]_i_113/CO[2]
                         net (fo=27, routed)          0.790    97.314    ts/t2/dtd/seg_inter_reg[6]_i_113_n_1
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.310    97.624 r  ts/t2/dtd/seg_inter[6]_i_407/O
                         net (fo=1, routed)           0.401    98.025    ts/t2/dtd/seg_inter[6]_i_407_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    98.681 r  ts/t2/dtd/seg_inter_reg[6]_i_211/CO[3]
                         net (fo=1, routed)           0.000    98.681    ts/t2/dtd/seg_inter_reg[6]_i_211_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    99.015 f  ts/t2/dtd/seg_inter_reg[6]_i_2027/O[1]
                         net (fo=2, routed)           0.486    99.501    ts/t2/dtd/one4[6]
    SLICE_X53Y16         LUT5 (Prop_lut5_I4_O)        0.303    99.804 r  ts/t2/dtd/seg_inter[6]_i_2207/O
                         net (fo=1, routed)           0.000    99.804    ts/t2/dtd/seg_inter[6]_i_2207_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.354 r  ts/t2/dtd/seg_inter_reg[6]_i_1476/CO[3]
                         net (fo=1, routed)           0.000   100.354    ts/t2/dtd/seg_inter_reg[6]_i_1476_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   100.593 f  ts/t2/dtd/seg_inter_reg[6]_i_1472/O[2]
                         net (fo=3, routed)           0.688   101.282    ts/t2/dtd/seg_inter_reg[6]_i_1472_n_5
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.302   101.584 f  ts/t2/dtd/seg_inter[6]_i_1495/O
                         net (fo=29, routed)          0.934   102.517    ts/t2/dtd/seg_inter[6]_i_1495_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I4_O)        0.124   102.641 r  ts/t2/dtd/seg_inter[6]_i_2244/O
                         net (fo=2, routed)           1.164   103.806    ts/t2/dtd/seg_inter[6]_i_2244_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   104.332 r  ts/t2/dtd/seg_inter_reg[6]_i_2835/CO[3]
                         net (fo=1, routed)           0.000   104.332    ts/t2/dtd/seg_inter_reg[6]_i_2835_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.446 r  ts/t2/dtd/seg_inter_reg[6]_i_2199/CO[3]
                         net (fo=1, routed)           0.000   104.446    ts/t2/dtd/seg_inter_reg[6]_i_2199_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.780 r  ts/t2/dtd/seg_inter_reg[6]_i_1503/O[1]
                         net (fo=3, routed)           0.849   105.629    ts_n_795
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.303   105.932 r  seg_inter[6]_i_1465/O
                         net (fo=1, routed)           0.338   106.270    ts/t2/dtd/display_reg[8]_60[2]
    SLICE_X61Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   106.668 r  ts/t2/dtd/seg_inter_reg[6]_i_833/CO[3]
                         net (fo=1, routed)           0.000   106.668    ts/t2/dtd/seg_inter_reg[6]_i_833_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   106.890 r  ts/t2/dtd/seg_inter_reg[6]_i_446/O[0]
                         net (fo=3, routed)           0.467   107.357    ts/t2/dtd/seg_inter_reg[6]_i_446_n_7
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.299   107.656 r  ts/t2/dtd/seg_inter[6]_i_436/O
                         net (fo=1, routed)           0.695   108.351    ts/t2/dtd/seg_inter[6]_i_436_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507   108.858 r  ts/t2/dtd/seg_inter_reg[6]_i_226/CO[3]
                         net (fo=1, routed)           0.000   108.858    ts/t2/dtd/seg_inter_reg[6]_i_226_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   109.192 r  ts/t2/dtd/seg_inter_reg[6]_i_112/O[1]
                         net (fo=2, routed)           0.875   110.067    ts_n_887
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303   110.370 r  seg_inter[6]_i_215/O
                         net (fo=1, routed)           0.000   110.370    seg_inter[6]_i_215_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   110.597 r  seg_inter_reg[6]_i_105/O[1]
                         net (fo=1, routed)           0.608   111.204    ts/t2/dtd/display_reg[8]_84[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.303   111.507 r  ts/t2/dtd/seg_inter[6]_i_64/O
                         net (fo=1, routed)           0.000   111.507    ts/t2/dtd/seg_inter[6]_i_64_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.908 r  ts/t2/dtd/seg_inter_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000   111.908    ts/t2/dtd/seg_inter_reg[6]_i_28_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   112.130 f  ts/t2/dtd/seg_inter_reg[6]_i_27/O[0]
                         net (fo=3, routed)           1.255   113.385    ts/t2_n_410
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.299   113.684 r  ts/seg_inter[6]_i_35/O
                         net (fo=1, routed)           0.161   113.845    ts/t2/ss/display_reg[8]_13
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124   113.969 r  ts/t2/ss/seg_inter[6]_i_12/O
                         net (fo=9, routed)           0.475   114.445    ts/t2/ss/seg_inter[6]_i_12_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I2_O)        0.124   114.569 r  ts/t2/ss/seg_inter[6]_i_4/O
                         net (fo=1, routed)           0.403   114.972    ts/t2/ss/seg_inter[6]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I2_O)        0.124   115.096 r  ts/t2/ss/seg_inter[6]_i_2/O
                         net (fo=1, routed)           0.000   115.096    ts/t2_n_417
    SLICE_X65Y20         FDSE                                         r  ts/seg_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.508    14.849    ts/CLK_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  ts/seg_inter_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y20         FDSE (Setup_fdse_C_D)        0.029    15.103    ts/seg_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                        -115.096    
  -------------------------------------------------------------------
                         slack                                -99.993    

Slack (VIOLATED) :        -11.795ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.674ns  (logic 2.273ns (10.487%)  route 19.401ns (89.513%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.558     5.079    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  ts/taskthreeb/bincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ts/taskthreeb/bincounter_reg[5]/Q
                         net (fo=1146, routed)       16.459    22.055    ts/taskthreeb/dmg/U0/a[5]
    SLICE_X29Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.179 r  ts/taskthreeb/dmg/U0/g75_b3/O
                         net (fo=1, routed)           0.000    22.179    ts/taskthreeb/dmg/U0/g75_b3_n_0
    SLICE_X29Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    22.424 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_76/O
                         net (fo=1, routed)           1.096    23.520    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_76_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I3_O)        0.298    23.818 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000    23.818    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_24_n_0
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    24.063 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_10/O
                         net (fo=1, routed)           1.139    25.202    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_10_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I5_O)        0.298    25.500 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    25.500    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X34Y60         MUXF7 (Prop_muxf7_I1_O)      0.247    25.747 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.708    26.455    ts/taskthreeb/mpthreeOut[3]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.298    26.753 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    26.753    ts/taskthreeb_n_3
    SLICE_X37Y56         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X37Y56         FDRE (Setup_fdre_C_D)        0.031    14.958    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -26.753    
  -------------------------------------------------------------------
                         slack                                -11.795    

Slack (VIOLATED) :        -11.178ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.057ns  (logic 1.827ns (8.677%)  route 19.230ns (91.323%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.558     5.079    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  ts/taskthreeb/bincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  ts/taskthreeb/bincounter_reg[5]/Q
                         net (fo=1146, routed)       17.495    23.092    ts/taskthreeb/dmg/U0/a[5]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    23.216 r  ts/taskthreeb/dmg/U0/g25_b9/O
                         net (fo=1, routed)           0.000    23.216    ts/taskthreeb/dmg/U0/g25_b9_n_0
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    23.433 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_31/O
                         net (fo=1, routed)           0.621    24.054    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_31_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.299    24.353 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    24.353    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_11_n_0
    SLICE_X38Y57         MUXF7 (Prop_muxf7_I1_O)      0.247    24.600 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.850    25.451    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_3_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.298    25.749 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           0.263    26.012    ts/taskthreeb/mpthreeOut[9]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    26.136 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    26.136    ts/taskthreeb_n_9
    SLICE_X39Y57         FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.434    14.775    ts/CLK_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.187    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    14.957    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -26.136    
  -------------------------------------------------------------------
                         slack                                -11.178    

Slack (VIOLATED) :        -10.419ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.372ns  (logic 1.935ns (9.498%)  route 18.437ns (90.502%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.558     5.079    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  ts/taskthreeb/bincounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 f  ts/taskthreeb/bincounter_reg[5]/Q
                         net (fo=1146, routed)       15.757    21.354    ts/taskthreeb/dmg/U0/a[5]
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.124    21.478 r  ts/taskthreeb/dmg/U0/g71_b11/O
                         net (fo=1, routed)           0.000    21.478    ts/taskthreeb/dmg/U0/g71_b11_n_0
    SLICE_X30Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    21.692 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           1.208    22.900    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_24_n_0
    SLICE_X28Y55         LUT6 (Prop_lut6_I0_O)        0.297    23.197 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    23.197    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_10_n_0
    SLICE_X28Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    23.435 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    23.435    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_4_n_0
    SLICE_X28Y55         MUXF8 (Prop_muxf8_I0_O)      0.104    23.539 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.503    24.042    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_1_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I0_O)        0.316    24.358 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           0.969    25.327    ts/taskthreeb/mpthreeOut[11]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.124    25.451 r  ts/taskthreeb/speaker_inter[11]_i_1/O
                         net (fo=1, routed)           0.000    25.451    ts/taskthreeb_n_11
    SLICE_X28Y54         FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X28Y54         FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.032    15.033    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -25.451    
  -------------------------------------------------------------------
                         slack                                -10.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.924    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_7
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.935    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_5
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     1.960    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_6
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.705%)  route 0.119ns (23.295%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.960    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_4
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[19]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ts/mpt/led_display_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/led_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.590     1.473    ts/mpt/CLK_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  ts/mpt/led_display_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ts/mpt/led_display_reg[5]/Q
                         net (fo=1, routed)           0.058     1.673    ts/mpt/led_twobout[5]
    SLICE_X4Y57          LUT5 (Prop_lut5_I0_O)        0.045     1.718 r  ts/mpt/led_inter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.718    ts/mpt_n_38
    SLICE_X4Y57          FDRE                                         r  ts/led_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.860     1.988    ts/CLK_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  ts/led_inter_reg[5]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.092     1.578    ts/led_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.842%)  route 0.119ns (23.158%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.909    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.963    ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7_n_7
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.328%)  route 0.119ns (22.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.909    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.974    ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7_n_5
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ts/t2/inter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.456%)  route 0.277ns (54.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.561     1.444    ts/t2/CLK_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  ts/t2/inter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ts/t2/inter_reg[4]/Q
                         net (fo=1, routed)           0.110     1.695    ts/t2/speaker_2a[4]
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  ts/t2/speaker_inter[4]_i_2/O
                         net (fo=1, routed)           0.167     1.907    ts/taskthreeb/sample_reg[4]
    SLICE_X33Y57         LUT5 (Prop_lut5_I4_O)        0.045     1.952 r  ts/taskthreeb/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.952    ts/taskthreeb_n_4
    SLICE_X33Y57         FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.828     1.956    ts/CLK_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X33Y57         FDRE (Hold_fdre_C_D)         0.092     1.799    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.909    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     1.999    ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7_n_6
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs40/fc/mtc/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.430ns (78.361%)  route 0.119ns (21.639%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.567     1.450    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  ts/t2/gs40/fc/mtc/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.709    ts/t2/gs40/fc/mtc/COUNT_reg[31]_0[9]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.870    ts/t2/gs40/fc/mtc/COUNT_reg[12]_i_1__7_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     1.909    ts/t2/gs40/fc/mtc/COUNT_reg[16]_i_1__7_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.999    ts/t2/gs40/fc/mtc/COUNT_reg[20]_i_1__7_n_4
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=807, routed)         0.834     1.962    ts/t2/gs40/fc/mtc/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  ts/t2/gs40/fc/mtc/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    ts/t2/gs40/fc/mtc/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    ts/mpo/ccview/mtc/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    ts/mpo/ccview/mtc/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    ts/mpo/ccview/mtc/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    ts/mpo/ccview/mtc/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    ts/mpo/ccview/mtc/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    ts/mpo/ccview/mtc/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    ts/mpo/ccview/mtc/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    ts/mpo/ccview/mtc/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    ts/mpo/ccview/mtc/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   cc20k/mtc/OUTPUT_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    ts/mpo/ccview/mtc/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    ts/mpo/ccview/mtc/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    cc2/mtc/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    cc2/mtc/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    cc2/mtc/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    cc2/mtc/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    cc2/mtc/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    cc2/mtc/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    cc2/mtc/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    cc2/mtc/COUNT_reg[27]/C



