"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/v_dual_splitter_v1_0_8
"C:\Program Files\ModelSim\win64/vmap" v_dual_splitter_v1_0_8 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/v_dual_splitter_v1_0_8
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work v_dual_splitter_v1_0_8 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/v_dual_splitter_v1_0_8/.cxl.verilog.v_dual_splitter_v1_0_8.v_dual_splitter_v1_0_8.nt64.cmf
