#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000220b843ee90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000220b842bac0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
P_00000220b8440a40 .param/l "w" 1 3 33, +C4<00000000000000000000000000010000>;
v00000220b849a1b0_0 .var "clk", 0 0;
v00000220b8499710_0 .net "div_by_3", 0 0, L_00000220b84997b0;  1 drivers
v00000220b8499350_0 .net "div_by_5", 0 0, L_00000220b8499df0;  1 drivers
v00000220b84993f0_0 .var "expected_div_by_3", 0 0;
v00000220b8499a30_0 .var "expected_div_by_5", 0 0;
v00000220b8499b70_0 .var "input_bits", 15 0;
v00000220b84995d0_0 .var "new_bit", 0 0;
v00000220b849a070_0 .var "rst", 0 0;
E_00000220b8440900 .event posedge, v00000220b842bde0_0;
S_00000220b842bc50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_00000220b842bac0;
 .timescale 0 0;
v00000220b843c8b0_0 .var/2s "i", 31 0;
E_00000220b8440c00 .event posedge, v00000220b84371d0_0;
S_00000220b83f2ce0 .scope task, "reset" "reset" 3 15, 3 15 0, S_00000220b842bac0;
 .timescale 0 0;
TD_testbench.reset ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000220b849a070_0, 0;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000220b8440c00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220b849a070_0, 0;
    %pushi/vec4 2, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000220b8440c00;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220b849a070_0, 0;
    %end;
S_00000220b83f2e70 .scope module, "sd3" "serial_divisibility_by_3_using_fsm" 3 24, 4 5 0, S_00000220b842bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "new_bit";
    .port_info 3 /OUTPUT 1 "div_by_3";
enum00000220b8434ef0 .enum4 (2)
   "mod_0" 2'b00,
   "mod_1" 2'b01,
   "mod_2" 2'b10
 ;
L_00000220b84e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220b8438d80_0 .net/2u *"_ivl_0", 1 0, L_00000220b84e0088;  1 drivers
v00000220b84371d0_0 .net "clk", 0 0, v00000220b849a1b0_0;  1 drivers
v00000220b8438280_0 .net "div_by_3", 0 0, L_00000220b84997b0;  alias, 1 drivers
v00000220b843f9d0_0 .net "new_bit", 0 0, v00000220b84995d0_0;  1 drivers
v00000220b843fbb0_0 .var "new_state", 1 0;
v00000220b842bde0_0 .net "rst", 0 0, v00000220b849a070_0;  1 drivers
v00000220b842be80_0 .var "state", 1 0;
E_00000220b8440500 .event anyedge, v00000220b842be80_0, v00000220b843f9d0_0;
L_00000220b84997b0 .cmp/eq 2, v00000220b842be80_0, L_00000220b84e0088;
S_00000220b84990d0 .scope module, "sd5" "serial_divisibility_by_5_using_fsm" 3 28, 4 59 0, S_00000220b842bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "new_bit";
    .port_info 3 /OUTPUT 1 "div_by_5";
enum00000220b83da0f0 .enum4 (3)
   "mod_0" 3'b000,
   "mod_1" 3'b001,
   "mod_2" 3'b010,
   "mod_3" 3'b011,
   "mod_4" 3'b100
 ;
L_00000220b84e00d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000220b83f3000_0 .net/2u *"_ivl_0", 2 0, L_00000220b84e00d0;  1 drivers
v00000220b8499cb0_0 .net "clk", 0 0, v00000220b849a1b0_0;  alias, 1 drivers
v00000220b84992b0_0 .net "div_by_5", 0 0, L_00000220b8499df0;  alias, 1 drivers
v00000220b8499850_0 .net "new_bit", 0 0, v00000220b84995d0_0;  alias, 1 drivers
v00000220b8499490_0 .var "new_state", 2 0;
v00000220b8499670_0 .net "rst", 0 0, v00000220b849a070_0;  alias, 1 drivers
v00000220b8499530_0 .var "state", 2 0;
E_00000220b8440980 .event anyedge, v00000220b8499530_0, v00000220b843f9d0_0;
L_00000220b8499df0 .cmp/eq 3, v00000220b8499530_0, L_00000220b84e00d0;
    .scope S_00000220b83f2e70;
T_1 ;
Ewait_0 .event/or E_00000220b8440500, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000220b842be80_0;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
    %load/vec4 v00000220b842be80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v00000220b843f9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
T_1.5 ;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v00000220b843f9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
T_1.7 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000220b843f9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000220b843fbb0_0, 0, 2;
T_1.9 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000220b83f2e70;
T_2 ;
    %wait E_00000220b8440c00;
    %load/vec4 v00000220b842bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000220b842be80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000220b843fbb0_0;
    %assign/vec4 v00000220b842be80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000220b84990d0;
T_3 ;
Ewait_1 .event/or E_00000220b8440980, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000220b8499530_0;
    %store/vec4 v00000220b8499490_0, 0, 3;
    %load/vec4 v00000220b8499530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v00000220b8499850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v00000220b8499850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v00000220b8499850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
T_3.11 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v00000220b8499850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
T_3.13 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000220b8499850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000220b8499490_0, 0, 3;
T_3.15 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000220b84990d0;
T_4 ;
    %wait E_00000220b8440c00;
    %load/vec4 v00000220b8499670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000220b8499530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000220b8499490_0;
    %assign/vec4 v00000220b8499530_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000220b842bac0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220b849a1b0_0, 0, 1;
T_5.0 ;
    %delay 500, 0;
    %load/vec4 v00000220b849a1b0_0;
    %inv;
    %store/vec4 v00000220b849a1b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000220b842bac0;
T_6 ;
    %wait E_00000220b8440900;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000220b8499b70_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000220b842bac0;
T_7 ;
    %pushi/vec4 3, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_testbench.reset, S_00000220b83f2ce0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220b84995d0_0, 0;
    %fork t_1, S_00000220b842bc50;
    %jmp t_0;
    .scope S_00000220b842bc50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220b843c8b0_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000220b843c8b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_func 3 62 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v00000220b84995d0_0, 0;
    %wait E_00000220b8440c00;
    %delay 1, 0;
    %load/vec4 v00000220b8499b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v00000220b84995d0_0;
    %pad/u 16;
    %or;
    %store/vec4 v00000220b8499b70_0, 0, 16;
    %load/vec4 v00000220b8499b70_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000220b84993f0_0, 0, 1;
    %load/vec4 v00000220b8499b70_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000220b8499a30_0, 0, 1;
    %vpi_call/w 3 75 "$display", "new_bit %b, div3 %b (expected %b), div5 %b (expected %b)", v00000220b84995d0_0, v00000220b8499710_0, v00000220b84993f0_0, v00000220b8499350_0, v00000220b8499a30_0 {0 0 0};
    %load/vec4 v00000220b8499710_0;
    %load/vec4 v00000220b84993f0_0;
    %cmp/ne;
    %jmp/1 T_7.6, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000220b8499350_0;
    %load/vec4 v00000220b8499a30_0;
    %cmp/ne;
    %flag_or 6, 8;
T_7.6;
    %jmp/0xz  T_7.4, 6;
    %vpi_call/w 3 82 "$display", "FAIL %s - see log above", "testbench.sv" {0 0 0};
    %vpi_call/w 3 83 "$finish" {0 0 0};
T_7.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000220b843c8b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000220b843c8b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_00000220b842bac0;
t_0 %join;
    %vpi_call/w 3 86 "$display", "Number %b accepted", v00000220b8499b70_0 {0 0 0};
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 89 "$display", "PASS %s", "testbench.sv" {0 0 0};
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "03_03_serial_divisibility_using_fsm.sv";
