<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@2: EP3SL70 (0x021010DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="311"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8"/>
      <single attribute="zoom offset denominator" value="8"/>
      <single attribute="zoom offset numerator" value="122881"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2011/12/15 02:14:28  #0">
      <clock name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|CLK_n" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="8192" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|CLKEN" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|M1_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|RESET_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu_mem_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu_mem_wr" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|CLKEN" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|M1_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|RESET_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu_mem_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu_mem_wr" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|CLKEN" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|M1_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|RESET_n" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu_mem_rd" tap_mode="classic" type="combinatorial"/>
          <wire name="PACE:pace_inst|platform:platform_inst|cpu_mem_wr" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|CLKEN"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|RESET_n"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu_mem_rd"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu_mem_wr"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|M1_n"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[15]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[14]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[13]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[12]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[11]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[10]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[9]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[8]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|A[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|CLKEN"/>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DI[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[7]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[6]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[5]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[4]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[3]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[2]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[1]"/>
            <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|DO[0]"/>
          </bus>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|RESET_n"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu_mem_rd"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|cpu_mem_wr"/>
          <net is_signal_inverted="no" name="PACE:pace_inst|platform:platform_inst|T80se:\BLK_CPU:cpu_inst|M1_n"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2011/12/15 02:14:28  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="2048" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[0]' == high &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[10]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[11]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[12]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[13]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[14]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[15]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[1]' == high &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[2]' == high &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[3]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[4]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[5]' == high &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[6]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[7]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[8]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|A[9]' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|M1_n' == low &amp;&amp; 'PACE:pace_inst|platform:platform_inst|T80se:\\BLK_CPU:cpu_inst|RESET_n' == high
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <static_plugin_mnemonics/>
  <mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1920,1138"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
    <multi attribute="column width" size="23" value="34,34,140,74,68,70,71,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
  </global_info>
</session>
