<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Counter_UP_DOWN_4bit_Sync.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UD_SYNC_STRCTL_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Counter_UD_SYNC_STRCTL_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Counter_UD_SYNC_STRCTL_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UD_SYNC_STRCTL_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Counter_UP_DOWN_4bit_Sync_src_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1625398633" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1625398633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625471788" xil_pn:in_ck="5678756989400473083" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1625471788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CTRL_BLK.vhd"/>
      <outfile xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.vhd"/>
      <outfile xil_pn:name="Counter_UP_DOWN_4bit_Sync_tb.vhd"/>
      <outfile xil_pn:name="JK_FF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1629384769" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2448148568897403418" xil_pn:start_ts="1629384769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629384769" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6246078355976303972" xil_pn:start_ts="1629384769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625402844" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5617731477030527094" xil_pn:start_ts="1625402844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625471788" xil_pn:in_ck="5678756989400473083" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1625471788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CTRL_BLK.vhd"/>
      <outfile xil_pn:name="Counter_UP_DOWN_4bit_Sync_src.vhd"/>
      <outfile xil_pn:name="Counter_UP_DOWN_4bit_Sync_tb.vhd"/>
      <outfile xil_pn:name="JK_FF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1629384772" xil_pn:in_ck="5678756989400473083" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7000731952458278550" xil_pn:start_ts="1629384769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Counter_UD_SYNC_STRCTL_TB_beh.prj"/>
      <outfile xil_pn:name="Counter_UD_SYNC_STRCTL_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1629384773" xil_pn:in_ck="-1987595845408369070" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6769802913298836035" xil_pn:start_ts="1629384772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Counter_UD_SYNC_STRCTL_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-893397581810688015" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-561423439899877431" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8977862421741178897" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1625402290" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6155491676019244909" xil_pn:start_ts="1625402290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1625402398" xil_pn:in_ck="3588526208883640365" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7454376772516914170" xil_pn:start_ts="1625402390">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1625402294" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1758993969107796292" xil_pn:start_ts="1625402294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
