<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>lenet5</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>501432</Best-caseLatency>
            <Average-caseLatency>501432</Average-caseLatency>
            <Worst-caseLatency>501432</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.014 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.014 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.014 ms</Worst-caseRealTimeLatency>
            <Interval-min>501433</Interval-min>
            <Interval-max>501433</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>423</BRAM_18K>
            <DSP>71</DSP>
            <FF>17856</FF>
            <LUT>21561</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWADDR</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWLEN</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWSIZE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWBURST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWLOCK</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWCACHE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWPROT</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWQOS</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWREGION</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_AWUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WDATA</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WSTRB</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WLAST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_WUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARADDR</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARLEN</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARSIZE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARBURST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARLOCK</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARCACHE</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARPROT</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARQOS</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARREGION</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_ARUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RDATA</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RLAST</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_RRESP</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BVALID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BREADY</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BRESP</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BID</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_data_BUSER</name>
            <Object>data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lenet5</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Convolution2d_float_s_fu_132</InstName>
                    <ModuleName>Convolution2d_float_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>132</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_436</InstName>
                            <ModuleName>Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>436</ID>
                            <BindInstances>add_ln97_fu_105_p2 add_ln101_fu_147_p2 add_ln82_fu_167_p2 add_ln82_1_fu_176_p2 add_ln98_fu_128_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_445</InstName>
                            <ModuleName>Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>445</ID>
                            <BindInstances>mul46_0_fu_627_p2 add_ln111_1_fu_507_p2 add_ln111_fu_516_p2 mul46_0_mid1_fu_655_p2 empty_95_fu_558_p2 empty_97_fu_690_p2 empty_98_fu_708_p2 empty_100_fu_772_p2 empty_101_fu_789_p2 empty_103_fu_811_p2 empty_104_fu_878_p2 empty_106_fu_827_p2 empty_107_fu_939_p2 add_ln114_fu_726_p2 add_ln114_1_fu_735_p2 add_ln112_fu_574_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_2_fu_529_p2 add_ln94_3_fu_535_p2 add_ln94_fu_547_p2 add_ln123_fu_580_p2 add_ln123_1_fu_591_p2 add_ln123_2_fu_602_p2 add_ln123_3_fu_612_p2 add_ln123_4_fu_622_p2 add_ln123_5_fu_632_p2 add_ln123_6_fu_642_p2 add_ln123_7_fu_652_p2 add_ln123_8_fu_662_p2 add_ln123_9_fu_672_p2 add_ln123_10_fu_682_p2 add_ln123_11_fu_692_p2 add_ln123_12_fu_702_p2 add_ln123_13_fu_712_p2 add_ln123_14_fu_722_p2 add_ln123_15_fu_732_p2 add_ln123_16_fu_742_p2 add_ln123_17_fu_752_p2 add_ln123_18_fu_762_p2 add_ln123_19_fu_772_p2 add_ln123_20_fu_782_p2 add_ln123_21_fu_792_p2 add_ln123_22_fu_802_p2 add_ln123_23_fu_812_p2 conv1_bias_U conv1_weight_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Pooling2dMax_float_1_0_1036831949u_1_fu_146</InstName>
                    <ModuleName>Pooling2dMax_float_1_0_1036831949u_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                    <BindInstances>empty_fu_459_p2 empty_81_fu_468_p2 sub_ln100_fu_498_p2 empty_83_fu_526_p2 empty_85_fu_561_p2 add_ln96_1_fu_251_p2 add_ln96_fu_260_p2 p_mid121_fu_589_p2 mac_muladd_3ns_10ns_5ns_12_4_1_U49 sub_ln100_1_fu_626_p2 add_ln97_fu_401_p2 add_ln97_1_fu_407_p2 p_mid1_fu_656_p2 sub_ln100_2_fu_686_p2 p_mid15_fu_721_p2 p_mid19_fu_767_p2 mac_muladd_3ns_10ns_5ns_12_4_1_U49 add_ln106_fu_787_p2 add_ln106_1_fu_809_p2 add_ln113_fu_834_p2 add_ln98_fu_359_p2 add_ln98_1_fu_365_p2 add_ln97_2_fu_284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Convolution2d_float_1_fu_152</InstName>
                    <ModuleName>Convolution2d_float_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>152</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57</InstName>
                            <ModuleName>Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>57</ID>
                            <BindInstances>add_ln97_fu_105_p2 add_ln101_fu_117_p2 add_ln82_fu_153_p2 add_ln82_1_fu_159_p2 add_ln98_fu_165_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66</InstName>
                            <ModuleName>Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>tmp1_0_fu_1096_p2 tmp_1_fu_1102_p2 tmp1_1_fu_1131_p2 tmp_2_fu_1137_p2 tmp1_2_fu_1162_p2 tmp_3_fu_1329_p2 tmp1_3_fu_1354_p2 tmp_4_fu_1360_p2 tmp1_4_fu_1385_p2 add_ln114_2_fu_862_p2 add_ln110_25_fu_874_p2 add_ln110_fu_889_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U82 mac_muladd_3ns_5ns_12ns_12_4_1_U83 mac_muladd_3ns_5ns_12ns_12_4_1_U83 add_ln110_1_fu_1615_p2 add_ln110_2_fu_1625_p2 add_ln110_3_fu_1635_p2 add_ln110_4_fu_1645_p2 add_ln110_5_fu_1655_p2 add_ln110_6_fu_1665_p2 add_ln110_7_fu_1675_p2 add_ln110_8_fu_1685_p2 add_ln110_9_fu_1695_p2 add_ln110_10_fu_1705_p2 add_ln110_11_fu_1715_p2 add_ln110_12_fu_1725_p2 add_ln110_13_fu_1735_p2 add_ln110_14_fu_1853_p2 add_ln110_15_fu_1863_p2 add_ln110_16_fu_1873_p2 add_ln110_17_fu_1883_p2 add_ln110_18_fu_1893_p2 add_ln110_19_fu_1903_p2 add_ln110_20_fu_1913_p2 add_ln110_21_fu_1923_p2 add_ln110_22_fu_1933_p2 add_ln110_23_fu_1943_p2 add_ln110_24_fu_1953_p2 tmp_1_dup_fu_947_p2 tmp1_0_mid1_fu_1203_p2 tmp_1_mid1_fu_1220_p2 tmp1_1_mid1_fu_1249_p2 tmp_2_mid1_fu_1266_p2 tmp1_2_mid1_fu_1291_p2 tmp_3_mid1_fu_1409_p2 tmp1_3_mid1_fu_1434_p2 tmp_4_mid1_fu_1451_p2 tmp1_4_mid1_fu_1476_p2 add_ln114_4_fu_987_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U82 add_ln127_fu_1311_p2 add_ln127_1_fu_1497_p2 add_ln127_2_fu_1507_p2 fmul_32ns_32ns_32_4_max_dsp_1_U70 add_ln127_3_fu_1517_p2 fmul_32ns_32ns_32_4_max_dsp_1_U71 add_ln127_4_fu_1527_p2 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U58 add_ln127_5_fu_1317_p2 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U58 add_ln127_6_fu_1541_p2 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U59 add_ln127_7_fu_1551_p2 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U59 add_ln127_8_fu_1561_p2 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U60 add_ln127_9_fu_1571_p2 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U60 add_ln127_10_fu_1323_p2 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U61 add_ln127_11_fu_1585_p2 fmul_32ns_32ns_32_4_max_dsp_1_U79 fadd_32ns_32ns_32_5_full_dsp_1_U61 add_ln127_12_fu_1595_p2 fmul_32ns_32ns_32_4_max_dsp_1_U80 fadd_32ns_32ns_32_5_full_dsp_1_U62 add_ln127_13_fu_1745_p2 fmul_32ns_32ns_32_4_max_dsp_1_U81 fadd_32ns_32ns_32_5_full_dsp_1_U62 add_ln127_14_fu_1755_p2 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_5_full_dsp_1_U63 add_ln127_15_fu_1605_p2 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U63 add_ln127_16_fu_1769_p2 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln127_17_fu_1779_p2 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U64 add_ln127_18_fu_1789_p2 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln127_19_fu_1799_p2 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U65 add_ln127_20_fu_1610_p2 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U66 add_ln127_21_fu_1813_p2 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U66 add_ln127_22_fu_1823_p2 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U67 add_ln127_23_fu_1833_p2 fmul_32ns_32ns_32_4_max_dsp_1_U79 fadd_32ns_32ns_32_5_full_dsp_1_U67 add_ln127_24_fu_1843_p2 fmul_32ns_32ns_32_4_max_dsp_1_U80 fadd_32ns_32ns_32_5_full_dsp_1_U68 add_ln114_3_fu_1063_p2 add_ln114_1_fu_1068_p2 fadd_32ns_32ns_32_5_full_dsp_1_U68 add_ln112_fu_1009_p2 add_ln111_fu_1015_p2 conv2_weight_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln94_1_fu_94_p2 add_ln94_fu_106_p2 mul_4ns_8ns_11_1_1_U91 conv2_bias_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_Pooling2dMax_float_1_0_1036831949u_s_fu_162</InstName>
                    <ModuleName>Pooling2dMax_float_1_0_1036831949u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>162</ID>
                    <BindInstances>tmp_fu_342_p2 empty_90_fu_352_p2 add_ln96_2_fu_255_p2 add_ln96_fu_264_p2 mac_muladd_5ns_7ns_4ns_11_4_1_U104 p_mid138_fu_402_p2 add_ln97_fu_432_p2 add_ln97_2_fu_492_p2 tmp_mid1_fu_442_p2 p_mid1_fu_452_p2 mac_muladd_5ns_7ns_4ns_11_4_1_U104 add_ln106_3_fu_723_p2 add_ln106_fu_728_p2 add_ln106_4_fu_734_p2 add_ln106_2_fu_739_p2 add_ln100_fu_539_p2 add_ln100_1_fu_548_p2 add_ln98_fu_554_p2 add_ln98_2_fu_560_p2 add_ln97_3_fu_292_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2_fu_168</InstName>
                    <ModuleName>lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>168</ID>
                    <BindInstances>add_ln64_fu_168_p2 o_2_fu_180_p2 mac_muladd_7ns_9ns_9ns_16_4_1_U111 mac_muladd_7ns_9ns_9ns_16_4_1_U111 i_2_fu_217_p2 fc1_bias_U fc1_weight_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26_fu_178</InstName>
                    <ModuleName>lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>178</ID>
                    <BindInstances>empty_fu_185_p2 add_ln64_2_fu_197_p2 add_ln64_fu_206_p2 p_mid1_fu_254_p2 add_ln70_fu_277_p2 i_1_fu_283_p2 fc2_bias_U fc2_weight_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fu_188</InstName>
                    <ModuleName>lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>188</ID>
                    <BindInstances>add_ln64_fu_187_p2 add_ln64_1_fu_199_p2 mac_muladd_4ns_7ns_7ns_10_4_1_U126 mac_muladd_4ns_7ns_7ns_10_4_1_U126 add_ln68_fu_236_p2 fc3_bias_U fc3_weight_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>p1_out_data_U c1_out_data_U c2_out_data_U p2_out_data_U f1_out_data_U f2_out_data_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3</Name>
            <Loops>
                <VITIS_LOOP_97_2_VITIS_LOOP_98_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.219</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>786</Best-caseLatency>
                    <Average-caseLatency>786</Average-caseLatency>
                    <Worst-caseLatency>786</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>786</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                        <Name>VITIS_LOOP_97_2_VITIS_LOOP_98_3</Name>
                        <TripCount>784</TripCount>
                        <Latency>784</Latency>
                        <AbsoluteTimeLatency>7.840 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_105_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_147_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_167_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_176_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_128_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:98" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6</Name>
            <Loops>
                <VITIS_LOOP_111_5_VITIS_LOOP_112_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19722</Best-caseLatency>
                    <Average-caseLatency>19722</Average-caseLatency>
                    <Worst-caseLatency>19722</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.197 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.197 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19722</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_5_VITIS_LOOP_112_6>
                        <Name>VITIS_LOOP_111_5_VITIS_LOOP_112_6</Name>
                        <TripCount>784</TripCount>
                        <Latency>19720</Latency>
                        <AbsoluteTimeLatency>0.197 ms</AbsoluteTimeLatency>
                        <PipelineII>25</PipelineII>
                        <PipelineDepth>146</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_5_VITIS_LOOP_112_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2693</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1699</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="mul46_0_fu_627_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111" URAM="0" VARIABLE="mul46_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_507_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_516_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="mul46_0_mid1_fu_655_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111" URAM="0" VARIABLE="mul46_0_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_558_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_690_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_708_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_772_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_789_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_811_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_878_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_827_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_939_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_726_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_735_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_574_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="add_ln112"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Convolution2d_float_s</Name>
            <Loops>
                <VITIS_LOOP_94_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>123079</Best-caseLatency>
                    <Average-caseLatency>123079</Average-caseLatency>
                    <Worst-caseLatency>123079</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.231 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.231 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.231 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>123079</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_1>
                        <Name>VITIS_LOOP_94_1</Name>
                        <TripCount>6</TripCount>
                        <Latency>123078</Latency>
                        <AbsoluteTimeLatency>1.231 ms</AbsoluteTimeLatency>
                        <IterationLatency>20513</IterationLatency>
                        <PipelineDepth>20513</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Convolution2d_float_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_436</Instance>
                            <Instance>grp_Convolution2d_float_Pipeline_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_445</Instance>
                        </InstanceList>
                    </VITIS_LOOP_94_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>48</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>17</UTIL_BRAM>
                    <FF>3642</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2436</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_2_fu_529_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94" URAM="0" VARIABLE="add_ln94_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_3_fu_535_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94" URAM="0" VARIABLE="add_ln94_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_547_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_580_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_591_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_2_fu_602_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_3_fu_612_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_4_fu_622_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_5_fu_632_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_6_fu_642_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_7_fu_652_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_8_fu_662_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_9_fu_672_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_10_fu_682_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_11_fu_692_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_12_fu_702_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_13_fu_712_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_14_fu_722_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_15_fu_732_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_16_fu_742_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_17_fu_752_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_18_fu_762_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_19_fu_772_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_20_fu_782_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_21_fu_792_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_22_fu_802_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_23_fu_812_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:123" URAM="0" VARIABLE="add_ln123_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1_bias_U" SOURCE="" URAM="0" VARIABLE="conv1_bias"/>
                <BindNode BINDTYPE="storage" BRAM="48" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv1_weight_U" SOURCE="" URAM="0" VARIABLE="conv1_weight"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pooling2dMax_float_1_0_1036831949u_1</Name>
            <Loops>
                <VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1193</Best-caseLatency>
                    <Average-caseLatency>1193</Average-caseLatency>
                    <Worst-caseLatency>1193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.930 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.930 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                        <Name>VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3</Name>
                        <TripCount>1176</TripCount>
                        <Latency>1191</Latency>
                        <AbsoluteTimeLatency>11.910 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1097</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1234</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_459_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_468_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln100_fu_498_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100" URAM="0" VARIABLE="sub_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_83_fu_526_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="empty_85_fu_561_p2" SOURCE="" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_251_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_260_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid121_fu_589_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="p_mid121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_5ns_12_4_1_U49" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="mul_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln100_1_fu_626_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100" URAM="0" VARIABLE="sub_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_401_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_407_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_656_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln100_2_fu_686_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100" URAM="0" VARIABLE="sub_ln100_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid15_fu_721_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="p_mid15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid19_fu_767_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="p_mid19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_10ns_5ns_12_4_1_U49" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_787_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_1_fu_809_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106" URAM="0" VARIABLE="add_ln106_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_834_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_359_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_365_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_284_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="add_ln97_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3</Name>
            <Loops>
                <VITIS_LOOP_97_2_VITIS_LOOP_98_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.620</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                        <Name>VITIS_LOOP_97_2_VITIS_LOOP_98_3</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>167</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_105_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_117_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_153_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_159_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_165_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:98" URAM="0" VARIABLE="add_ln98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6</Name>
            <Loops>
                <VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1340</Best-caseLatency>
                    <Average-caseLatency>1340</Average-caseLatency>
                    <Worst-caseLatency>1340</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1340</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6>
                        <Name>VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6</Name>
                        <TripCount>600</TripCount>
                        <Latency>1338</Latency>
                        <AbsoluteTimeLatency>13.380 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>141</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>60</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>27</UTIL_DSP>
                    <FF>9249</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>11939</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_0_fu_1096_p2" SOURCE="" URAM="0" VARIABLE="tmp1_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_1_fu_1102_p2" SOURCE="" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_1_fu_1131_p2" SOURCE="" URAM="0" VARIABLE="tmp1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_2_fu_1137_p2" SOURCE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_2_fu_1162_p2" SOURCE="" URAM="0" VARIABLE="tmp1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_3_fu_1329_p2" SOURCE="" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_3_fu_1354_p2" SOURCE="" URAM="0" VARIABLE="tmp1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_4_fu_1360_p2" SOURCE="" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_4_fu_1385_p2" SOURCE="" URAM="0" VARIABLE="tmp1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_862_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_25_fu_874_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_889_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U82" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="mul_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_12ns_12_4_1_U83" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="mul_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_12ns_12_4_1_U83" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_1615_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_1625_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_1635_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_4_fu_1645_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_5_fu_1655_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_6_fu_1665_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_7_fu_1675_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_8_fu_1685_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_9_fu_1695_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_10_fu_1705_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_11_fu_1715_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_12_fu_1725_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_13_fu_1735_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_14_fu_1853_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_15_fu_1863_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_16_fu_1873_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_17_fu_1883_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_18_fu_1893_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_19_fu_1903_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_20_fu_1913_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_21_fu_1923_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_22_fu_1933_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_23_fu_1943_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_24_fu_1953_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="add_ln110_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_1_dup_fu_947_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp_1_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_0_mid1_fu_1203_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp1_0_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_1_mid1_fu_1220_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp_1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_1_mid1_fu_1249_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp1_1_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_2_mid1_fu_1266_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_2_mid1_fu_1291_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp1_2_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_3_mid1_fu_1409_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp_3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_3_mid1_fu_1434_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp1_3_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp_4_mid1_fu_1451_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp_4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="sub" PRAGMA="" RTLNAME="tmp1_4_mid1_fu_1476_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:110" URAM="0" VARIABLE="tmp1_4_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_4_fu_987_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U82" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_1311_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_1497_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_2_fu_1507_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_3_fu_1517_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_4_fu_1527_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_5_fu_1317_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_6_fu_1541_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_7_fu_1551_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_8_fu_1561_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_9_fu_1571_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_10_fu_1323_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_11_fu_1585_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U79" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_12_fu_1595_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_13_fu_1745_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U81" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_14_fu_1755_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_15_fu_1605_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U63" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_16_fu_1769_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_17_fu_1779_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U64" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_18_fu_1789_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_19_fu_1799_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U65" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_20_fu_1610_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U66" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_21_fu_1813_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U66" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_22_fu_1823_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U67" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_23_fu_1833_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U79" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U67" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_24_fu_1843_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="add_ln127_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U80" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U68" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:127" URAM="0" VARIABLE="accum_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_3_fu_1063_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_1068_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U68" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:131" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_1009_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1015_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="storage" BRAM="96" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv2_weight_U" SOURCE="" URAM="0" VARIABLE="conv2_weight"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Convolution2d_float_1</Name>
            <Loops>
                <VITIS_LOOP_94_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23153</Best-caseLatency>
                    <Average-caseLatency>23153</Average-caseLatency>
                    <Worst-caseLatency>23153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.232 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.232 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.232 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_94_1>
                        <Name>VITIS_LOOP_94_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>23152</Latency>
                        <AbsoluteTimeLatency>0.232 ms</AbsoluteTimeLatency>
                        <IterationLatency>1447</IterationLatency>
                        <PipelineDepth>1447</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3_fu_57</Instance>
                            <Instance>grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66</Instance>
                        </InstanceList>
                    </VITIS_LOOP_94_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>96</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>60</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>27</UTIL_DSP>
                    <FF>9393</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>12328</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_94_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94" URAM="0" VARIABLE="add_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_106_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_94_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U91" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_bias_U" SOURCE="" URAM="0" VARIABLE="conv2_bias"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Pooling2dMax_float_1_0_1036831949u_s</Name>
            <Loops>
                <VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.183</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>417</Best-caseLatency>
                    <Average-caseLatency>417</Average-caseLatency>
                    <Worst-caseLatency>417</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>417</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                        <Name>VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3</Name>
                        <TripCount>400</TripCount>
                        <Latency>415</Latency>
                        <AbsoluteTimeLatency>4.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>960</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1109</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_342_p2" SOURCE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_352_p2" SOURCE="" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_255_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="add_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_264_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_4ns_11_4_1_U104" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="mul_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid138_fu_402_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:96" URAM="0" VARIABLE="p_mid138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_432_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_2_fu_492_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_442_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="tmp_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_452_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_4ns_11_4_1_U104" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:85" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_3_fu_723_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106" URAM="0" VARIABLE="add_ln106_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_728_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_4_fu_734_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106" URAM="0" VARIABLE="add_ln106_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_2_fu_739_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:106" URAM="0" VARIABLE="add_ln106_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_539_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_548_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:100" URAM="0" VARIABLE="add_ln100_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_554_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_560_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_1_VITIS_LOOP_97_2_VITIS_LOOP_98_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_3_fu_292_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/pooling_2d_max.hpp:97" URAM="0" VARIABLE="add_ln97_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_2</Name>
            <Loops>
                <VITIS_LOOP_64_1_VITIS_LOOP_68_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>288017</Best-caseLatency>
                    <Average-caseLatency>288017</Average-caseLatency>
                    <Worst-caseLatency>288017</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.880 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.880 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.880 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>288017</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1_VITIS_LOOP_68_2>
                        <Name>VITIS_LOOP_64_1_VITIS_LOOP_68_2</Name>
                        <TripCount>48000</TripCount>
                        <Latency>288015</Latency>
                        <AbsoluteTimeLatency>2.880 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1_VITIS_LOOP_68_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>129</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>46</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>502</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>453</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_168_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="o_2_fu_180_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="o_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_9ns_9ns_16_4_1_U111" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_9ns_9ns_16_4_1_U111" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_217_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_bias_U" SOURCE="" URAM="0" VARIABLE="fc1_bias"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_U" SOURCE="" URAM="0" VARIABLE="fc1_weight"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_26</Name>
            <Loops>
                <VITIS_LOOP_64_1_VITIS_LOOP_68_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>60495</Best-caseLatency>
                    <Average-caseLatency>60495</Average-caseLatency>
                    <Worst-caseLatency>60495</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.605 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.605 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.605 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>60495</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1_VITIS_LOOP_68_2>
                        <Name>VITIS_LOOP_64_1_VITIS_LOOP_68_2</Name>
                        <TripCount>10080</TripCount>
                        <Latency>60493</Latency>
                        <AbsoluteTimeLatency>0.605 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1_VITIS_LOOP_68_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>33</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <FF>552</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>539</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_185_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_197_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="add_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_206_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_254_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_277_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_283_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68" URAM="0" VARIABLE="i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_bias_U" SOURCE="" URAM="0" VARIABLE="fc2_bias"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_U" SOURCE="" URAM="0" VARIABLE="fc2_weight"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27</Name>
            <Loops>
                <VITIS_LOOP_64_1_VITIS_LOOP_68_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5060</Best-caseLatency>
                    <Average-caseLatency>5060</Average-caseLatency>
                    <Worst-caseLatency>5060</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5060</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1_VITIS_LOOP_68_2>
                        <Name>VITIS_LOOP_64_1_VITIS_LOOP_68_2</Name>
                        <TripCount>840</TripCount>
                        <Latency>5058</Latency>
                        <AbsoluteTimeLatency>50.580 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_1_VITIS_LOOP_68_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>438</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>393</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_187_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_199_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U126" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U126" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1_VITIS_LOOP_68_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_236_p2" SOURCE="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc3_bias_U" SOURCE="" URAM="0" VARIABLE="fc3_bias"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc3_weight_U" SOURCE="" URAM="0" VARIABLE="fc3_weight"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>501432</Best-caseLatency>
                    <Average-caseLatency>501432</Average-caseLatency>
                    <Worst-caseLatency>501432</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.014 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.014 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.014 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>501433</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>423</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>151</UTIL_BRAM>
                    <DSP>71</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>32</UTIL_DSP>
                    <FF>17856</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>21561</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>40</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="p1_out_data_U" SOURCE="" URAM="0" VARIABLE="p1_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="48" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="c1_out_data_U" SOURCE="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:56" URAM="0" VARIABLE="c1_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="c2_out_data_U" SOURCE="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:154" URAM="0" VARIABLE="c2_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p2_out_data_U" SOURCE="" URAM="0" VARIABLE="p2_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f1_out_data_U" SOURCE="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:234" URAM="0" VARIABLE="f1_out_data"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="f2_out_data_U" SOURCE="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:274" URAM="0" VARIABLE="f2_out_data"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_interface m_axi_addr64="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="classes" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="classes" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="image" index="1" direction="inout" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_data" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="classes" access="W" description="Data signal of classes" range="32">
                    <fields>
                        <field offset="0" width="32" name="classes" access="W" description="Bit 31 to 0 of classes"/>
                    </fields>
                </register>
                <register offset="0x18" name="image_r" access="W" description="Data signal of image_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="image_r" access="W" description="Bit 31 to 0 of image_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="classes"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="image"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_data</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_data" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_data_" paramPrefix="C_M_AXI_DATA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_data_ARADDR</port>
                <port>m_axi_data_ARBURST</port>
                <port>m_axi_data_ARCACHE</port>
                <port>m_axi_data_ARID</port>
                <port>m_axi_data_ARLEN</port>
                <port>m_axi_data_ARLOCK</port>
                <port>m_axi_data_ARPROT</port>
                <port>m_axi_data_ARQOS</port>
                <port>m_axi_data_ARREADY</port>
                <port>m_axi_data_ARREGION</port>
                <port>m_axi_data_ARSIZE</port>
                <port>m_axi_data_ARUSER</port>
                <port>m_axi_data_ARVALID</port>
                <port>m_axi_data_AWADDR</port>
                <port>m_axi_data_AWBURST</port>
                <port>m_axi_data_AWCACHE</port>
                <port>m_axi_data_AWID</port>
                <port>m_axi_data_AWLEN</port>
                <port>m_axi_data_AWLOCK</port>
                <port>m_axi_data_AWPROT</port>
                <port>m_axi_data_AWQOS</port>
                <port>m_axi_data_AWREADY</port>
                <port>m_axi_data_AWREGION</port>
                <port>m_axi_data_AWSIZE</port>
                <port>m_axi_data_AWUSER</port>
                <port>m_axi_data_AWVALID</port>
                <port>m_axi_data_BID</port>
                <port>m_axi_data_BREADY</port>
                <port>m_axi_data_BRESP</port>
                <port>m_axi_data_BUSER</port>
                <port>m_axi_data_BVALID</port>
                <port>m_axi_data_RDATA</port>
                <port>m_axi_data_RID</port>
                <port>m_axi_data_RLAST</port>
                <port>m_axi_data_RREADY</port>
                <port>m_axi_data_RRESP</port>
                <port>m_axi_data_RUSER</port>
                <port>m_axi_data_RVALID</port>
                <port>m_axi_data_WDATA</port>
                <port>m_axi_data_WID</port>
                <port>m_axi_data_WLAST</port>
                <port>m_axi_data_WREADY</port>
                <port>m_axi_data_WSTRB</port>
                <port>m_axi_data_WUSER</port>
                <port>m_axi_data_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="classes"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="classes"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="image"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_data">32 -&gt; 32, 32, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">classes, 0x10, 32, W, Data signal of classes, </column>
                    <column name="s_axi_control">image_r, 0x18, 32, W, Data signal of image_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="classes">inout, float*</column>
                    <column name="image">inout, float const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="classes">m_axi_data, interface, , </column>
                    <column name="classes">s_axi_control, register, offset, name=classes offset=0x10 range=32</column>
                    <column name="image">m_axi_data, interface, , </column>
                    <column name="image">s_axi_control, interface, offset, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_data">VITIS_LOOP_64_1, write, 10, 32, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22</column>
                    <column name="m_axi_data">VITIS_LOOP_116_8, read, 5, 32, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_data">in_data, VITIS_LOOP_115_7, Stride is incompatible, 214-230, /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:115:39</column>
                    <column name="m_axi_data">classes, , Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'., , /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64:22</column>
                    <column name="m_axi_data">in_data, , Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'., , /home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/convolution_2d.hpp:116:43</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/activation_relu.hpp:49" status="valid" parentFunction="activationrelu" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:44" status="valid" parentFunction="lenet5" variable="" isDirective="0" options="m_axi depth=10 port = classes offset = slave bundle = data"/>
        <Pragma type="interface" location="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:48" status="valid" parentFunction="lenet5" variable="" isDirective="0" options="m_axi depth=1024 port = image offset = slave bundle = data"/>
        <Pragma type="interface" location="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:52" status="valid" parentFunction="lenet5" variable="" isDirective="0" options="s_axilite port = return register"/>
        <Pragma type="inline" location="/home/idec/work/ai_fpga/codes/LeNet-5/LeNet-5.dlr/native.cpp/src/lenet5.cpp:54" status="valid" parentFunction="lenet5" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

