{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668698529197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668698529197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 10:22:09 2022 " "Processing started: Thu Nov 17 10:22:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668698529197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668698529197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alufinal -c alufinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off alufinal -c alufinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668698529198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1668698529732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/otros/entregablealu/bcd_final/bcdceroan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/otros/entregablealu/bcd_final/bcdceroan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdceroan-arch1 " "Found design unit 1: bcdceroan-arch1" {  } { { "../BCD_final/bcdceroan.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/BCD_final/bcdceroan.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668698530211 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdceroan " "Found entity 1: bcdceroan" {  } { { "../BCD_final/bcdceroan.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/BCD_final/bcdceroan.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668698530211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668698530211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/otros/entregablealu/test_alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/otros/entregablealu/test_alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-operations " "Found design unit 1: alu-operations" {  } { { "../test_ALU/alu.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/test_ALU/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668698530214 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../test_ALU/alu.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/test_ALU/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668698530214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668698530214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alufinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alufinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alufinal-arch_alu " "Found design unit 1: alufinal-arch_alu" {  } { { "alufinal.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/alu_final/alufinal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668698530218 ""} { "Info" "ISGN_ENTITY_NAME" "1 alufinal " "Found entity 1: alufinal" {  } { { "alufinal.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/alu_final/alufinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668698530218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668698530218 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "HEX2 alufinal.vhd(39) " "VHDL error at alufinal.vhd(39): object \"HEX2\" is used but not declared" {  } { { "alufinal.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/alu_final/alufinal.vhd" 39 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1668698530223 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out HEX0 alufinal.vhd(39) " "VHDL error at alufinal.vhd(39): cannot associate formal port \"HEX0\" of mode \"out\" with an expression" {  } { { "alufinal.vhd" "" { Text "C:/altera/13.1/Otros/EntregableALU/alu_final/alufinal.vhd" 39 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1668698530223 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668698530378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 17 10:22:10 2022 " "Processing ended: Thu Nov 17 10:22:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668698530378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668698530378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668698530378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668698530378 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668698530990 ""}
