// Seed: 2860293672
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5;
  assign id_5 = -1;
  logic id_6, id_7 = id_3;
  wire id_8;
  wire id_9, id_10, id_11;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  output wire id_1;
  always $signed(36);
  ;
  logic id_3;
  ;
  assign id_3[1] = id_2;
endmodule
