#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 11 15:12:09 2024
# Process ID: 41824
# Current directory: C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1
# Command line: vivado.exe -log decode.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source decode.tcl -notrace
# Log file: C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode.vdi
# Journal file: C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1\vivado.jou
# Running On: pisterlabNIH, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source decode.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 468.789 ; gain = 182.785
Command: link_design -top decode -part xc7a50tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 901.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'decode' is not ideal for floorplanning, since the cellview 'write_to_FPGA' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Finished Parsing XDC File [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst'
Parsing XDC File [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1596.332 ; gain = 576.520
Finished Parsing XDC File [c:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst'
Parsing XDC File [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc]
CRITICAL WARNING: [Netlist 29-154] Cannot set property 'CONFIG_VOLTAGE' because incorrect value '1.2' specified. Expecting type 'enum' with possible values of ',1.5,1.8,2.5,3.3'. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:31]
Resolution: Please check the value of the property and set to a correct value.
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:49]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
Finished Parsing XDC File [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1601.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

10 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1601.324 ; gain = 1118.070
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1601.324 ; gain = 0.000

Starting Cache Timing Information Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1616.285 ; gain = 14.961

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1975.859 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1975.859 ; gain = 0.000
Phase 1 Initialization | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1975.859 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1975.859 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1975.859 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 16c5aebac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1975.859 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14ec1343a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 1975.859 ; gain = 0.000
Retarget | Checksum: 14ec1343a
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Retarget, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 17be37274

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1975.859 ; gain = 0.000
Constant propagation | Checksum: 17be37274
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e798237e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1975.859 ; gain = 0.000
Sweep | Checksum: 1e798237e
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e798237e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.895 . Memory (MB): peak = 1975.859 ; gain = 0.000
BUFG optimization | Checksum: 1e798237e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e798237e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 1975.859 ; gain = 0.000
Shift Register Optimization | Checksum: 1e798237e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e798237e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.929 . Memory (MB): peak = 1975.859 ; gain = 0.000
Post Processing Netlist | Checksum: 1e798237e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 858db482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1975.859 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1975.859 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 858db482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.980 . Memory (MB): peak = 1975.859 ; gain = 0.000
Phase 9 Finalization | Checksum: 858db482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.982 . Memory (MB): peak = 1975.859 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |              32  |                                              6  |
|  Constant propagation         |              13  |              14  |                                              6  |
|  Sweep                        |               1  |               3  |                                             12  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              4  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 858db482

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1975.859 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1975.859 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: c6df38a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2090.668 ; gain = 0.000
Ending Power Optimization Task | Checksum: c6df38a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.668 ; gain = 114.809

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: be9d376e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.884 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2090.668 ; gain = 0.000
Ending Final Cleanup Task | Checksum: be9d376e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2090.668 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2090.668 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: be9d376e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2090.668 ; gain = 489.344
INFO: [runtcl-4] Executing : report_drc -file decode_drc_opted.rpt -pb decode_drc_opted.pb -rpx decode_drc_opted.rpx
Command: report_drc -file decode_drc_opted.rpt -pb decode_drc_opted.pb -rpx decode_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_drc_opted.rpt.
report_drc completed successfully
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.668 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2090.668 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 965c6032

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2090.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cbfef304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1508b6195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1508b6195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1508b6195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b74692f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e92e2f0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13c57d558

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 260afb064

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 77 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 36 nets or LUTs. Breaked 0 LUT, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]. Replicated 38 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2090.668 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           38  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           38  |             36  |                    37  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 249bea56f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 220bcfb26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 2 Global Placement | Checksum: 220bcfb26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bb430035

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124808116

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c13d2f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1636c3b31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: daa3cadf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 183a7916d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 258089f4b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 241a32e55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b6a99cd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b6a99cd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 146c62079

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.969 | TNS=-19982.506 |
Phase 1 Physical Synthesis Initialization | Checksum: 179ecd676

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 179ecd676

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.703 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 146c62079

Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.569. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13b4e8fbe

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 13b4e8fbe

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13b4e8fbe

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13b4e8fbe

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 13b4e8fbe

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2090.668 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1367c21be

Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 2090.668 ; gain = 0.000
Ending Placer Task | Checksum: 9a4d28b0

Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 2090.668 ; gain = 0.000
86 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:20 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file decode_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file decode_utilization_placed.rpt -pb decode_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file decode_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.668 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2090.668 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.625 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 1.38s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2090.668 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.569 | TNS=-19981.693 |
Phase 1 Physical Synthesis Initialization | Checksum: dc815949

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.569 | TNS=-19981.693 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: dc815949

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.569 | TNS=-19981.693 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK/inst/clk_2fs_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[9]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[9]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.547 | TNS=-19981.659 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.535 | TNS=-19981.646 |
INFO: [Physopt 32-702] Processed net U_write/data_out[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[9]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[9]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[9]_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net U_write/D[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.534 | TNS=-19981.584 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[1]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.531 | TNS=-19981.542 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[8]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-19981.539 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[6]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[6]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[6]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[6]_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.530 | TNS=-19981.484 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[15]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[15]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[15]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[15]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[15]_i_102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.529 | TNS=-19981.480 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[8]_i_103_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.527 | TNS=-19981.471 |
INFO: [Physopt 32-702] Processed net U_write/data_out[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[15]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[15]_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[15]_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.523 | TNS=-19981.426 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[13]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[13]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[13]_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/D[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_write/data51[13].  Re-placed instance U_write/mem_reg[813]
INFO: [Physopt 32-735] Processed net U_write/data51[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.519 | TNS=-19981.511 |
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_write/data39[8].  Re-placed instance U_write/mem_reg[616]
INFO: [Physopt 32-735] Processed net U_write/data39[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.518 | TNS=-19981.515 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[0]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[0]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19981.515 |
INFO: [Physopt 32-702] Processed net U_fsm/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_read/empty.  Re-placed instance U_read/FSM_sequential_state[0]_i_2
INFO: [Physopt 32-735] Processed net U_read/empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19981.513 |
INFO: [Physopt 32-710] Processed net U_fsm/state_next[0]. Critical path length was reduced through logic transformation on cell U_fsm/FSM_sequential_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_read/empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19981.200 |
INFO: [Physopt 32-663] Processed net U_read/FSM_sequential_state[0]_i_3_n_0.  Re-placed instance U_read/FSM_sequential_state[0]_i_3
INFO: [Physopt 32-735] Processed net U_read/FSM_sequential_state[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19981.197 |
INFO: [Physopt 32-663] Processed net U_read/empty.  Re-placed instance U_read/FSM_sequential_state[0]_i_2_comp
INFO: [Physopt 32-735] Processed net U_read/empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19981.126 |
INFO: [Physopt 32-663] Processed net U_write/data187[2].  Re-placed instance U_write/mem_reg[2978]
INFO: [Physopt 32-735] Processed net U_write/data187[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19981.126 |
INFO: [Physopt 32-702] Processed net U_write/data187[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_37. Replicated 4 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_37. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19958.128 |
INFO: [Physopt 32-702] Processed net U_read/FSM_sequential_state[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_fsm/state_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_read/Q[7].  Re-placed instance U_read/cnt_reg[7]
INFO: [Physopt 32-735] Processed net U_read/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19958.041 |
INFO: [Physopt 32-663] Processed net U_write/data93[4].  Re-placed instance U_write/mem_reg[1476]
INFO: [Physopt 32-735] Processed net U_write/data93[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19958.203 |
INFO: [Physopt 32-702] Processed net U_write/data93[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_17. Replicated 6 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19939.680 |
INFO: [Physopt 32-663] Processed net U_write/data261[2].  Re-placed instance U_write/mem_reg[4162]
INFO: [Physopt 32-735] Processed net U_write/data261[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19939.460 |
INFO: [Physopt 32-702] Processed net U_write/data109[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_13. Replicated 6 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19893.476 |
INFO: [Physopt 32-663] Processed net U_write/data142[9].  Re-placed instance U_write/mem_reg[2265]
INFO: [Physopt 32-735] Processed net U_write/data142[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19893.358 |
INFO: [Physopt 32-663] Processed net U_write/data150[9].  Re-placed instance U_write/mem_reg[2393]
INFO: [Physopt 32-735] Processed net U_write/data150[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19893.325 |
INFO: [Physopt 32-663] Processed net U_write/data158[9].  Re-placed instance U_write/mem_reg[2521]
INFO: [Physopt 32-735] Processed net U_write/data158[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19893.292 |
INFO: [Physopt 32-663] Processed net U_write/data182[9].  Re-placed instance U_write/mem_reg[2905]
INFO: [Physopt 32-735] Processed net U_write/data182[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19893.292 |
INFO: [Physopt 32-702] Processed net U_write/data182[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_24. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_24. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19875.059 |
INFO: [Physopt 32-663] Processed net U_read/Q[2].  Re-placed instance U_read/cnt_reg[2]
INFO: [Physopt 32-735] Processed net U_read/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19875.004 |
INFO: [Physopt 32-81] Processed net U_read/Q[7]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_read/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19874.973 |
INFO: [Physopt 32-663] Processed net U_read/cnt_reg[5]_rep__1_0.  Re-placed instance U_read/cnt_reg[5]_rep__1
INFO: [Physopt 32-735] Processed net U_read/cnt_reg[5]_rep__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19874.908 |
INFO: [Physopt 32-710] Processed net U_fsm/state_next[0]. Critical path length was reduced through logic transformation on cell U_fsm/FSM_sequential_state[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net U_read/empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19874.902 |
INFO: [Physopt 32-663] Processed net U_read/Q[7]_repN.  Re-placed instance U_read/cnt_reg[7]_replica
INFO: [Physopt 32-735] Processed net U_read/Q[7]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19874.897 |
INFO: [Physopt 32-702] Processed net U_read/Q[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK/inst/clk_2fs_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data39[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_write/data247[11].  Re-placed instance U_write/mem_reg[3947]
INFO: [Physopt 32-735] Processed net U_write/data247[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19874.897 |
INFO: [Physopt 32-702] Processed net U_write/data247[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_3.  Re-placed instance ep10/ep_dataout_reg[0]_replica_3
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19855.988 |
INFO: [Physopt 32-663] Processed net U_write/data158[14].  Re-placed instance U_write/mem_reg[2526]
INFO: [Physopt 32-735] Processed net U_write/data158[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19856.105 |
INFO: [Physopt 32-702] Processed net U_write/data158[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_35.  Re-placed instance ep10/ep_dataout_reg[0]_replica_35
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_35. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19836.196 |
INFO: [Physopt 32-663] Processed net U_write/data106[12].  Re-placed instance U_write/mem_reg[1692]
INFO: [Physopt 32-735] Processed net U_write/data106[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19835.988 |
INFO: [Physopt 32-663] Processed net U_write/data122[12].  Re-placed instance U_write/mem_reg[1948]
INFO: [Physopt 32-735] Processed net U_write/data122[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19835.783 |
INFO: [Physopt 32-663] Processed net U_write/data150[12].  Re-placed instance U_write/mem_reg[2396]
INFO: [Physopt 32-735] Processed net U_write/data150[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19835.783 |
INFO: [Physopt 32-702] Processed net U_write/data150[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_26.  Re-placed instance ep10/ep_dataout_reg[0]_replica_26
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19837.442 |
INFO: [Physopt 32-663] Processed net U_write/data147[1].  Re-placed instance U_write/mem_reg[2337]
INFO: [Physopt 32-735] Processed net U_write/data147[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19837.451 |
INFO: [Physopt 32-702] Processed net U_write/data147[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_23.  Re-placed instance ep10/ep_dataout_reg[0]_replica_23
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19822.379 |
INFO: [Physopt 32-663] Processed net U_write/data285[8].  Re-placed instance U_write/mem_reg[4552]
INFO: [Physopt 32-735] Processed net U_write/data285[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19822.101 |
INFO: [Physopt 32-702] Processed net ep10/ep_dataout[0]_repN_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_fsm/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_read/FSM_sequential_state[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_fsm/state_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_read/Q[7]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19822.101 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 111cdd294

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2090.668 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19822.101 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK/inst/clk_2fs_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_write/data39[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_write/data39[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.517 | TNS=-19824.014 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.516 | TNS=-19823.994 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[13]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[13]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[13]_i_112_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.516 | TNS=-19823.985 |
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[8]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.515 | TNS=-19823.981 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[12]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[12]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[12]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[12]_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[12]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.513 | TNS=-19823.976 |
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[8]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[8]_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net U_write/data_out[8]_i_166_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19823.967 |
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[10]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[10]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data211[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data158[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_35. Replicated 5 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_35. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19812.745 |
INFO: [Physopt 32-702] Processed net U_write/data276[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_31. Replicated 6 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_31. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19811.725 |
INFO: [Physopt 32-663] Processed net U_write/data173[1].  Re-placed instance U_write/mem_reg[2753]
INFO: [Physopt 32-735] Processed net U_write/data173[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19811.825 |
INFO: [Physopt 32-702] Processed net U_write/data173[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_5. Replicated 5 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19776.389 |
INFO: [Physopt 32-663] Processed net U_write/data358[15].  Re-placed instance U_write/mem_reg[5727]
INFO: [Physopt 32-735] Processed net U_write/data358[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19776.247 |
INFO: [Physopt 32-702] Processed net U_write/data255[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19760.602 |
INFO: [Physopt 32-702] Processed net U_write/data155[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_34. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_34. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19745.808 |
INFO: [Physopt 32-663] Processed net U_write/data41[5].  Re-placed instance U_write/mem_reg[645]
INFO: [Physopt 32-735] Processed net U_write/data41[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19745.648 |
INFO: [Physopt 32-663] Processed net U_write/data63[6].  Re-placed instance U_write/mem_reg[998]
INFO: [Physopt 32-735] Processed net U_write/data63[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19745.690 |
INFO: [Physopt 32-702] Processed net U_write/data63[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_15. Replicated 5 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19749.777 |
INFO: [Physopt 32-663] Processed net U_write/data317[8].  Re-placed instance U_write/mem_reg[5064]
INFO: [Physopt 32-735] Processed net U_write/data317[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19749.568 |
INFO: [Physopt 32-663] Processed net U_write/data254[3].  Re-placed instance U_write/mem_reg[4051]
INFO: [Physopt 32-735] Processed net U_write/data254[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19749.594 |
INFO: [Physopt 32-702] Processed net U_write/data254[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_3. Replicated 5 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19716.368 |
INFO: [Physopt 32-663] Processed net U_write/data65[11].  Re-placed instance U_write/mem_reg[1035]
INFO: [Physopt 32-735] Processed net U_write/data65[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19716.319 |
INFO: [Physopt 32-663] Processed net U_write/data197[13].  Re-placed instance U_write/mem_reg[3149]
INFO: [Physopt 32-735] Processed net U_write/data197[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19716.064 |
INFO: [Physopt 32-663] Processed net U_write/data205[13].  Re-placed instance U_write/mem_reg[3277]
INFO: [Physopt 32-735] Processed net U_write/data205[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19716.064 |
INFO: [Physopt 32-702] Processed net U_write/data205[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_2. Replicated 2 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19695.259 |
INFO: [Physopt 32-663] Processed net U_write/data64[13].  Re-placed instance U_write/mem_reg[1021]
INFO: [Physopt 32-735] Processed net U_write/data64[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19695.208 |
INFO: [Physopt 32-663] Processed net U_write/data81[3].  Re-placed instance U_write/mem_reg[1283]
INFO: [Physopt 32-735] Processed net U_write/data81[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19695.159 |
INFO: [Physopt 32-663] Processed net U_write/data89[3].  Re-placed instance U_write/mem_reg[1411]
INFO: [Physopt 32-735] Processed net U_write/data89[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19695.108 |
INFO: [Physopt 32-702] Processed net U_write/data97[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ep10/ep_dataout[0]_repN_10. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.906 |
INFO: [Physopt 32-663] Processed net U_write/data260[13].  Re-placed instance U_write/mem_reg[4157]
INFO: [Physopt 32-735] Processed net U_write/data260[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.664 |
INFO: [Physopt 32-663] Processed net U_write/data276[13].  Re-placed instance U_write/mem_reg[4413]
INFO: [Physopt 32-735] Processed net U_write/data276[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.664 |
INFO: [Physopt 32-702] Processed net U_fsm/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net U_fsm/state_next[0]. Critical path length was reduced through logic transformation on cell U_fsm/FSM_sequential_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_read/FSM_sequential_state[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.658 |
INFO: [Physopt 32-710] Processed net U_fsm/state_next[0]. Critical path length was reduced through logic transformation on cell U_fsm/FSM_sequential_state[0]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net U_read/empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.629 |
INFO: [Physopt 32-663] Processed net U_read/empty.  Re-placed instance U_read/FSM_sequential_state[0]_i_2_comp_2
INFO: [Physopt 32-735] Processed net U_read/empty. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.602 |
INFO: [Physopt 32-702] Processed net U_read/empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_fsm/state_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_read/Q[1].  Re-placed instance U_read/cnt_reg[1]
INFO: [Physopt 32-735] Processed net U_read/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.595 |
INFO: [Physopt 32-702] Processed net U_read/FSM_sequential_state[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_read/cnt_reg[5]_rep__1_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_read/cnt_reg[5]_rep__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.576 |
INFO: [Physopt 32-663] Processed net U_read/cnt_reg[6]_rep__3_0.  Re-placed instance U_read/cnt_reg[6]_rep__3
INFO: [Physopt 32-735] Processed net U_read/cnt_reg[6]_rep__3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.547 |
INFO: [Physopt 32-663] Processed net U_read/Q[1].  Re-placed instance U_read/cnt_reg[1]
INFO: [Physopt 32-735] Processed net U_read/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.538 |
INFO: [Physopt 32-663] Processed net U_read/Q[2].  Re-placed instance U_read/cnt_reg[2]
INFO: [Physopt 32-735] Processed net U_read/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.507 |
INFO: [Physopt 32-663] Processed net U_read/Q[3].  Re-placed instance U_read/cnt_reg[3]
INFO: [Physopt 32-735] Processed net U_read/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.491 |
INFO: [Physopt 32-702] Processed net U_read/cnt_reg[5]_rep__1_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_read/data_out_reg[15]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK/inst/clk_2fs_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[10]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out_reg[10]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data_out[10]_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/D[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data211[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_write/data276[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_27.  Re-placed instance ep10/ep_dataout_reg[0]_replica_27
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_27. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19664.538 |
INFO: [Physopt 32-702] Processed net U_write/data252[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_21.  Re-placed instance ep10/ep_dataout_reg[0]_replica_21
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19668.463 |
INFO: [Physopt 32-702] Processed net U_write/data344[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_29.  Re-placed instance ep10/ep_dataout_reg[0]_replica_29
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19657.919 |
INFO: [Physopt 32-663] Processed net U_write/data262[15].  Re-placed instance U_write/mem_reg[4191]
INFO: [Physopt 32-735] Processed net U_write/data262[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19657.915 |
INFO: [Physopt 32-663] Processed net U_write/data214[14].  Re-placed instance U_write/mem_reg[3422]
INFO: [Physopt 32-735] Processed net U_write/data214[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19658.082 |
INFO: [Physopt 32-702] Processed net U_write/data214[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ep10/ep_dataout[0]_repN_36.  Re-placed instance ep10/ep_dataout_reg[0]_replica_36
INFO: [Physopt 32-735] Processed net ep10/ep_dataout[0]_repN_36. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.644 |
INFO: [Physopt 32-702] Processed net U_write/data76[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ep10/ep_dataout[0]_repN_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_fsm/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_read/FSM_sequential_state[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_fsm/state_next[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_read/cnt_reg[5]_rep__1_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.512 | TNS=-19673.644 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2090.668 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1ae08e05d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2090.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.512 | TNS=-19673.644 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.057  |        308.049  |           59  |              0  |                    88  |           0  |           2  |  00:00:15  |
|  Total          |          0.057  |        308.049  |           59  |              0  |                    88  |           0  |           3  |  00:00:15  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2090.668 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1ba89057d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
505 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.759 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.668 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2090.668 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2090.668 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.819 . Memory (MB): peak = 2090.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c6ec2c28 ConstDB: 0 ShapeSum: 55fd5cbc RouteDB: 0
Post Restoration Checksum: NetGraph: 962a2e2b | NumContArr: 82a398c8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29e1fbc2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2166.574 ; gain = 75.906

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29e1fbc2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2166.574 ; gain = 75.906

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29e1fbc2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2166.574 ; gain = 75.906
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20a3a3eeb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2194.453 ; gain = 103.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.494 | TNS=-19242.767| WHS=-0.777 | THS=-3108.575|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00151479 %
  Global Horizontal Routing Utilization  = 0.000260281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7760
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7759
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b1823405

Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2216.258 ; gain = 125.590

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b1823405

Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2216.258 ; gain = 125.590

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2f9649e84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2351.371 ; gain = 260.703
Phase 3 Initial Routing | Checksum: 2f9649e84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2351.371 ; gain = 260.703
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=====================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                 |
+====================+===================+=====================================+
| mmcm0_clk0         | mmcm0_clk0        | U_fsm/FSM_sequential_state_reg[0]/D |
| clk_2fs_clk_wiz_0  | mmcm0_clk0        | ep60/eptrig_reg[0]/D                |
+--------------------+-------------------+-------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1556
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.328 | TNS=-28132.899| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2223f5a7d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 2351.371 ; gain = 260.703

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.132 | TNS=-28062.281| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1924e6b99

Time (s): cpu = 00:00:34 ; elapsed = 00:01:00 . Memory (MB): peak = 2351.371 ; gain = 260.703

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.132 | TNS=-27977.276| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2dce79670

Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2351.371 ; gain = 260.703
Phase 4 Rip-up And Reroute | Checksum: 2dce79670

Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2351.371 ; gain = 260.703

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29dd72a0a

Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2351.371 ; gain = 260.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.132 | TNS=-27977.276| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 206537a10

Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2351.371 ; gain = 260.703

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 206537a10

Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2351.371 ; gain = 260.703
Phase 5 Delay and Skew Optimization | Checksum: 206537a10

Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2351.371 ; gain = 260.703

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f39a1574

Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2351.371 ; gain = 260.703
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.132 | TNS=-27977.212| WHS=-0.450 | THS=-0.818 |

Phase 6.1 Hold Fix Iter | Checksum: 24ba0072f

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2352.906 ; gain = 262.238

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 30e72319b

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2352.906 ; gain = 262.238
WARNING: [Route 35-468] The router encountered 1351 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	U_write/mem_reg[1010]/CLR
	U_write/mem_reg[2753]/CLR
	U_write/mem_reg[1035]/CLR
	U_write/mem_reg[1291]/CLR
	U_write/mem_reg[1419]/CLR
	U_write/mem_reg[4473]/CLR
	U_write/mem_reg[4083]/CLR
	U_write/mem_reg[11]/CLR
	U_write/mem_reg[2445]/CLR
	U_write/mem_reg[2893]/CLR
	.. and 1341 more pins.

Phase 6 Post Hold Fix | Checksum: 30e72319b

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2352.906 ; gain = 262.238

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.19469 %
  Global Horizontal Routing Utilization  = 4.05778 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 30e72319b

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2352.906 ; gain = 262.238

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 30e72319b

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2352.906 ; gain = 262.238

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21d41d69d

Time (s): cpu = 00:00:41 ; elapsed = 00:01:10 . Memory (MB): peak = 2352.906 ; gain = 262.238

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 22f7624e8

Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2352.906 ; gain = 262.238
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.132 | TNS=-27978.915| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22f7624e8

Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2352.906 ; gain = 262.238
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1c1c57873

Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2352.906 ; gain = 262.238
Ending Routing Task | Checksum: 1c1c57873

Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 2352.906 ; gain = 262.238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
525 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 2352.906 ; gain = 262.238
INFO: [runtcl-4] Executing : report_drc -file decode_drc_routed.rpt -pb decode_drc_routed.pb -rpx decode_drc_routed.rpx
Command: report_drc -file decode_drc_routed.rpt -pb decode_drc_routed.pb -rpx decode_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file decode_methodology_drc_routed.rpt -pb decode_methodology_drc_routed.pb -rpx decode_methodology_drc_routed.rpx
Command: report_methodology -file decode_methodology_drc_routed.rpt -pb decode_methodology_drc_routed.pb -rpx decode_methodology_drc_routed.rpx
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file decode_power_routed.rpt -pb decode_power_summary_routed.pb -rpx decode_power_routed.rpx
Command: report_power -file decode_power_routed.rpt -pb decode_power_summary_routed.pb -rpx decode_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:84]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'hi_in[0]' relative to clock 'okHostClk' defined on the same pin is not supported, ignoring it [C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.srcs/constrs_1/new/xem7010.xdc:85]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
536 Infos, 27 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file decode_route_status.rpt -pb decode_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file decode_timing_summary_routed.rpt -pb decode_timing_summary_routed.pb -rpx decode_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file decode_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file decode_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file decode_bus_skew_routed.rpt -pb decode_bus_skew_routed.pb -rpx decode_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2352.906 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2352.906 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.906 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2352.906 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2352.906 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2352.906 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.796 . Memory (MB): peak = 2352.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gigis/opal_kelly_code/chip_counter_FIFO/chip_counter_FIFO.runs/impl_1/decode_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Feb 11 15:16:15 2024...
