Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 20:03:15 2019
| Host         : LAPTOP-7KRP4TI6 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_decrypt_i/axi_rdata[0]_i_11, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/counter_reg[0]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/counter_reg[1]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/counter_reg[2]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/counter_reg[3]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[0]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[100]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[101]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[102]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[103]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[104]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[105]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[106]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[107]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[108]/CLR, design_1_i/AES_0/inst/AES_v1_0_S00_AXI_inst/AES_encrypt_i/reg_Key_reg[109]/CLR (the first 15 of 1929 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


