<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent USRE42314 - Functional interrupt mitigation for fault tolerant computer - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Functional interrupt mitigation for fault tolerant computer"><meta name="DC.contributor" content="David R. Czajkowski" scheme="inventor"><meta name="DC.contributor" content="Darrell Sellers" scheme="inventor"><meta name="DC.contributor" content="Space Micro, Inc." scheme="assignee"><meta name="DC.date" content="2009-6-24" scheme="dateSubmitted"><meta name="DC.description" content="A new method for the detection and correction of environmentally induced functional interrupts (or “hangs”) induced in computers or microprocessors caused by external sources of single event upsets (SEU) which propagate into the internal control functions, or circuits, of the microprocessor. This method is named Hardened Core (or H-Core) and is based upon the addition of an environmentally hardened circuit added into the computer system and connected to the microprocessor to provide monitoring and interrupt or reset to the microprocessor when a functional interrupt occurs. The Hardened Core method can be combined with another method for the detection and correction of single bit errors or faults induced in a computer or microprocessor caused by external sources SEUs. This method is named Time-Triple Modular Redundancy (TTMR) and is based upon the idea that very long instruction word (VLIW) style microprocessors provide externally controllable parallel computing elements which can be used to combine time redundant and spatially redundant fault error detection and correction techniques. This method is completed in a single microprocessor, which substitute for the traditional multi-processor redundancy techniques, such as Triple Modular Redundancy (TMR)."><meta name="DC.date" content="2011-4-26" scheme="issued"><meta name="DC.relation" content="US:20040153747:A1" scheme="references"><meta name="DC.relation" content="US:20040250178:A1" scheme="references"><meta name="DC.relation" content="US:20050055607:A1" scheme="references"><meta name="DC.relation" content="US:20050138485:A1" scheme="references"><meta name="DC.relation" content="US:20050172196:A1" scheme="references"><meta name="DC.relation" content="US:4132975" scheme="references"><meta name="DC.relation" content="US:4199810" scheme="references"><meta name="DC.relation" content="US:4670880" scheme="references"><meta name="DC.relation" content="US:4817094" scheme="references"><meta name="DC.relation" content="US:4943969" scheme="references"><meta name="DC.relation" content="US:4956807" scheme="references"><meta name="DC.relation" content="US:4959836" scheme="references"><meta name="DC.relation" content="US:5233613" scheme="references"><meta name="DC.relation" content="US:5235220" scheme="references"><meta name="DC.relation" content="US:5345583" scheme="references"><meta name="DC.relation" content="US:5414722" scheme="references"><meta name="DC.relation" content="US:5594865" scheme="references"><meta name="DC.relation" content="US:5604755" scheme="references"><meta name="DC.relation" content="US:5706423" scheme="references"><meta name="DC.relation" content="US:5822515" scheme="references"><meta name="DC.relation" content="US:5864663" scheme="references"><meta name="DC.relation" content="US:6754846" scheme="references"><meta name="DC.relation" content="US:6901532" scheme="references"><meta name="DC.relation" content="US:7036059" scheme="references"><meta name="DC.relation" content="US:7237148" scheme="references"><meta name="DC.relation" content="US:7318169" scheme="references"><meta name="citation_reference" content="Brochure: S950 3U cPCI Radiation Tolerant PowerPC SBC, Aitech Defense Systems, Inc., Chatsworth, CA, Publication No. S950T1208R23 (date not on brochure)."><meta name="citation_reference" content="Makherjee et al.; &quot;Detailed Design and Evaluation of Redundant Multithreading Alternatives&quot;; International conference on Computer Architecture, Proceedings of the 29.sup.th Annual International Symposium on Computer Architecture, published 2002; pp. 99-110."><meta name="citation_reference" content="Reinhardt et al.; &quot;Transient Fault Detection Via Simulaneous Multithreading&quot;; International conference on Computer Architecture, Proceedings of the 27th Annual International Symposium on computer Architecture; published 2000, pp. 25-36."><meta name="citation_reference" content="Specification SMD 5962-00538, Defense Supply Agency, Sep. 2000."><meta name="citation_patent_number" content="US:RE42314"><meta name="citation_patent_application_number" content="US:04/590,147"><link rel="canonical" href="http://www.google.com/patents/USRE42314"/><meta property="og:url" content="http://www.google.com/patents/USRE42314"/><meta name="title" content="Patent USRE42314 - Functional interrupt mitigation for fault tolerant computer"/><meta name="description" content="A new method for the detection and correction of environmentally induced functional interrupts (or “hangs”) induced in computers or microprocessors caused by external sources of single event upsets (SEU) which propagate into the internal control functions, or circuits, of the microprocessor. This method is named Hardened Core (or H-Core) and is based upon the addition of an environmentally hardened circuit added into the computer system and connected to the microprocessor to provide monitoring and interrupt or reset to the microprocessor when a functional interrupt occurs. The Hardened Core method can be combined with another method for the detection and correction of single bit errors or faults induced in a computer or microprocessor caused by external sources SEUs. This method is named Time-Triple Modular Redundancy (TTMR) and is based upon the idea that very long instruction word (VLIW) style microprocessors provide externally controllable parallel computing elements which can be used to combine time redundant and spatially redundant fault error detection and correction techniques. This method is completed in a single microprocessor, which substitute for the traditional multi-processor redundancy techniques, such as Triple Modular Redundancy (TMR)."/><meta property="og:title" content="Patent USRE42314 - Functional interrupt mitigation for fault tolerant computer"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("41bsU6XsKNOxsQTh8IGIBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("USA"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("41bsU6XsKNOxsQTh8IGIBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("USA"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/usRE42314?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/USRE42314"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=xCXXBgABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUSRE42314&amp;usg=AFQjCNFL3Zl0d86-un1ffGUuNBGAkBl9LQ" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/USRE42314.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/USRE42314.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/USRE42314" style="display:none"><span itemprop="description">A new method for the detection and correction of environmentally induced functional interrupts (or “hangs”) induced in computers or microprocessors caused by external sources of single event upsets (SEU) which propagate into the internal control functions, or circuits, of the microprocessor. This...</span><span itemprop="url">http://www.google.com/patents/USRE42314?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent USRE42314 - Functional interrupt mitigation for fault tolerant computer</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent USRE42314 - Functional interrupt mitigation for fault tolerant computer" title="Patent USRE42314 - Functional interrupt mitigation for fault tolerant computer"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">USRE42314 E1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 04/590,147</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 26, 2011</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 24, 2009</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Sep 5, 2002</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7237148">US7237148</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20050055607">US20050055607</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">04590147, </span><span class="patent-bibdata-value">590147, </span><span class="patent-bibdata-value">US RE42314 E1, </span><span class="patent-bibdata-value">US RE42314E1, </span><span class="patent-bibdata-value">US-E1-RE42314, </span><span class="patent-bibdata-value">USRE42314 E1, </span><span class="patent-bibdata-value">USRE42314E1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22David+R.+Czajkowski%22">David R. Czajkowski</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Darrell+Sellers%22">Darrell Sellers</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Space+Micro,+Inc.%22">Space Micro, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/USRE42314.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/USRE42314.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/USRE42314.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (26),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (4),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (2),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (9),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (2)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/RE42314&usg=AFQjCNHHwu3DSNnnvZxEnnVq1CAAVxWDMg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3DRE42314&usg=AFQjCNEz5AbtXRExIXwJa6Vpz5Ocp9jmLw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3DRE42314E1%26KC%3DE1%26FT%3DD&usg=AFQjCNGdj0tUgMhHdzyEUbgxQGIwXMyAhA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT102335143" lang="EN" load-source="patent-office">Functional interrupt mitigation for fault tolerant computer</invention-title></span><br><span class="patent-number">US RE42314 E1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA84239125" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A new method for the detection and correction of environmentally induced functional interrupts (or “hangs”) induced in computers or microprocessors caused by external sources of single event upsets (SEU) which propagate into the internal control functions, or circuits, of the microprocessor. This method is named Hardened Core (or H-Core) and is based upon the addition of an environmentally hardened circuit added into the computer system and connected to the microprocessor to provide monitoring and interrupt or reset to the microprocessor when a functional interrupt occurs. The Hardened Core method can be combined with another method for the detection and correction of single bit errors or faults induced in a computer or microprocessor caused by external sources SEUs. This method is named Time-Triple Modular Redundancy (TTMR) and is based upon the idea that very long instruction word (VLIW) style microprocessors provide externally controllable parallel computing elements which can be used to combine time redundant and spatially redundant fault error detection and correction techniques. This method is completed in a single microprocessor, which substitute for the traditional multi-processor redundancy techniques, such as Triple Modular Redundancy (TMR).</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(10)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/USRE42314E1/USRE042314-20110426-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/USRE42314E1/USRE042314-20110426-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(15)</span></span></div><div class="patent-text"><div mxw-id="PCLM35518688" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A computer system with improved tolerance to microprocessor functional interrupts induced by environmental sources, comprising: a microprocessor not required to be radiation hardened; an array of memory, volatile or non-volatile, connected to said microprocessor; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt(s) output, reset output(s) and/or power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor on the predetermined time period and activate said microprocessor's interrupt andor reset control input signals if timer signal is not received within the predetermined time period to provide for removal of said microprocessor from functionally interrupted state; a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. AThe system of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising a microprocessor software routine configured to send maintenance data to the microprocessor memory prior to functional interrupt and configured to read said maintenance data from the microprocessor memory after microprocessor's removal from functionally interrupted state and use maintenance data to restart microprocessor's application software routines.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. The system of <claim-ref idref="CLM-00002">claim 2</claim-ref> further comprising a microprocessor software routine configured to read said hardened core status signal(s), and to determine if interrupt or reset activation was a result of hardened core activation and then restart application software routines, or normal interrupt or reset and then continue with normal application software operation.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The system of <claim-ref idref="CLM-00003">claim 3</claim-ref> further comprising a microprocessor software routine configured to halt all currently operating application software threads.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. The system of <claim-ref idref="CLM-00004">claim 4</claim-ref> further comprising a microprocessor software routine configured to read hardened core status signal(s), and to determine if multiple functional interrupts occurred within the predetermined time period and then to restart all microprocessor software and hardware if multiple functional interrupts occurred within the predetermined time period, or, if single functional interrupt occurred in the predetermined time period then to read maintenance data stored in said memory and provide a controlled restart of selected application software.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00006" num="00006" class="claim">
      <div class="claim-text">6. A computer system with improved fault tolerance from microprocessor, data errors and functional interrupts, comprising: a microprocessor not required to be radiation hardened; an array of memory, volatile or non-volatile, connected to said microprocessor; a fault tolerant software routine configured to send a first instruction and at least a second instruction to the microprocessor, the first and at least the second instructions being identical and being inserted into spatially separated functional computational units of the microprocessor at different clock cycles; a first and at least a second memory device in communication with the microprocessor, the first memory device configured to store the first instruction, the second memory device configured to store at least the second instruction; a software instruction to compare the first instruction to at least the second instruction; a comparator to compare the first instruction to the second instruction; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt output(s), reset output(s) and/or power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor in the predetermined time period and activate said microprocessor's interrupt andor reset control input signals if the timer signal is not received within the predetermined time period to provide for removal of said microprocessor from a functionally interrupted state; and a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
      <div class="claim-text">7. The system of <claim-ref idref="CLM-00006">claim 6</claim-ref> further comprising a third instruction sent by the fault tolerant software routine to the microprocessor, the third instruction stored in a third memory device in communication with the microprocessor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
      <div class="claim-text">8. The system of <claim-ref idref="CLM-00007">claim 7</claim-ref> wherein the software instruction directs the comparator to compare the first, second, and third instruction.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
      <div class="claim-text">9. The system of <claim-ref idref="CLM-00008">claim 8</claim-ref> wherein a match of any of the first, second, and third instructions is accepted by the microprocessor.</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
      <div class="claim-text">10. The system of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein the microprocessor comprises a very long instruction word (VLIW) microprocessor.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
      <div class="claim-text">11. A software and hardware computer system with improved fault tolerance from microprocessor data errors and functional interrupts, comprising: a very long instruction word (VLIW) microprocessor not required to be radiation hardened; an array of memory, volatile or non-volatile, connected to said microprocessor; a fault tolerant software routine comprising a first instruction and a second instruction, each inserted into two spatially separate functional computational units in the VLIW microprocessor at two different clock cycles and stored in a memory device in communication with the microprocessor, the first and second instructions being identical; a software instruction to compare the first and second instructions in the memory device in communication with a VLIW microprocessor compare or branch units, and configured to perform an action if the first and second instructions match, the fault tolerant software routine comprising a third instruction inserted into a third spatially separate functional computational unit in the VLIW microprocessor at a third different clock cycle and stored in a third memory device in communication with the microprocessor, the first, second, and third instructions being identical; the software instruction to compare the first, second, and third instructions in the memory devices in communication with a VLIW microprocessor compare or branch units, and configured to perform an action if any of the first, second and third instructions match; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt output(s), reset output(s) and/or power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor in the predetermined time period and activate said microprocessor's interrupt andor reset control input signals if the timer signal is not received within the predetermined time period to provide for removal of said microprocessor from functionally interrupted state; and a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00012" num="00012" class="claim">
      <div class="claim-text">12. A computer system with improved tolerance to microprocessor functional interrupts induced by environmental sources, comprising: a microprocessor not required to be radiation hardened; an array of memory, volatile or non-<i>volatile, connected to said microprocessor; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt output and power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor on the predetermined time period and activate said microprocessor's interrupt and reset control input signals if timer signal is not received within the predetermined time period to provide for removal of said microprocessor from functionally interrupted state; a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</i> </div>
    </div>
    </div> <div class="claim"> <div id="CLM-00013" num="00013" class="claim">
      <div class="claim-text">13. A computer system with improved fault tolerance from microprocessor, data errors and functional interrupts, comprising: a microprocessor not required to be radiation hardened; an array of memory, volatile or non-<i>volatile, connected to said microprocessor; a fault tolerant software routine configured to send a first instruction least a second instruction to the microprocessor, the first and at least the second instructions being identical and being inserted into spatially separated functional computational units of the microprocessor at different clock cycles; a first and at least a second memory device in communication with the microprocessor, the first memory device configured to store the first instruction, the second memory device configured to store at least the second instruction; a software instruction to compare the first instruction to at least the second instruction; a comparator to compare the first instruction to the second instruction; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt output and power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor in the predetermined time period and activate said microprocessor's interrupt and reset control input signals if the timer signal is not received within the predetermined time period to provide for removal of said microprocessor from a functionally interrupted state; and a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</i> </div>
    </div>
    </div> <div class="claim"> <div id="CLM-00014" num="00014" class="claim">
      <div class="claim-text">14. A software and hardware computer system with improved fault tolerance from microprocessor data errors and functional interrupts, comprising: a very long instruction word (<i>VLIW</i>) <i>microprocessor not required to be radiation hardened; an array of memory, volatile or non</i>-<i>volatile, connected to said microprocessor; a fault tolerant software routine comprising a first instruction and a second instruction, each inserted into two spatially separate functional computational units in the VLIW microprocessor at two different clock cycles and stored in a memory device in communication with the microprocessor, the first and second instructions being identical; a software instruction to compare the first and second instructions in the memory device in communication with a VLIW microprocessor compare or branch units, and configured to perform an action if the first and second instructions match, the fault tolerant software routine comprising a third instruction inserted into a third spatially separate functional computational unit in the VLIW microprocessor at a third different clock cycle and stored in a third memory device in communication with the microprocessor, the first, second, and third instructions being identical; the software instruction to compare the first, second, and third instructions in the memory devices in communication with a VLIW microprocessor compare or branch units, and configured to perform an action if any of the first, second and third instructions match; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt output and power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor in the predetermined time period and activate said microprocessor's interrupt and reset control input signals if the timer signal is not received within the predetermined time period to provide for removal of said microprocessor from functionally interrupted state; and a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</i> </div>
    </div>
    </div> <div class="claim"> <div id="CLM-00015" num="00015" class="claim">
      <div class="claim-text">15. A computer system with improved tolerance to microprocessor functional interrupts induced by environmental sources, comprising: a microprocessor not required to be radiation hardened; said microprocessor further comprising power supply lines, a power cycle control unit coupled to said microprocessor power supply lines to selectively provide for removal and return of power to said microprocessor, an array of memory, volatile or non-<i>volatile, connected to said microprocessor; a hardened core circuit, designed to withstand environmentally induced faults, and connected to said microprocessor, in a manner allowing for said microprocessor's interrupt control, reset control, data bus, and address bus signals to connect to said hardened core circuit, and for said hardened core's status, interrupt output and power cycle output signals to connect to said microprocessor; a microprocessor software routine configured to send a predetermined timer signal from the microprocessor to the said hardened core circuit on a predetermined time period; a hardened core circuit function configured to read the predetermined timer signal from said microprocessor on the predetermined time period and activate said microprocessor's interrupt or reset control input signals if timer signal is not received within the predetermined time period to provide for removal of said microprocessor from functionally interrupted state and also to generate an activation signal to said power cycle control unit to remove and return power to said microprocessor; a microprocessor software routine located at said microprocessor's interrupt or reset vector addresses, configured to restart the microprocessor's application software.</i> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES41319003" lang="EN" load-source="patent-office" class="description">
    <heading>CROSS REFERENCE TO RELATED APPLICATIONS</heading> <p num="p-0002">This application is a reissue of U.S. Pat. No. <b>7</b>,<b>237</b>,<b>148</b> B<b>2</b>, issued Jun. <b>26</b>, <b>2007</b>. This application claims priority to U.S. Provisional Patent No. 60/408,205, filed on Sep. 5, 2002, entitled “Functional Interrupt Mitigation for Fault Tolerant Computer,” naming David Czajkowski as first named inventor and Darrell Sellers as second named inventor, of  which is hereby incorporated by reference in its entirety.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p num="p-0003">During use, microprocessors may be exposed to external conditions which may cause internal data bits within or being processed by the microprocessor to change. Commonly, these events are classified as single event upsets (SEU). Conditions giving rise to SEU may include ambient radiation (including protons, x-rays, neutrons, cosmic rays, electrons, alpha particles, etc.), electrical noise (including voltage spikes, electromagnetic interference, wireless high frequency signals, etc.), and/or improper sequencing of electronic signals or other similar events. The effects of SEU conditions can include the processing of incorrect data or the microprocessor may temporarily or permanent hang, which may be reference to as single event functional interrupt (SEFI), for a temporary or permanent condition.</p>
    <p num="p-0004">A number of solutions to avoid or correct for these events have been developed, and include modifying the manufacturing process for the microprocessor. For example, microprocessor may utilize temporal redundancy or spatial redundancy in an effort to mitigate the likelihood of SEUs. While these systems have proven somewhat effective in reducing or avoiding SEU and SEFI events, several shortcomings have been identified. For example, using spatial redundancy in a triple modular redundant design allows three microprocessors to operate in parallel to detect and correct for single event upsets and functional interrupts, but require two additional microprocessors and support circuits (e.g. memory) causing additional power and synchronization problems. Another solution is to manufacture the microprocessor integrated circuits (IC) on radiation tolerant processes, which historically lag commercial devices by two to three generations. More specifically, today's radiation-tolerant IC production processes produce devices utilizing 0.35 micrometer geometries while non-radiation tolerant devices typically utilize 0.13 micro-meter geometry. The effect of the larger geometry is much slower performance and higher power consumption for the microprocessor.</p>
    <p num="p-0005">In light of the foregoing, there is an ongoing need for high performance, low power consumption radiation tolerant systems and devices, that mitigate the problem of single event functional interrupt (SEFI), also known as environmental induced hangs.</p>
    <heading>BRIEF SUMMARY OF THE INVENTION</heading> <p num="p-0006">The present application discloses fault tolerant circuits and companion software routines for use in computer systems and method of use. In one embodiment, a computer system with improved fault tolerance from microprocessor hangs is disclosed and includes a microprocessor, a fault tolerant software maintenance routine configured to send a periodic output signal from the microprocessor to a separate circuit (termed a “Hardened Core” or “H-Core”) in communication with the microprocessor, the Hardened Core circuit configured to monitor the periodic signal, the control lines (reset, non-maskable interrupt, interrupts, etc.) of the microprocessor wired through the Hardened Core circuit in a manner that allows the Hardened Core to selectively and sequentially activate each control line when periodic signal from microprocessor is not received on periodic schedule, and a set of software repair routines comprised of known instructions which provide a stop to all existing microprocessor instructions and force a controlled restart, where repair routines are operational at the control line interrupt vector memory addresses of the microprocessor.</p>
    <p num="p-0007">In another embodiment, a computer system with improved fault tolerance from microprocessor hangs is disclosed and includes a microprocessor, a fault tolerant software maintenance routine configured to send a periodic output signal from the microprocessor to a separate circuit (termed “Hardened Core with Power Cycle”) in communication with the microprocessor, the Hardened Core with Power Cycle configured to monitor the periodic signal, the control lines (reset, non-maskable interrupt, interrupts, etc.) of the microprocessor wired through the Hardened Core with Power Cycle circuit in a manner that allows the Hardened Core with Power Cycle circuit to selectively and sequentially activate each control line when periodic signal from microprocessor is not received on a periodic schedule, the power supply lines of the microprocessor wired through the Hardened Core with Power Cycle circuit in a manner that allows the Hardened Core with Power Cycle circuit to selectively turn off and then on the power supply lines when the periodic signal from the microprocessor is not received on a periodic schedule, and a set of software repair routines comprised of known instructions which provide a stop to all existing microprocessor instructions and force a controlled restart, where repair routines are operational at the control line interrupt vector memory addresses of the microprocessor.</p>
    <p num="p-0008">In another embodiment, a software and hardware computer system with improved fault tolerance from microprocessor data errors and microprocessor hangs is disclosed and includes a very long instruction word microprocessor, a fault tolerant software routine comprising a first instruction and a second instruction, each inserted into two spatially separate functional computational units in the VLIW microprocessor at two different clock cycles and stored in a memory device in communication with the microprocessor, the first and second instructions being identical, a software instruction to compare the first and second instruction in the memory device in communication with a VLIW microprocessor compare or branch units, and configured to perform an action if the first and second instruction match, the fault tolerant software routine comprising a third inserted into a third spatially separate functional computational units in the VLIW microprocessor at a third different clock cycles and stored in a third memory device in communication with the microprocessor, the first, second, and third instructions being identical, and the software instruction to compare the first, second, and third instructions in the memory devices in communication with a VLIW microprocessor compare or branch units, and configured to perform an action if any of the first, second and third instructions match; plus a fault tolerant software maintenance routine configured to send a periodic output signal from the VLIW microprocessor to a separate circuit (termed “Hardened Core”) in communication with the VLIW microprocessor, the Hardened Core circuit configured to monitor the periodic signal, the control lines (reset, non-maskable interrupt, interrupts, etc.) of the microprocessor wired through the Hardened Core circuit in a manner that allows the Hardened Core to selectively and sequentially activate each control signal when periodic signal from microprocessor is not received on periodic schedule, and a set of software repair routines comprised of known instructions which provide a stop to all VLIW microprocessor instructions and force a controlled restart, where repair routines are operational at the control line interrupt vector memory addresses of the VLIW microprocessor.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0009"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows an operational schematic of a typical microprocessor;</p>
      <p num="p-0010"> <figref idrefs="DRAWINGS">FIG. 2</figref> shows an operational schematic of a Hardened Core hardware system architecture using a Hardened Core circuit with a microprocessor;</p>
      <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 3</figref> shows an operational schematic of a Hardened Core circuit;</p>
      <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows an operational flowchart of a Hardened Core software maintenance routine;</p>
      <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 5</figref> shows an operational flowchart of a Hardened Core software repair routine;</p>
      <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 6</figref> shows an operational schematic of a very long instruction word (VLIW) microprocessor;</p>
      <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 7</figref> shows an operational schematic of an embodiment of a TTMR redundant architecture;</p>
      <p num="p-0016"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows an operational schematic of an embodiment of a TTMR redundant architecture using a Master/Shadow architecture; and</p>
      <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 9</figref> shows an embodiment of a development flowchart used for developing TTMR software;</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p num="p-0018">The Hardened Core system disclosed herein is a fault detection and correction system capable of being implemented with any microprocessor. In one embodiment, the microprocessor control signals, typically reset(s) and interrupt(s), are electrically connected through the Hardened Core circuit, wherein the signals are activated when the Hardened Core circuit does not receive a periodic timer signal from the microprocessor, which is generated by software routine(s) in the microprocessor software.</p>
    <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows a typical microprocessor. As shown the microprocessor <b>10</b> typically includes a group of external input interrupt control signals <b>12</b> and reset control signals <b>14</b>. When activated, the interrupt control signal(s) <b>12</b> typically cause the microprocessor to jump from its current software execution to predetermined software routine(s) stored at a specific location (vector address), where the priority and actions of the interrupt are based on the specific design of the individual interrupt control function. Additionally when activated, the reset control signal(s) <b>14</b> typically cause the microprocessor to clear all, or a predetermined subset area of the microprocessor, hardware functions and restart the microprocessor to execute software at its predetermined startup address. Hardware circuits may operate and activate the interrupt control <b>12</b> and reset control <b>14</b> signals externally by providing an activation signal with the proper voltage and timing. Exemplary microprocessors include, for example, the Pentium III manufactured by Intel Corporation, although those skilled in the art will appreciate that the Hardened Core system disclosed herein is configured to operate with a variety of different microprocessors having varying architectures.</p>
    <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 2</figref> illustrates an operational schematic of an embodiment of the Hardened Core hardware system <b>100</b>. As shown, the interrupt and reset control signals <b>102</b> of the microprocessor <b>104</b> are electrically connected to the Hardened Core circuit <b>106</b> and the Normal Reset and Interrupt Logic <b>108</b>, which generate normal interrupt and reset control signals, is electrically connected to the Hardened Core circuit <b>106</b>. A Timer Signal <b>110</b> using any known code, such as 10100101 binary (A5 hexidecimal), is generated by microprocessor <b>104</b> software routines on a preset periodic basis T<b>1</b> and is routed by the microprocessor <b>104</b> to the Hardened Core circuit <b>106</b>.</p>
    <p num="p-0021"> <figref idrefs="DRAWINGS">FIG. 3</figref> illustrates an operational schematic of an embodiment of the Hardened Core circuit <b>200</b> in detail. The Hardened Core circuit <b>200</b> will be designed and manufactured in a manner that provides for tolerance against the environmental sources (radiation hardened, electromagnetic interference, electrical noise, etc.) of the functional interrupts and/or internal data errors. The interrupt and reset control signals <b>202</b> enter the Hardened Core circuit <b>200</b> and are connected to the input of the Interrupt Out H-Core Enable/Disable unit <b>204</b>. The function of the Interrupt Out H-Core Enable/Disable unit <b>204</b> is to allow either the Normal Interrupt and Reset Logic <b>108</b> or H-Core State Machine <b>206</b> with Interrupt Pulse Control <b>208</b> length activate the microprocessor's <b>104</b> Interrupt and Reset Logic <b>102</b>. When the microprocessor <b>104</b> is functionally interrupted (or hangs), it will not operate and will result in the Timer Signal <b>210</b> to be sent on its pre-selected time period (or at all), the H-Core State Machine <b>206</b> will determine it did not receive the Timer Signal <b>210</b> and the H-Core State Machine <b>206</b> with Interrupt Pulse Control <b>208</b> length will activate the microprocessor's <b>104</b> Interrupt and Reset Logic <b>102</b>, causing the microprocessor <b>104</b> to return from its functionally interrupted state. The H-Core State Machine <b>206</b> may also be designed activate each Interrupt Output signal(s) <b>212</b> in any sequence or combination, allowing for maximum potential of providing fault correction to the microprocessor <b>104</b>; and additionally may provide output status signals indicating whether a fault has occurred, which may be read by the microprocessor <b>104</b> after successful return from interrupt or reset. Internal to the Interrupt Out H-Core Enable/Disable unit <b>204</b> is a multiplexing function allowing either source to activate the unit, which then provides the appropriate Interrupt Output signal(s) <b>212</b> to the microprocessor <b>104</b>. The Timer Signal <b>210</b> period and Interrupt Pulse Control <b>208</b> pulse width(s) may be controlled by the Configuration Logic <b>214</b> unit, which can be designed to create programmable analog or digital timing durations using industry standard circuit techniques (resistors/capacitors on analog timing circuits, programmable read-only memory for digital, etc.). As an optional fault correction function, the H-Core State Machine <b>206</b> may also generate an activation signal to the Power Cycle Control unit <b>216</b>, which drives a power switch connected to the microprocessor's <b>104</b> power supply lines and provides for removal and return of its power supplies.</p>
    <p num="p-0022">In alternate embodiments, the Hardened Core circuit <b>200</b> may include an application specific integrated circuit (ASIC) or other electronic circuit implementation.</p>
    <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 4</figref> illustrates an operational flowchart of an embodiment of a Hardened Core software maintenance routine. As shown, software operation is split between two major elements: software for normal operation <b>300</b> and fault recovery <b>302</b>. Normal operation <b>300</b> software contains both application code <b>304</b> (software that operates the computer for its “normal” function) and maintenance routines <b>306</b>, <b>308</b>. Maintenance software routines include the software necessary to send the Hardened Core Timer Signal <b>306</b> to the microprocessor <b>104</b> on a pre-selected time period and software routines that send application data, selected by each application, as maintenance data <b>308</b>, such as stored instructions &amp; data, to memory for future use by the recovery software <b>302</b>. The fault recovery software <b>302</b> is located at the interrupt or reset vector address locations and is activated upon receipt of a hardware interrupt or reset, as shown in FIG. <b>2</b> and FIG. <b>3</b>.</p>
    <p num="p-0024"> <figref idrefs="DRAWINGS">FIG. 5</figref> illustrates an operational flowchart of an embodiment of a Hardened Core software repair routine. As shown, software operation of the repair routines occurs within the fault recovery software <b>400</b>. Upon receipt of a H-Core Interrupt or Reset <b>402</b> signal, the microprocessor <b>104</b> will begin to execute software at its appropriate interrupt/reset vector address location. The microprocessor <b>104</b> will Read the Status <b>404</b> output from the H-Core State Machine <b>206</b> section of the Hardened Core circuit <b>200</b> using the Return from SEFI (functional interrupt) routine <b>406</b> and will determine if the interrupt or reset signal is the result of normal operation (for example: an external reset or interrupt from a peripheral) or a functional interrupt. In the case of normal operation, the “No” case, the software will return to normal operation <b>408</b> software routines. In the case of determination of a functional interrupt, the “Yes” case, the software will continue. The next routine is the KILL Existing Process Threads <b>410</b>, consisting of software that halts and ends (KILL) all existing software on the microprocessor <b>104</b> in order to prevent continuation or return of the software fault. Using the data loaded from the Read the Status <b>404</b> output, the software then determines if this is a Single or Multiple SEFI (fault) <b>412</b> and branches based upon application dependent requirements (such as number of functional interrupts within a predetermined time period, or similar criteria) to Restart All Software <b>414</b> routine or Read Stored Maintenance Data <b>416</b>. The case of Restart All Software <b>414</b> routine ends all attempts to continue with any Normal Operation software <b>408</b> and restarts all software routines without an attempt to save any existing data. The case of Read Stored Maintenance Data <b>416</b> routine provides the ability to read the data previously stored during the Normal Operation <b>300</b>, <b>408</b> during the Store Maintenance <b>308</b> software routine, allowing the microprocessor application to recover data or instruction locations lost during the functional interrupt. Additionally, the Read Stored Maintenance Data <b>416</b> can be utilized for restarting existing Normal Operation <b>300</b>, <b>408</b> application software code <b>304</b>. Further software may be added providing the ability to Cleanup Application Code <b>418</b> by operating software routines that verify each application thread is in its proper state (example: no missing interim data values) or may need to be restarted due to application requirements. A variety of similar software routines, added or re-arranged in different sequences are possible, those skilled in the art will appreciate that the Hardened Core repair software is comprised of identifying occurrence of a functional interrupt <b>406</b>, stopping all existing software threads <b>410</b>, recovering maintenance data from memory <b>416</b> and restarting the application software routines <b>414</b> then <b>408</b>, with many similar variations possible.</p>
    <p num="p-0025">Another embodiment is the combination of a Time-Triple Modular Redundancy (TTMR) system (disclosed herein), providing single bit error detection and correction in the microprocessor, with a Hardened Core system providing functional interrupt fault recovery. The TTMR system is capable of being implemented in very long instruction word (VLIW) microprocessors. In one embodiment, the VLIW microprocessor includes specialized software routines known as “ultra long instruction word” and/or “software controlled instruction level parallelism.” These software routines include parallel functional units configured to execute instructions simultaneously wherein the instruction scheduling decisions are moved to the software compiler. The TTMR systems combines time redundant and spatially redundant (including TMR and/or Master/Shadow architectures) instruction routines together on a single VLIW microprocessor.</p>
    <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 6</figref> shows a typical VLIW microprocessor. As shown, the VLIW microprocessor <b>500</b> includes a first data path <b>502</b> and at least a second data path <b>504</b>. The first and second data paths <b>502</b>, <b>504</b>, respectively, may operate in parallel. Optionally, the first and second data paths <b>502</b>, <b>504</b>, respectively, may operate in series. As shown, the first data path <b>502</b> includes or is otherwise in communication with a first arithmetic logic unit L<b>1</b>, a first auxiliary logic unit S<b>1</b>, a first multiplier unit M<b>1</b>, and first floating-point capabilities D<b>1</b>. Similarly, the second data path <b>504</b> includes or is otherwise in communication with a second arithmetic logic unit L<b>2</b>, a second auxiliary logic unit S<b>2</b>, a second multiplier unit M<b>2</b>, and second floating-point capabilities D<b>2</b>. Exemplary VLIW microprocessors include, for example, the 320C6201 manufactured by the Texas Instrument's Corporation, although those skilled in the art will appreciate that the TTMR system disclosed herein is configured to operate with a variety of different VLIW microprocessors having varying architectures.</p>
    <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 7</figref> illustrates an operational flowchart of an embodiment of the TTMR software routine. As shown, an instruction may be repeated any number of times across different internal parallel cores in a triple modular redundant (TMR) fashion to provide a basis of comparing one instruction to at least another instruction. However, each repeated instruction is completed during a later clock cycle(s), thereby providing temporal and spatial redundancy. As illustrated, at clock cycle or time T<b>1</b> a first instruction <b>556</b> is sent from a software controller unit <b>550</b> to a first arithmetic logic unit <b>558</b> within or in communication with a CPU <b>552</b>. Thereafter, the first instruction is retained by a first memory device in communication therewith. At some later clock cycle or time interval T<b>2</b>, at least a second instruction <b>560</b> is sent from a software controller unit <b>550</b> to a second arithmetic logic unit <b>562</b> within or in communication with a CPU <b>552</b> and retained in a second memory device in communication therewith. In the illustrated embodiment, at some later clock cycle or time interval T<b>3</b>, a third instruction <b>564</b> is sent from a software controller unit <b>550</b> to a third arithmetic logic unit <b>566</b> within or in communication with a CPU <b>552</b> and retained in a third memory device in communication therewith. The instructions <b>556</b>, <b>560</b>, <b>564</b>, respectively, are identical instructions sent at different time intervals, T<b>1</b>, T<b>2</b>, T<b>3</b>, respectively. Those skilled in the art will appreciate any number greater than 1 of instructions may be sent from the software controller unit <b>550</b> to the CPU <b>552</b> thereby permitting a comparison of instructions to occur within the CPU <b>552</b>.</p>
    <p num="p-0028">Referring again to <figref idrefs="DRAWINGS">FIG. 7</figref>, at a later clock cycle or time interval T<b>4</b> a compare instruction <b>568</b> is then sent from the software controller unit <b>550</b> to the branch or compare unit <b>570</b> within or in communication with the CPU <b>552</b>. Exemplary branch or compare units <b>570</b> may include, without limitation, at least one comparator in communication with the CPU <b>552</b>. The branch or compare unit <b>570</b> accesses and compares the three instructions retained within the individual memory device in communication with the arithmetic logic units <b>558</b>, <b>562</b>, <b>566</b>, respectively. If all three instructions stored within the individual memory device in communication the arithmetic logic units <b>558</b>, <b>562</b>, <b>566</b> match no error has occurred and the instruction is accepted and performed. If a discrepancy is detected between the instructions <b>556</b>, <b>560</b>, <b>564</b>, respectively, stored within the individual memory device in communication with the arithmetic logic units <b>558</b>, <b>562</b>, <b>566</b>, the arithmetic logic units <b>558</b>, <b>562</b>, <b>566</b> are polled to determine which two instructions match. Like TMR and time redundancy systems, in the present system the two matching instructions are assumed to be. Additionally, the TTMR system disclosed herein permits a second instruction <b>580</b> and a third instruction <b>590</b> to be completed in parallel with the first instruction <b>556</b> when three or more parallel functional units are available.</p>
    <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows an alternate embodiment of a TTMR system using a spatial technique similar to the Master/Shadow method in combination with a time redundancy architecture. In the illustrated embodiment, a TTMR sequence for an instruction is repeated twice across different internal parallel cores, such as arithmetic logic units, in a Master/Shadow fashion. However, each repeated instruction is completed during a later clock cycle or time interval, similar to a time redundancy architecture. As illustrated, at clock cycle or time T<b>1</b> a first instruction <b>606</b> is sent from a software controller unit <b>600</b> to a first arithmetic logic unit <b>608</b> within or in communication with a CPU <b>602</b>. Thereafter, the first instruction is retained within a first memory device in communication therewith. At some later clock cycle or time interval T<b>2</b>, at least a second instruction <b>610</b> is sent from a software controller unit <b>600</b> to a second arithmetic logic unit <b>612</b> within or in communication with a CPU <b>602</b> and retained a second memory device in communication therewith.</p>
    <p num="p-0030">At a later clock cycle or time interval T<b>3</b>, a compare instruction <b>616</b> is then sent from the software controller unit <b>600</b> to the branch or compare unit <b>618</b> within or in communication with the CPU <b>602</b>. Exemplary branch or compare units <b>620</b> may include, without limitation, at least one comparator in communication with the CPU <b>602</b>. The branch or compare unit <b>620</b> accesses and compares the two instructions retained within the memory devices in communication with arithmetic logic units <b>608</b>, <b>612</b>, respectively. If the two instructions stored within the memory devices in communication with the arithmetic logic units <b>608</b>, <b>612</b> match no error has occurred and the instruction is accepted and performed. If a discrepancy is detected between the instructions <b>606</b>, <b>610</b>, respectively, stored within the memory devices in communication with the arithmetic logic units <b>608</b>, <b>612</b>, a third instruction <b>620</b> is sent from a software controller unit <b>600</b> to a third arithmetic logic unit <b>622</b> within or in communication with a CPU <b>602</b> and retained within a third memory device in communication therewith. The third instruction <b>620</b> is sent from the software controller unit <b>600</b> to the third arithmetic logic unit <b>622</b> at a later clock cycle or time interval T<b>4</b> as compared with time interval T<b>3</b>. The instructions <b>606</b>, <b>610</b>, <b>620</b>, respectively, are identical instructions sent at different time intervals, T<b>1</b>, T<b>2</b>, T<b>4</b>, respectively. Those skilled in the art will appreciate any number greater than 1 of instructions may be sent from the software controller unit <b>600</b> to the CPU <b>602</b> thereby permitting a comparison of instructions to occur within the CPU <b>602</b>. The instructions stored within the memory devices in communication with the respective arithmetic logic units <b>608</b>, <b>612</b>, <b>622</b> are compared and any match therein is assumed to be a correct instruction, thereafter, the instruction may be performed. Like the previous embodiment, the TTMR system disclosed herein permits a second instruction <b>630</b> and a third instruction <b>640</b> to be completed in parallel with the first instruction <b>606</b> when three or more parallel functional units are available.</p>
    <p num="p-0031">Implementation and control of the TTMR system takes place through software control of the VLIW microprocessor. TTMR software code can be developed using a variety of methods, which are dependent upon the individual microprocessor development environment and operating system(s). As shown in <figref idrefs="DRAWINGS">FIG. 9</figref>, TTMR software may be developed in high level programming languages (examples: Fortran, C, C++, Basic, etc.) or at the microprocessor assembly language (also known as machine code). As shown, the source module <b>702</b> may simultaneously sent to the compiler module <b>704</b> and the TTMR compiler module <b>716</b>. The TTMR pre-compiler module <b>716</b> amends the data received from the source module to include the TTMR instruction set and sends the modified data module to the compiler module <b>704</b>. The compiler module <b>704</b> compiles both the source data and the modified source data producing an assembler source module <b>706</b> and a TTMR pre-assembler module <b>718</b>. The assembler source module <b>706</b> is sent to the assembler module <b>708</b>. The TTMR pre-assembler module <b>718</b> scheduled and insert a TTMR format into the data received from the assembler source module <b>706</b> and forward the modified data to the assembler module <b>708</b>. Thereafter, the assembler module <b>708</b> produces an object data module <b>710</b> which may be forwarded to a linker module <b>712</b>. The linker module outputs an executable file module <b>714</b>. To facilitate and simplify programming for users, automated development and management of TTMR instruction sets and cycles may be accomplished by the addition of a “Pre-Compiler” or “Pre-Assembler”, where the original (no TTMR) software code is automatically duplicated and scheduled in a TTMR format, (for a C code language system as an example).</p>
    <p num="p-0032">In the combined embodiment, the TTMR system may include or otherwise incorporate a Hardened Core system, where the microprocessor <b>104</b> of <figref idrefs="DRAWINGS">FIG. 2</figref> is a VLIW microprocessor and the Reset and Interrupt Controls <b>102</b>, plus Timer Signal <b>110</b> are connected as previously described herein.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4132975">US4132975</a></td><td class="patent-data-table-td patent-date-value">Oct 25, 1977</td><td class="patent-data-table-td patent-date-value">Jan 2, 1979</td><td class="patent-data-table-td ">Nippon Electric Co., Ltd.</td><td class="patent-data-table-td ">Majority decision device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4199810">US4199810</a></td><td class="patent-data-table-td patent-date-value">Jan 7, 1977</td><td class="patent-data-table-td patent-date-value">Apr 22, 1980</td><td class="patent-data-table-td ">Rockwell International Corporation</td><td class="patent-data-table-td ">Radiation hardened register file</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4670880">US4670880</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 1985</td><td class="patent-data-table-td patent-date-value">Jun 2, 1987</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Method of error detection and correction by majority</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4817094">US4817094</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 1986</td><td class="patent-data-table-td patent-date-value">Mar 28, 1989</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Fault tolerant switch with selectable operating modes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4943969">US4943969</a></td><td class="patent-data-table-td patent-date-value">Nov 28, 1988</td><td class="patent-data-table-td patent-date-value">Jul 24, 1990</td><td class="patent-data-table-td ">Unisys Corporation</td><td class="patent-data-table-td ">Isolation for failures of input signals supplied to dual modules which are checked by comparison</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4956807">US4956807</a></td><td class="patent-data-table-td patent-date-value">Dec 16, 1983</td><td class="patent-data-table-td patent-date-value">Sep 11, 1990</td><td class="patent-data-table-td ">Nissan Motor Company, Limited</td><td class="patent-data-table-td ">Watchdog timer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4959836">US4959836</a></td><td class="patent-data-table-td patent-date-value">Dec 9, 1987</td><td class="patent-data-table-td patent-date-value">Sep 25, 1990</td><td class="patent-data-table-td ">Siemens Transmission Systems, Inc.</td><td class="patent-data-table-td ">Register robustness improvement circuit and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5233613">US5233613</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 1991</td><td class="patent-data-table-td patent-date-value">Aug 3, 1993</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Reliable watchdog timer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5235220">US5235220</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1991</td><td class="patent-data-table-td patent-date-value">Aug 10, 1993</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Majority decision method and circuit wherein least possible flip-flops are used</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5345583">US5345583</a></td><td class="patent-data-table-td patent-date-value">Apr 5, 1993</td><td class="patent-data-table-td patent-date-value">Sep 6, 1994</td><td class="patent-data-table-td ">Scientific-Atlanta, Inc.</td><td class="patent-data-table-td ">Method and apparatus for momentarily interrupting power to a microprocessor to clear a fault state</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5414722">US5414722</a></td><td class="patent-data-table-td patent-date-value">Jul 14, 1992</td><td class="patent-data-table-td patent-date-value">May 9, 1995</td><td class="patent-data-table-td ">Wangtek, Inc.</td><td class="patent-data-table-td ">In a magnetic storage mechanism</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5594865">US5594865</a></td><td class="patent-data-table-td patent-date-value">Mar 25, 1996</td><td class="patent-data-table-td patent-date-value">Jan 14, 1997</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Watchdog timer that can detect processor runaway while processor is accessing storage unit using data comparing unit to reset timer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5604755">US5604755</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 1995</td><td class="patent-data-table-td patent-date-value">Feb 18, 1997</td><td class="patent-data-table-td ">International Business Machine Corp.</td><td class="patent-data-table-td ">Memory system reset circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5706423">US5706423</a></td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td patent-date-value">Jan 6, 1998</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Data processor having data bus and instruction fetch bus provided separately from each other</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5822515">US5822515</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 1997</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Space Systems/Loral, Inc.</td><td class="patent-data-table-td ">Correction of uncommanded mode changes in a spacecraft subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5864663">US5864663</a></td><td class="patent-data-table-td patent-date-value">Sep 12, 1996</td><td class="patent-data-table-td patent-date-value">Jan 26, 1999</td><td class="patent-data-table-td ">United Technologies Corporation</td><td class="patent-data-table-td ">Selectively enabled watchdog timer circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6754846">US6754846</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 2002</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">Invensys Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for processing control using a multiple redundant processor control system related applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6901532">US6901532</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2002</td><td class="patent-data-table-td patent-date-value">May 31, 2005</td><td class="patent-data-table-td ">Honeywell International Inc.</td><td class="patent-data-table-td ">System and method for recovering from radiation induced memory errors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7036059">US7036059</a></td><td class="patent-data-table-td patent-date-value">Feb 14, 2001</td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7237148">US7237148</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">Jun 26, 2007</td><td class="patent-data-table-td ">David Czajkowski</td><td class="patent-data-table-td ">Functional interrupt mitigation for fault tolerant computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7318169">US7318169</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 6, 2003</td><td class="patent-data-table-td patent-date-value">Jan 8, 2008</td><td class="patent-data-table-td ">David Czajkowski</td><td class="patent-data-table-td ">Fault tolerant computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040153747">US20040153747</a></td><td class="patent-data-table-td patent-date-value">May 6, 2003</td><td class="patent-data-table-td patent-date-value">Aug 5, 2004</td><td class="patent-data-table-td ">David Czajkowski</td><td class="patent-data-table-td ">Fault tolerant computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20040250178">US20040250178</a></td><td class="patent-data-table-td patent-date-value">May 23, 2003</td><td class="patent-data-table-td patent-date-value">Dec 9, 2004</td><td class="patent-data-table-td ">Munguia Peter R.</td><td class="patent-data-table-td ">Secure watchdog timer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050055607">US20050055607</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">Mar 10, 2005</td><td class="patent-data-table-td ">Czajkowski David R.</td><td class="patent-data-table-td ">Functional interrupt mitigation for fault tolerant computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050138485">US20050138485</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2003</td><td class="patent-data-table-td patent-date-value">Jun 23, 2005</td><td class="patent-data-table-td ">Osecky Benjamin D.</td><td class="patent-data-table-td ">Fault-detecting computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20050172196">US20050172196</a></td><td class="patent-data-table-td patent-date-value">Mar 9, 2005</td><td class="patent-data-table-td patent-date-value">Aug 4, 2005</td><td class="patent-data-table-td ">Osecky Benjamin D.</td><td class="patent-data-table-td ">Variable delay instruction for implementation of temporal redundancy</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Brochure: S950 3U cPCI Radiation Tolerant PowerPC SBC, Aitech Defense Systems, Inc., Chatsworth, CA, Publication No. S950T1208R23 (date not on brochure).</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Makherjee et al.; "<a href='http://scholar.google.com/scholar?q="Detailed+Design+and+Evaluation+of+Redundant+Multithreading+Alternatives"'>Detailed Design and Evaluation of Redundant Multithreading Alternatives</a>"; International conference on Computer Architecture, Proceedings of the 29.sup.th Annual International Symposium on Computer Architecture, published 2002; pp. 99-110.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Reinhardt et al.; "<a href='http://scholar.google.com/scholar?q="Transient+Fault+Detection+Via+Simulaneous+Multithreading"'>Transient Fault Detection Via Simulaneous Multithreading</a>"; International conference on Computer Architecture, Proceedings of the 27th Annual International Symposium on computer Architecture; published 2000, pp. 25-36.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Specification SMD 5962-00538, Defense Supply Agency, Sep. 2000.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110078498">US20110078498</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2009</td><td class="patent-data-table-td patent-date-value">Mar 31, 2011</td><td class="patent-data-table-td ">United States Of America As Represented By The Administrator Of The National Aeronautics And Spac</td><td class="patent-data-table-td ">Radiation-hardened hybrid processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110099421">US20110099421</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 11, 2010</td><td class="patent-data-table-td patent-date-value">Apr 28, 2011</td><td class="patent-data-table-td ">Alessandro Geist</td><td class="patent-data-table-td ">Radiation-hardened hybrid processor</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S021000">714/21</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S017000">714/17</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S820000">714/820</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc714/defs714.htm&usg=AFQjCNF69HBVWbRkdZeFUtAyhUaqKU35WQ#C714S055000">714/55</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0011000000">G06F11/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F9/3861">G06F9/3861</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=xCXXBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F11/002">G06F11/002</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G06F9/38H</span>, <span class="nested-value">G06F11/00F</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Feb 14, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-15 IS CONFIRMED</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 27, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110804</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0j98RdyfvnCvWncO3F_9uj5gpiIg\u0026id=xCXXBgABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2k0XFF3xbrIc_CRlswzcd3tI11MQ\u0026id=xCXXBgABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3A5mmXSAhBHd2YNB4GyUBBp_Gf2Q","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Functional_interrupt_mitigation_for_faul.pdf?id=xCXXBgABERAJ\u0026output=pdf\u0026sig=ACfU3U3blgZQnUBZjx5Ud-FZ_CVgXC-QJw"},"sample_url":"http://www.google.com/patents/reader?id=xCXXBgABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>