Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -incremental -prj simulation_xsim.prj -s run_gen work.testbench --debug all 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/data_formatter_top/implementation/fmcLib.vhd.im" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/data_formatter_top/data_formatter_constants.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_switch/df_switch_2ch_merger_v2.vhd" into library work
INFO: [VRFC 10-307] analyzing entity df_switch_2ch_merger
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/generated_ip/xc7vx690t-ffg1927-2/fwft_cc_w36_d512/fwft_cc_w36_d512_my_wrapper.vhd" into library work
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_my_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/generated_ip/xc7vx690t-ffg1927-2/fwft_cc_w36_d512/fwft_cc_w36_d512_funcsim.vhdl" into library work
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_compare
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_compare_0
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_compare_1
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_compare_2
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_rd_fwft
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_wr_pf_ss
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_rd_logic
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_wr_logic
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_blk_mem_gen_v8_2_synth
INFO: [VRFC 10-307] analyzing entity \fwft_cc_w36_d512_blk_mem_gen_v8_2__parameterized0\
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_memory
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512_fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity \fwft_cc_w36_d512_fifo_generator_v12_0__parameterized0\
INFO: [VRFC 10-307] analyzing entity fwft_cc_w36_d512
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/generated_ip/xc7vx690t-ffg1927-2/event_sorting_buffer/event_sorting_buffer_funcsim.vhdl" into library work
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_mux__parameterized0\
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_compare
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_compare_0
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_compare_1
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_compare_2
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_rd_bin_cntr
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_rd_fwft
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_updn_cntr
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_wr_bin_cntr
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_wr_pf_ss
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_dc_ss_fwft
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_rd_status_flags_ss
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_wr_status_flags_ss
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_rd_logic
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_wr_logic
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_blk_mem_gen_v8_2_synth
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_blk_mem_gen_v8_2__parameterized0\
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_memory
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_fifo_generator_ramfifo
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_fifo_generator_top
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_fifo_generator_v12_0_synth
INFO: [VRFC 10-307] analyzing entity \event_sorting_buffer_fifo_generator_v12_0__parameterized0\
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/generated_ip/xc7vx690t-ffg1927-2/event_sorting_buffer/event_sorting_buffer_my_wrapper.vhd" into library work
INFO: [VRFC 10-307] analyzing entity event_sorting_buffer_my_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_switch/df_switch_element_v3.vhd" into library work
INFO: [VRFC 10-307] analyzing entity df_switch_element
INFO: [VRFC 10-307] analyzing entity GrayAddressCounter
INFO: [VRFC 10-307] analyzing entity short_fwft_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_internal_decoder/df_eventid_comparator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity df_eventid_comparator
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_internal_decoder/df_output_slink_packer_v2.vhd" into library work
INFO: [VRFC 10-307] analyzing entity df_output_slink_packer
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_internal_decoder/test_slink_packer_v2/testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity testbench
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_internal_decoder/test_slink_packer_v2/pattern_generator.vhd" into library work
INFO: [VRFC 10-307] analyzing entity pattern_generator
Starting static elaboration
WARNING: [VRFC 10-1307] readline called past the end of file romfile [/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_internal_decoder/test_slink_packer_v2/pattern_generator.vhd:42]
WARNING: [VRFC 10-1307] readline called past the end of file romfile [/afs/cern.ch/work/z/zijiang/DFFirmwareDebugSpy/pulsar2_df_internal_decoder/test_slink_packer_v2/pattern_generator.vhd:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package work.fmcconstants
Compiling package work.data_formatter_constants
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling architecture logic of entity work.pattern_generator [\pattern_generator("test_slink_v...]
Compiling architecture logic of entity work.pattern_generator [\pattern_generator("test_slink_h...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1111111111111111010100010...]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE('1','0','0','0')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1100000011101100")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0010000000100000001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("11010000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10101110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0010000011111111")(0,15)\]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE('0','0','0','0')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000011011111")(0,15)\]
Compiling architecture structure of entity work.fwft_cc_w36_d512_rd_fwft [fwft_cc_w36_d512_rd_fwft_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity work.fwft_cc_w36_d512_compare_1 [fwft_cc_w36_d512_compare_1_defau...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_compare_2 [fwft_cc_w36_d512_compare_2_defau...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_rd_status_flags_ss [fwft_cc_w36_d512_rd_status_flags...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1("0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0111111110000000")(0,15)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0111111111111111100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0111111111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1000000000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111101011111010001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0001001100010011000100110...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_rd_bin_cntr [fwft_cc_w36_d512_rd_bin_cntr_def...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_rd_logic [fwft_cc_w36_d512_rd_logic_defaul...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0101010100010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000001000000000000000...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_wr_pf_ss [fwft_cc_w36_d512_wr_pf_ss_defaul...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0010")(0,3)\]
Compiling architecture structure of entity work.fwft_cc_w36_d512_compare [fwft_cc_w36_d512_compare_default]
Compiling architecture structure of entity work.fwft_cc_w36_d512_compare_0 [fwft_cc_w36_d512_compare_0_defau...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_wr_status_flags_ss [fwft_cc_w36_d512_wr_status_flags...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1001000000001001")(0,15)\]
Compiling architecture structure of entity work.fwft_cc_w36_d512_wr_bin_cntr [fwft_cc_w36_d512_wr_bin_cntr_def...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_wr_logic [fwft_cc_w36_d512_wr_logic_defaul...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(18,0,0,false...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(0,0,"00000000000000000...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_blk_mem_gen_prim_wrapper [fwft_cc_w36_d512_blk_mem_gen_pri...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_blk_mem_gen_prim_width [fwft_cc_w36_d512_blk_mem_gen_pri...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_blk_mem_gen_generic_cstr [fwft_cc_w36_d512_blk_mem_gen_gen...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_blk_mem_gen_top [fwft_cc_w36_d512_blk_mem_gen_top...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_blk_mem_gen_v8_2_synth [fwft_cc_w36_d512_blk_mem_gen_v8_...]
Compiling architecture structure of entity work.\fwft_cc_w36_d512_blk_mem_gen_v8_2__parameterized0\ [\fwft_cc_w36_d512_blk_mem_gen_v8...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture structure of entity work.fwft_cc_w36_d512_memory [fwft_cc_w36_d512_memory_default]
Compiling architecture structure of entity work.fwft_cc_w36_d512_reset_blk_ramfifo [fwft_cc_w36_d512_reset_blk_ramfi...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_fifo_generator_ramfifo [fwft_cc_w36_d512_fifo_generator_...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_fifo_generator_top [fwft_cc_w36_d512_fifo_generator_...]
Compiling architecture structure of entity work.fwft_cc_w36_d512_fifo_generator_v12_0_synth [fwft_cc_w36_d512_fifo_generator_...]
Compiling architecture structure of entity work.\fwft_cc_w36_d512_fifo_generator_v12_0__parameterized0\ [\fwft_cc_w36_d512_fifo_generator...]
Compiling architecture structure of entity work.fwft_cc_w36_d512 [fwft_cc_w36_d512_default]
Compiling architecture logic of entity work.fwft_cc_w36_d512_my_wrapper [fwft_cc_w36_d512_my_wrapper_defa...]
Compiling architecture logic of entity work.df_eventid_comparator [df_eventid_comparator_default]
Compiling architecture rtl of entity work.GrayAddressCounter [\GrayAddressCounter(6)\]
Compiling architecture logic of entity work.short_fwft_fifo [\short_fwft_fifo(6)\]
Compiling architecture logic of entity work.df_switch_2ch_merger [\df_switch_2ch_merger('1','1')\]
Compiling architecture structure of entity work.event_sorting_buffer_updn_cntr [event_sorting_buffer_updn_cntr_d...]
Compiling architecture structure of entity work.event_sorting_buffer_dc_ss_fwft [event_sorting_buffer_dc_ss_fwft_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101010101010111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("0111")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1000011110001000")(0,15)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0100010000000000010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10111010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0011101100110011")(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000101100001111")(0,15)\]
Compiling architecture structure of entity work.event_sorting_buffer_rd_fwft [event_sorting_buffer_rd_fwft_def...]
Compiling architecture structure of entity work.event_sorting_buffer_compare_1 [event_sorting_buffer_compare_1_d...]
Compiling architecture structure of entity work.event_sorting_buffer_compare_2 [event_sorting_buffer_compare_2_d...]
Compiling architecture structure of entity work.event_sorting_buffer_rd_status_flags_ss [event_sorting_buffer_rd_status_f...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010101011101111101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111101010101010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000001...]
Compiling architecture structure of entity work.event_sorting_buffer_rd_bin_cntr [event_sorting_buffer_rd_bin_cntr...]
Compiling architecture structure of entity work.event_sorting_buffer_rd_logic [event_sorting_buffer_rd_logic_de...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("0101000101010101000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture structure of entity work.event_sorting_buffer_wr_pf_ss [event_sorting_buffer_wr_pf_ss_de...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00000100")(0,7)\]
Compiling architecture structure of entity work.event_sorting_buffer_compare [event_sorting_buffer_compare_def...]
Compiling architecture structure of entity work.event_sorting_buffer_compare_0 [event_sorting_buffer_compare_0_d...]
Compiling architecture structure of entity work.event_sorting_buffer_wr_status_flags_ss [event_sorting_buffer_wr_status_f...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("00100000")(0,7)\]
Compiling architecture structure of entity work.event_sorting_buffer_wr_bin_cntr [event_sorting_buffer_wr_bin_cntr...]
Compiling architecture structure of entity work.event_sorting_buffer_wr_logic [event_sorting_buffer_wr_logic_de...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3("10101100")(0,7)\]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_mux__parameterized0\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(36,0,0,false...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(0,0,false,false,"00000...]
Compiling architecture structure of entity work.event_sorting_buffer_blk_mem_gen_prim_wrapper [event_sorting_buffer_blk_mem_gen...]
Compiling architecture structure of entity work.event_sorting_buffer_blk_mem_gen_prim_width [event_sorting_buffer_blk_mem_gen...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized0\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized0\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized1\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized1\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized2\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized2\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized3\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized3\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized4\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized4\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized5\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized5\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_wrapper__parameterized6\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_prim_width__parameterized6\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.event_sorting_buffer_blk_mem_gen_generic_cstr [event_sorting_buffer_blk_mem_gen...]
Compiling architecture structure of entity work.event_sorting_buffer_blk_mem_gen_top [event_sorting_buffer_blk_mem_gen...]
Compiling architecture structure of entity work.event_sorting_buffer_blk_mem_gen_v8_2_synth [event_sorting_buffer_blk_mem_gen...]
Compiling architecture structure of entity work.\event_sorting_buffer_blk_mem_gen_v8_2__parameterized0\ [\event_sorting_buffer_blk_mem_ge...]
Compiling architecture structure of entity work.event_sorting_buffer_memory [event_sorting_buffer_memory_defa...]
Compiling architecture structure of entity work.event_sorting_buffer_reset_blk_ramfifo [event_sorting_buffer_reset_blk_r...]
Compiling architecture structure of entity work.event_sorting_buffer_fifo_generator_ramfifo [event_sorting_buffer_fifo_genera...]
Compiling architecture structure of entity work.event_sorting_buffer_fifo_generator_top [event_sorting_buffer_fifo_genera...]
Compiling architecture structure of entity work.event_sorting_buffer_fifo_generator_v12_0_synth [event_sorting_buffer_fifo_genera...]
Compiling architecture structure of entity work.\event_sorting_buffer_fifo_generator_v12_0__parameterized0\ [\event_sorting_buffer_fifo_gener...]
Compiling architecture structure of entity work.event_sorting_buffer [event_sorting_buffer_default]
Compiling architecture logic of entity work.event_sorting_buffer_my_wrapper [event_sorting_buffer_my_wrapper_...]
Compiling architecture logic of entity work.df_output_slink_packer [\df_output_slink_packer('0',0)\]
Compiling architecture logic of entity work.testbench
Built simulation snapshot run_gen
