 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : FINAL_SYS
Version: K-2015.06
Date   : Thu Aug 15 06:06:30 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_Data_Sync/en_pulse_reg
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/o_Vid_ALU_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/en_pulse_reg/CK (DFFRHQX8M)                 0.00       0.00 r
  U_Data_Sync/en_pulse_reg/Q (DFFRHQX8M)                  0.50       0.50 f
  U1425/Y (NAND2BX8M)                                     0.19       0.69 r
  U1495/Y (NAND2X8M)                                      0.11       0.80 f
  U1423/Y (BUFX24M)                                       0.25       1.05 f
  U_ALU/o_Vid_ALU_reg/D (DFFRQX1M)                        0.00       1.05 f
  data arrival time                                                  1.05

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/o_Vid_ALU_reg/CK (DFFRQX1M)                       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U_REG_File/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][7]/Q (DFFRHQX4M)               0.35       0.35 f
  U1961/Y (BUFX24M)                                       0.23       0.58 f
  U1538/S (ADDFHX4M)                                      0.35       0.93 f
  U1461/Y (OAI2BB1X2M)                                    0.31       1.24 f
  U_ALU/alu_out_reg[7]/D (DFFRQX1M)                       0.00       1.24 f
  data arrival time                                                  1.24

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[7]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U_REG_File/Memory_reg[1][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][4]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][4]/Q (DFFRHQX4M)               0.43       0.43 r
  U1958/Y (BUFX32M)                                       0.28       0.70 r
  U2092/Y (NOR2X8M)                                       0.11       0.81 f
  U2093/Y (OAI2BB2X4M)                                    0.25       1.06 f
  U2094/Y (NAND3X12M)                                     0.16       1.22 r
  U2160/Y (NAND3X12M)                                     0.10       1.32 f
  U_ALU/alu_out_reg[0]/D (DFFRHQX1M)                      0.00       1.32 f
  data arrival time                                                  1.32

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[0]/CK (DFFRHQX1M)                     0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U_REG_File/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][7]/Q (DFFRHQX4M)               0.35       0.35 f
  U1961/Y (BUFX24M)                                       0.23       0.58 f
  U1538/CO (ADDFHX4M)                                     0.41       0.99 f
  U2819/Y (XNOR2X2M)                                      0.33       1.32 f
  U1459/Y (OAI2BB1X2M)                                    0.36       1.68 f
  U_ALU/alu_out_reg[8]/D (DFFRQX1M)                       0.00       1.68 f
  data arrival time                                                  1.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[8]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: U_REG_File/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][7]/Q (DFFRHQX4M)               0.35       0.35 f
  U1961/Y (BUFX24M)                                       0.23       0.58 f
  U1538/CO (ADDFHX4M)                                     0.41       0.99 f
  U1239/Y (OR2X8M)                                        0.37       1.36 f
  U1458/Y (NAND2X4M)                                      0.19       1.55 r
  U_ALU/alu_out_reg[14]/D (DFFRQX1M)                      0.00       1.55 r
  data arrival time                                                  1.55

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[14]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: U_ALU/alu_out_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg[15]/CK (DFFRQX1M)      0.00       0.00 r
  U_ALU/alu_out_reg[15]/Q (DFFRQX1M)       0.84       0.84 f
  U1553/Y (AO21X2M)                        0.46       1.31 f
  U1540/Y (AOI21X4M)                       0.23       1.54 r
  U1201/Y (NAND2X2M)                       0.24       1.77 f
  U_ALU/alu_out_reg[15]/D (DFFRQX1M)       0.00       1.77 f
  data arrival time                                   1.77

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg[15]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                         1.71


  Startpoint: U_REG_File/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][7]/Q (DFFRHQX4M)               0.35       0.35 f
  U1961/Y (BUFX24M)                                       0.23       0.58 f
  U1538/CO (ADDFHX4M)                                     0.41       0.99 f
  U1239/Y (OR2X8M)                                        0.37       1.36 f
  U1399/Y (NAND2X2M)                                      0.27       1.63 r
  U_ALU/alu_out_reg[10]/D (DFFRQX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[10]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U_REG_File/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][7]/Q (DFFRHQX4M)               0.35       0.35 f
  U1961/Y (BUFX24M)                                       0.23       0.58 f
  U1538/CO (ADDFHX4M)                                     0.41       0.99 f
  U1239/Y (OR2X8M)                                        0.37       1.36 f
  U1460/Y (NAND2X2M)                                      0.27       1.63 r
  U_ALU/alu_out_reg[12]/D (DFFRQX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[12]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U_REG_File/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][7]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][7]/Q (DFFRHQX4M)               0.35       0.35 f
  U1961/Y (BUFX24M)                                       0.23       0.58 f
  U1538/CO (ADDFHX4M)                                     0.41       0.99 f
  U1239/Y (OR2X8M)                                        0.37       1.36 f
  U1202/Y (NAND2X2M)                                      0.27       1.63 r
  U_ALU/alu_out_reg[13]/D (DFFRQX1M)                      0.00       1.63 r
  data arrival time                                                  1.63

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[13]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U_ALU/alu_out_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg[11]/CK (DFFRQX1M)      0.00       0.00 r
  U_ALU/alu_out_reg[11]/Q (DFFRQX1M)       0.84       0.84 f
  U1551/Y (AO21X2M)                        0.45       1.30 f
  U2962/Y (AOI21X2M)                       0.39       1.69 r
  U1457/Y (NAND2X4M)                       0.19       1.88 f
  U_ALU/alu_out_reg[11]/D (DFFRQX1M)       0.00       1.88 f
  data arrival time                                   1.88

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg[11]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         1.79


  Startpoint: U_ALU/alu_out_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg[9]/CK (DFFRQX1M)       0.00       0.00 r
  U_ALU/alu_out_reg[9]/Q (DFFRQX1M)        0.92       0.92 r
  U1547/Y (AO21X2M)                        0.41       1.32 r
  U2920/Y (AOI21X2M)                       0.20       1.53 f
  U1398/Y (NAND2BX4M)                      0.18       1.70 r
  U_ALU/alu_out_reg[9]/D (DFFRQX1M)        0.00       1.70 r
  data arrival time                                   1.70

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg[9]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                       -0.19      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -1.70
  -----------------------------------------------------------
  slack (MET)                                         1.79


  Startpoint: U_REG_File/Memory_reg[0][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[0][6]/Q (DFFRHQX4M)               0.40       0.40 f
  U1965/Y (BUFX18M)                                       0.23       0.63 f
  U1647/S (ADDFX2M)                                       0.60       1.23 f
  U1200/Y (AO21XLM)                                       0.61       1.84 f
  U_ALU/alu_out_reg[6]/D (DFFRQX1M)                       0.00       1.84 f
  data arrival time                                                  1.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[6]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.80


  Startpoint: U_REG_File/Memory_reg[1][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][4]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][4]/Q (DFFRHQX4M)               0.36       0.36 f
  U1958/Y (BUFX32M)                                       0.22       0.58 f
  U2161/Y (CLKXOR2X2M)                                    0.44       1.01 f
  U2602/S (ADDFX2M)                                       0.61       1.63 f
  U2607/Y (OAI2BB1X2M)                                    0.34       1.97 f
  U_ALU/alu_out_reg[4]/D (DFFRQX1M)                       0.00       1.97 f
  data arrival time                                                  1.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[4]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: U_REG_File/Memory_reg[1][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][2]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][2]/Q (DFFRHQX4M)               0.39       0.39 f
  U1624/Y (BUFX5M)                                        0.46       0.86 f
  U2221/Y (AND2X2M)                                       0.57       1.42 f
  U1472/Y (NAND2X2M)                                      0.35       1.77 r
  U2620/Y (NAND4X2M)                                      0.41       2.17 f
  U_ALU/alu_out_reg[2]/D (DFFRQX1M)                       0.00       2.17 f
  data arrival time                                                  2.17

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[2]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: U_REG_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][6]/Q (DFFRHQX4M)               0.49       0.49 r
  U1328/Y (INVX6M)                                        0.24       0.73 f
  U1598/Y (NAND2BX8M)                                     0.23       0.96 r
  U1440/Y (INVX10M)                                       0.14       1.10 f
  U2078/Y (NAND2BX4M)                                     0.20       1.30 r
  U2080/Y (NAND3X12M)                                     0.16       1.46 f
  U2081/Y (BUFX32M)                                       0.21       1.67 f
  U1950/Y (AO21XLM)                                       0.59       2.26 f
  U_ALU/alu_out_reg[1]/D (DFFRQX1M)                       0.00       2.26 f
  data arrival time                                                  2.26

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[1]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        2.22


  Startpoint: U_REG_File/Memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][5]/CK (DFFRHQX2M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][5]/Q (DFFRHQX2M)               0.45       0.45 f
  U1530/Y (BUFX10M)                                       0.39       0.84 f
  U1412/Y (CLKMX2X2M)                                     0.45       1.29 r
  U2638/Y (NAND4X2M)                                      0.40       1.69 f
  U1199/Y (AO21XLM)                                       0.60       2.29 f
  U_ALU/alu_out_reg[5]/D (DFFRQX1M)                       0.00       2.29 f
  data arrival time                                                  2.29

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[5]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U_REG_File/Memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][3]/CK (DFFSHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][3]/Q (DFFSHQX4M)               0.33       0.33 f
  U1609/Y (INVX12M)                                       0.15       0.48 r
  U1966/Y (INVX8M)                                        0.32       0.80 f
  U2162/Y (CLKXOR2X2M)                                    0.52       1.32 r
  U1783/S (ADDFX2M)                                       0.49       1.81 r
  U1395/Y (OAI2BB1XLM)                                    0.58       2.39 r
  U_ALU/alu_out_reg[3]/D (DFFRQX1M)                       0.00       2.39 r
  data arrival time                                                  2.39

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg[3]/CK (DFFRQX1M)                      0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.28      54.54 f
  U2513/Y (CLKNAND2X2M)                                   0.66      55.20 r
  U2522/Y (OAI21X1M)                                      0.50      55.70 f
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/D (DFFRQX1M)
                                                          0.00      55.70 f
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                       55.66


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.28      54.54 f
  U2513/Y (CLKNAND2X2M)                                   0.66      55.20 r
  U2515/Y (OAI21X1M)                                      0.50      55.70 f
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/D (DFFRQX1M)
                                                          0.00      55.70 f
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                       55.66


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.28      54.54 f
  U2513/Y (CLKNAND2X2M)                                   0.66      55.20 r
  U2518/Y (OAI21X1M)                                      0.50      55.70 f
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/D (DFFRQX1M)
                                                          0.00      55.70 f
  data arrival time                                                 55.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                -55.70
  --------------------------------------------------------------------------
  slack (MET)                                                       55.66


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.52      54.77 r
  U2373/Y (AOI211X2M)                                     0.41      55.18 f
  U2374/Y (OR4X1M)                                        0.74      55.92 f
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/D (DFFRQX1M)
                                                          0.00      55.92 f
  data arrival time                                                 55.92

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                -55.92
  --------------------------------------------------------------------------
  slack (MET)                                                       55.87


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.52      54.77 r
  U1785/Y (NOR4X1M)                                       0.45      55.22 f
  U2506/Y (AOI31X1M)                                      0.48      55.71 r
  U2507/Y (OAI211X1M)                                     0.52      56.22 f
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/D (DFFRQX4M)
                                                          0.00      56.22 f
  data arrival time                                                 56.22

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -56.22
  --------------------------------------------------------------------------
  slack (MET)                                                       56.21


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_framing_ERR
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/Q (DFFRQX1M)
                                                          0.70       0.70 f
  U1883/Y (NOR2BX8M)                                      0.31       1.00 f
  o_framing_ERR (out)                                     0.00       1.00 f
  data arrival time                                                  1.00

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                       55.16


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_PAR_ERR (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U2368/Y (OAI21X2M)                                      0.33       1.01 r
  U1884/Y (AOI21X6M)                                      0.27       1.28 f
  o_PAR_ERR (out)                                         0.00       1.28 f
  data arrival time                                                  1.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                       55.43


  Startpoint: U_TOP_UART/U_UART_TX/INS1/par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/CK (DFFRQX1M)     0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/Q (DFFRQX1M)      0.68       0.68 f
  U2482/Y (OAI21X1M)                                      0.71       1.39 r
  U1891/Y (OAI31X2M)                                      0.26       1.64 f
  U1889/Y (BUFX2M)                                        0.54       2.19 f
  TX_OUT (out)                                            0.00       2.19 f
  data arrival time                                                  2.19

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                       56.34


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U2492/Y (NOR2X1M)                                       0.37       1.19 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  U1332/Y (AOI221X2M)                                     0.39       1.29 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/D (DFFRQX4M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]/Q (DFFRQX4M)
                                                          0.91       0.91 r
  U1339/Y (AOI221X2M)                                     0.39       1.30 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]/D (DFFRQX4M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/Q (DFFRQX4M)
                                                          0.93       0.93 r
  U1849/Y (NOR4X4M)                                       0.42       1.35 f
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/D (DFFRQX1M)
                                                          0.00       1.35 f
  data arrival time                                                  1.35

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/Q (DFFRQX4M)
                                                          0.94       0.94 r
  U1918/Y (NOR2X6M)                                       0.39       1.33 f
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/D (DFFRHQX4M)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.13      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]/Q (DFFRQX4M)
                                                          1.01       1.01 r
  U1340/Y (AOI221X2M)                                     0.42       1.42 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]/D (DFFRQX4M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/Q (DFFRHQX4M)
                                                          0.53       0.53 f
  U1843/Y (NAND4X4M)                                      0.56       1.09 r
  U1842/Y (OAI31X2M)                                      0.32       1.41 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[4]/D (DFFSQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[4]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/Q (DFFRHQX4M)
                                                          0.53       0.53 f
  U1843/Y (NAND4X4M)                                      0.56       1.09 r
  U1841/Y (OAI31X2M)                                      0.32       1.41 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[6]/D (DFFSQX2M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[6]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]/Q (DFFSQX2M)
                                                          0.75       0.75 f
  U2346/Y (OAI21X1M)                                      0.43       1.18 r
  U1810/Y (OAI31X2M)                                      0.24       1.42 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]/D (DFFSQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]/CK (DFFSQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]/Q (DFFSQX2M)
                                                          0.75       0.75 f
  U2341/Y (OAI21X1M)                                      0.43       1.18 r
  U1809/Y (OAI31X2M)                                      0.24       1.42 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]/D (DFFSQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/Q (DFFRHQX4M)
                                                          0.53       0.53 f
  U1846/Y (NAND4X4M)                                      0.57       1.10 r
  U1845/Y (OAI31X2M)                                      0.32       1.42 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[0]/D (DFFSQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[0]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/Q (DFFRHQX4M)
                                                          0.53       0.53 f
  U1846/Y (NAND4X4M)                                      0.57       1.10 r
  U1844/Y (OAI31X2M)                                      0.32       1.42 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[2]/D (DFFSQX2M)
                                                          0.00       1.42 f
  data arrival time                                                  1.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[2]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/Q (DFFRQX1M)
                                                          0.70       0.70 r
  U1883/Y (NOR2BX8M)                                      0.64       1.34 r
  U1882/Y (NOR3BX2M)                                      0.30       1.64 f
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/D (DFFRQX1M)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  U2351/Y (CLKINVX2M)                                     0.63       1.40 r
  U2984/Y (AOI211X2M)                                     0.40       1.80 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U2490/Y (AOI21X1M)                                      0.57       1.41 r
  U2491/Y (NOR2BX1M)                                      0.37       1.78 f
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/D (DFFRQX2M)
                                                          0.00       1.78 f
  data arrival time                                                  1.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/Q (DFFRHQX4M)
                                                          0.53       0.53 f
  U2483/Y (NAND3X1M)                                      0.67       1.20 r
  U2485/Y (OAI21X1M)                                      0.48       1.68 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[7]/D (DFFSQX2M)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[7]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  U2519/Y (NAND2X1M)                                      0.67       1.44 r
  U1331/Y (AOI221X2M)                                     0.38       1.82 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00       1.82 f
  data arrival time                                                  1.82

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  U2373/Y (AOI211X2M)                                     0.28       1.10 f
  U2374/Y (OR4X1M)                                        0.74       1.83 f
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/D (DFFRQX1M)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/Q (DFFRHQX4M)
                                                          0.53       0.53 f
  U1831/Y (NAND3XLM)                                      0.62       1.16 r
  U2339/Y (MXI2XLM)                                       0.56       1.72 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[1]/D (DFFSQX2M)
                                                          0.00       1.72 f
  data arrival time                                                  1.72

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[1]/CK (DFFSQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


  Startpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U2514/Y (NAND2XLM)                                      0.63       1.46 r
  U2515/Y (OAI21X1M)                                      0.43       1.89 f
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/D (DFFRQX1M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U2517/Y (NAND2XLM)                                      0.63       1.46 r
  U2518/Y (OAI21X1M)                                      0.43       1.89 f
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/D (DFFRQX1M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U1944/Y (NAND2XLM)                                      0.63       1.46 r
  U2522/Y (OAI21X1M)                                      0.43       1.89 f
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/D (DFFRQX1M)
                                                          0.00       1.89 f
  data arrival time                                                  1.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.85


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]/Q (DFFRQX4M)
                                                          0.85       0.85 f
  U2509/Y (CLKINVX2M)                                     0.66       1.52 r
  U1833/Y (AOI211X2M)                                     0.40       1.91 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]/D (DFFRQX4M)
                                                          0.00       1.91 f
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]/Q (DFFRQX4M)
                                                          0.83       0.83 f
  U2340/Y (CLKINVX2M)                                     0.70       1.53 r
  U2976/Y (AOI211X2M)                                     0.41       1.94 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  U2498/Y (OR3X2M)                                        0.77       1.59 r
  U2499/Y (NOR2BX1M)                                      0.40       1.99 f
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/D (DFFRQX1M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/Q (DFFRQX1M)
                                                          0.66       0.66 r
  U2497/Y (OAI2BB1X1M)                                    0.67       1.34 r
  U2501/Y (OAI211X1M)                                     0.61       1.94 f
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/D (DFFRQX4M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U1579/Y (BUFX2M)                                        0.48       1.16 f
  U2361/Y (OAI211X1M)                                     0.44       1.60 r
  U2362/Y (CLKINVX1M)                                     0.43       2.03 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/Q (DFFRQX4M)
                                                          0.83       0.83 f
  U1916/Y (CLKINVX2M)                                     0.85       1.68 r
  U2977/Y (AOI211X2M)                                     0.45       2.13 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/D (DFFRQX4M)
                                                          0.00       2.13 f
  data arrival time                                                  2.13

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.09


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/Q (DFFRQX4M)
                                                          0.83       0.83 f
  U2371/Y (NAND3BX2M)                                     0.73       1.56 r
  U2507/Y (OAI211X1M)                                     0.55       2.11 f
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/D (DFFRQX4M)
                                                          0.00       2.11 f
  data arrival time                                                  2.11

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/Q (DFFRQX4M)
                                                          0.93       0.93 r
  U1849/Y (NOR4X4M)                                       0.42       1.35 f
  U2502/Y (AOI21X1M)                                      0.52       1.87 r
  U2503/Y (OAI21X1M)                                      0.41       2.28 f
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/D (DFFRQX4M)
                                                          0.00       2.28 f
  data arrival time                                                  2.28

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                        2.25


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/Q (DFFRQX4M)
                                                          0.83       0.83 f
  U2371/Y (NAND3BX2M)                                     0.73       1.56 r
  U2372/Y (NAND2X1M)                                      0.77       2.33 f
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/D (DFFRQX1M)
                                                          0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.34


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[0][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[0][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_R/register_reg[0][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg[0][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[1][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[1][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_R/register_reg[1][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg[1][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[2][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[2][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_R/register_reg[2][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg[2][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[3][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[3][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_R/register_reg[3][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg[3][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[4][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[4][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[4][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[4][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_R/register_reg[4][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg[4][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_Pulse_GEN/enable_FF_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_Pulse_GEN/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Pulse_GEN/enable_FF_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U_Pulse_GEN/enable_FF_reg/Q (DFFRQX1M)                  0.67       0.67 r
  U2385/Y (NOR2BX1M)                                      0.30       0.97 f
  U_Pulse_GEN/PULSE_SIG_reg/D (DFFRQX1M)                  0.00       0.97 f
  data arrival time                                                  0.97

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Pulse_GEN/PULSE_SIG_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/counter_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[1]/Q (DFFRQX4M)
                                                          0.99       0.99 r
  U1816/Y (OAI32X2M)                                      0.35       1.34 f
  U_TOP_UART/U_UART_TX/INS2/counter_reg[1]/D (DFFRQX4M)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/counter_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[3][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[3][1]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[3][1]/Q (DFFRQX1M)        0.92       0.92 r
  U2975/Y (AOI211X2M)                                     0.40       1.32 f
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/D (DFFSQX2M)           0.00       1.32 f
  data arrival time                                                  1.32

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/counter_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[2]/Q (DFFRQX4M)
                                                          0.91       0.91 r
  U2987/Y (OAI21BX1M)                                     0.50       1.41 f
  U_TOP_UART/U_UART_TX/INS2/counter_reg[2]/D (DFFRQX4M)
                                                          0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/counter_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/CK (DFFRQX1M)      0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/Q (DFFRQX1M)       0.91       0.91 r
  U1362/Y (AOI32X1M)                                      0.65       1.57 f
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]/D (DFFRQX4M)
                                                          0.00       1.57 f
  data arrival time                                                  1.57

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_Pulse_GEN/enable_FF_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.83       0.83 r
  U1829/Y (OAI31X2M)                                      0.34       1.17 f
  U1565/Y (BUFX2M)                                        0.45       1.62 f
  U_Pulse_GEN/enable_FF_reg/D (DFFRQX1M)                  0.00       1.62 f
  data arrival time                                                  1.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Pulse_GEN/enable_FF_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.58


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  U1330/Y (INVX4M)                                        0.56       1.34 r
  U1333/Y (AOI221X2M)                                     0.34       1.68 f
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/D (DFFRQX1M)
                                                          0.00       1.68 f
  data arrival time                                                  1.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/CK (DFFRQX1M)      0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/Q (DFFRQX1M)       0.84       0.84 f
  U2322/Y (CLKINVX2M)                                     0.68       1.52 r
  U2980/Y (OAI33X2M)                                      0.32       1.84 f
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/D (DFFRQX4M)
                                                          0.00       1.84 f
  data arrival time                                                  1.84

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1356/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[0]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1354/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[1]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1357/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[3]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1355/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[4]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1353/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[6]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1358/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[5]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1352/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[2]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.58       0.58 f
  U1686/Y (BUFX6M)                                        0.51       1.09 f
  U1351/Y (AOI22X1M)                                      0.59       1.67 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[7]/D (DFFRQX1M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: U_TOP_UART/U_UART_TX/INS2/ser_data_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/Q (DFFRQX1M)     0.68       0.68 f
  U2397/Y (CLKINVX1M)                                     0.70       1.38 r
  U2398/Y (OAI22X1M)                                      0.50       1.88 f
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/D (DFFRQX1M)     0.00       1.88 f
  data arrival time                                                  1.88

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/Q (DFFRQX2M)       0.85       0.85 f
  U1892/Y (OAI2BB2X4M)                                    0.45       1.30 f
  U2333/Y (CLKINVX1M)                                     0.40       1.70 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[3]/D (DFFRQX1M)     0.00       1.70 r
  data arrival time                                                  1.70

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/CK (DFFRQX2M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/Q (DFFRQX2M)       1.05       1.05 r
  U1834/Y (OAI31X2M)                                      0.39       1.44 f
  U1541/Y (BUFX2M)                                        0.46       1.90 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/D (DFFRQX2M)       0.00       1.90 f
  data arrival time                                                  1.90

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[3]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2389/Y (CLKINVX1M)                                     0.69       1.37 r
  U1342/Y (AOI22X1M)                                      0.57       1.94 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[3]/D (DFFRQX1M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       0.92       0.92 f
  U1848/Y (OAI2BB2X4M)                                    0.47       1.39 f
  U2331/Y (CLKINVX1M)                                     0.40       1.79 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[2]/D (DFFRQX1M)     0.00       1.79 r
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[7]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2388/Y (CLKINVX1M)                                     0.69       1.37 r
  U1343/Y (AOI22X1M)                                      0.57       1.95 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[7]/D (DFFRQX1M)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.92


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2396/Y (CLKINVX1M)                                     0.70       1.38 r
  U1346/Y (AOI22X1M)                                      0.58       1.96 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[0]/D (DFFRQX1M)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2394/Y (CLKINVX1M)                                     0.70       1.38 r
  U1344/Y (AOI22X1M)                                      0.58       1.96 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[2]/D (DFFRQX1M)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[1]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2391/Y (CLKINVX1M)                                     0.70       1.38 r
  U1345/Y (AOI22X1M)                                      0.58       1.96 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[1]/D (DFFRQX1M)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[5]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2390/Y (CLKINVX1M)                                     0.70       1.38 r
  U1347/Y (AOI22X1M)                                      0.58       1.96 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[5]/D (DFFRQX1M)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[6]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2393/Y (CLKINVX1M)                                     0.70       1.38 r
  U1348/Y (AOI22X1M)                                      0.58       1.96 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[6]/D (DFFRQX1M)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/register_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/register_reg[4]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U2395/Y (CLKINVX1M)                                     0.70       1.38 r
  U1349/Y (AOI22X1M)                                      0.58       1.96 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[4]/D (DFFRQX1M)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/register_reg[4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.93


  Startpoint: U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/CK (DFFRQX1M)      0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/Q (DFFRQX1M)       0.84       0.84 f
  U2322/Y (CLKINVX2M)                                     0.68       1.52 r
  U2387/Y (OAI22X1M)                                      0.47       1.99 f
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/D (DFFRQX1M)       0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.95


  Startpoint: U_Pulse_GEN/PULSE_SIG_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Pulse_GEN/PULSE_SIG_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U_Pulse_GEN/PULSE_SIG_reg/Q (DFFRQX1M)                  0.84       0.84 f
  U2334/Y (NAND2XLM)                                      0.66       1.50 r
  U1893/Y (AOI21X3M)                                      0.49       2.00 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/D (DFFRQX4M)       0.00       2.00 f
  data arrival time                                                  2.00

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS2/counter_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[0]/Q (DFFRQX1M)
                                                          0.68       0.68 f
  U1492/Y (BUFX2M)                                        0.56       1.24 f
  U1341/Y (AOI22X1M)                                      0.59       1.83 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[0]/D (DFFRQX1M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/counter_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.98


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/Q (DFFRQX4M)       0.85       0.85 f
  U1860/Y (CLKINVX4M)                                     0.63       1.48 r
  U1896/Y (AOI21X4M)                                      0.55       2.03 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/D (DFFRQX4M)       0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[2]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  U1375/Y (AOI22X1M)                                      0.59       1.43 r
  U2321/Y (XOR3XLM)                                       0.75       2.18 f
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/D (DFFRQX1M)      0.00       2.18 f
  data arrival time                                                  2.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (MET)                                                        2.14


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]/CK (DFFRQX1M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]/Q (DFFRQX1M)       0.94       0.94 r
  U1271/Y (BUFX10M)                                       0.79       1.73 r
  U2481/Y (AOI2BB2X2M)                                    0.54       2.27 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[0]/D (DFFRQX1M)     0.00       2.27 f
  data arrival time                                                  2.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        2.21


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/Q (DFFRQX4M)       0.85       0.85 f
  U1860/Y (CLKINVX4M)                                     0.63       1.48 r
  U1895/Y (OAI22X4M)                                      0.41       1.88 f
  U2329/Y (CLKINVX1M)                                     0.42       2.30 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[1]/D (DFFRQX1M)     0.00       2.30 r
  data arrival time                                                  2.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.23      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       0.92       0.92 f
  U1786/Y (AO22XLM)                                       0.65       1.58 f
  U1820/Y (CLKINVX2M)                                     0.85       2.43 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/D (DFFRQX4M)       0.00       2.43 r
  data arrival time                                                  2.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        2.62


  Startpoint: U_Pulse_GEN/PULSE_SIG_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Pulse_GEN/PULSE_SIG_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U_Pulse_GEN/PULSE_SIG_reg/Q (DFFRQX1M)                  0.84       0.84 f
  U2300/Y (NOR3BX4M)                                      0.34       1.18 f
  U1818/Y (OAI21X2M)                                      0.91       2.09 r
  U2328/Y (CLKINVX2M)                                     0.78       2.87 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]/D (DFFRQX1M)       0.00       2.87 f
  data arrival time                                                  2.87

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        2.89


  Startpoint: U_FIFO/DF_SYNC_W/register_reg[4][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg[4][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg[4][0]/CK (DFFRQX2M)       0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg[4][0]/Q (DFFRQX2M)        0.59       0.59 f
  U_FIFO/DF_SYNC_W/register_reg[4][1]/D (DFFRQX1M)        0.00       0.59 f
  data arrival time                                                  0.59

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg[4][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_FIFO/DF_SYNC_W/register_reg[0][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg[0][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg[0][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg[0][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_W/register_reg[0][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg[0][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_W/register_reg[1][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg[1][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg[1][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg[1][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_W/register_reg[1][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg[1][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_W/register_reg[2][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg[2][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg[2][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg[2][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_W/register_reg[2][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg[2][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_FIFO/DF_SYNC_W/register_reg[3][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg[3][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg[3][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg[3][0]/Q (DFFRQX1M)        0.68       0.68 f
  U_FIFO/DF_SYNC_W/register_reg[3][1]/D (DFFRQX1M)        0.00       0.68 f
  data arrival time                                                  0.68

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg[3][1]/CK (DFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_Data_Sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_Data_Sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/sync_reg_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  U_Data_Sync/sync_reg_reg[0]/Q (DFFRQX1M)                0.68       0.68 f
  U_Data_Sync/sync_reg_reg[1]/D (DFFRQX1M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/sync_reg_reg[1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_RST_Sync_1/register_reg[0]/CK
              (internal path startpoint clocked by i_REF_CLK)
  Endpoint: U_RST_Sync_1/register_reg[1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_RST_Sync_1/register_reg[0]/CK (DFFRQX1M)              0.00       0.00 r
  U_RST_Sync_1/register_reg[0]/Q (DFFRQX1M)               0.68       0.68 f
  U_RST_Sync_1/register_reg[1]/D (DFFRQX4M)               0.00       0.68 f
  data arrival time                                                  0.68

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_RST_Sync_1/register_reg[1]/CK (DFFRQX4M)              0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_Data_Sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_Data_Sync/enable_FF_reg
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/sync_reg_reg[1]/CK (DFFRQX1M)               0.00       0.00 r
  U_Data_Sync/sync_reg_reg[1]/Q (DFFRQX1M)                0.84       0.84 f
  U_Data_Sync/enable_FF_reg/D (DFFRQX1M)                  0.00       0.84 f
  data arrival time                                                  0.84

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/enable_FF_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U_REG_File/Memory_reg[3][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[3][4]/CK (DFFRQX4M)               0.00       0.00 r
  U_REG_File/Memory_reg[3][4]/Q (DFFRQX4M)                0.78       0.78 f
  U2740/Y (AOI2BB2X2M)                                    0.38       1.16 f
  U_REG_File/Memory_reg[3][4]/D (DFFRQX4M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[3][4]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U_REG_File/Memory_reg[3][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[3][0]/CK (DFFRQX2M)               0.00       0.00 r
  U_REG_File/Memory_reg[3][0]/Q (DFFRQX2M)                0.77       0.77 f
  U2739/Y (AOI2BB2X2M)                                    0.40       1.16 f
  U_REG_File/Memory_reg[3][0]/D (DFFRQX2M)                0.00       1.16 f
  data arrival time                                                  1.16

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[3][0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: U_REG_File/Memory_reg[2][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[2][4]/CK (DFFRQX4M)               0.00       0.00 r
  U_REG_File/Memory_reg[2][4]/Q (DFFRQX4M)                0.79       0.79 f
  U2585/Y (AOI2BB2X2M)                                    0.39       1.18 f
  U_REG_File/Memory_reg[2][4]/D (DFFRQX4M)                0.00       1.18 f
  data arrival time                                                  1.18

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[2][4]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: U_REG_File/Memory_reg[3][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[3][7]/CK (DFFRQX4M)               0.00       0.00 r
  U_REG_File/Memory_reg[3][7]/Q (DFFRQX4M)                0.81       0.81 f
  U2742/Y (AOI2BB2X2M)                                    0.39       1.20 f
  U_REG_File/Memory_reg[3][7]/D (DFFRQX4M)                0.00       1.20 f
  data arrival time                                                  1.20

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[3][7]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: U_REG_File/Memory_reg[3][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[3][3]/CK (DFFRQX4M)               0.00       0.00 r
  U_REG_File/Memory_reg[3][3]/Q (DFFRQX4M)                0.82       0.82 f
  U2741/Y (AOI2BB2X2M)                                    0.40       1.22 f
  U_REG_File/Memory_reg[3][3]/D (DFFRQX4M)                0.00       1.22 f
  data arrival time                                                  1.22

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[3][3]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: U_REG_File/Memory_reg[2][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[2][2]/CK (DFFRQX4M)               0.00       0.00 r
  U_REG_File/Memory_reg[2][2]/Q (DFFRQX4M)                0.83       0.83 f
  U2586/Y (AOI2BB2X2M)                                    0.40       1.23 f
  U_REG_File/Memory_reg[2][2]/D (DFFRQX4M)                0.00       1.23 f
  data arrival time                                                  1.23

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[2][2]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_REG_File/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[1][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][6]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][6]/Q (DFFRHQX4M)               0.39       0.39 f
  U1328/Y (INVX6M)                                        0.33       0.72 r
  U2307/Y (MXI2X1M)                                       0.40       1.12 f
  U_REG_File/Memory_reg[1][6]/D (DFFRHQX4M)               0.00       1.12 f
  data arrival time                                                  1.12

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[1][6]/CK (DFFRHQX4M)              0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: U_REG_File/Memory_reg[9][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][7]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][7]/Q (DFFRQX1M)                0.84       0.84 f
  U2672/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][7]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][5]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][5]/Q (DFFRQX1M)                0.84       0.84 f
  U2663/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][5]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][4]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][4]/Q (DFFRQX1M)                0.84       0.84 f
  U2670/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][4]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][3]/Q (DFFRQX1M)                0.84       0.84 f
  U2669/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][3]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][2]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][2]/Q (DFFRQX1M)                0.84       0.84 f
  U2677/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][2]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][1]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][1]/Q (DFFRQX1M)                0.84       0.84 f
  U2664/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][1]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][6]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][6]/Q (DFFRQX1M)                0.84       0.84 f
  U2665/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][6]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][7]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][7]/Q (DFFRQX1M)               0.84       0.84 f
  U2671/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][7]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][6]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][6]/Q (DFFRQX1M)               0.84       0.84 f
  U2673/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][6]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][5]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][5]/Q (DFFRQX1M)               0.84       0.84 f
  U2675/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][5]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][4]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][4]/Q (DFFRQX1M)               0.84       0.84 f
  U2676/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][4]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][3]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][3]/Q (DFFRQX1M)               0.84       0.84 f
  U2678/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][3]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][2]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][2]/Q (DFFRQX1M)               0.84       0.84 f
  U2668/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][2]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][1]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][1]/Q (DFFRQX1M)               0.84       0.84 f
  U2674/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][1]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][7]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][7]/Q (DFFRQX1M)                0.84       0.84 f
  U2736/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][7]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][6]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][6]/Q (DFFRQX1M)                0.84       0.84 f
  U2733/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][6]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][5]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][5]/Q (DFFRQX1M)                0.84       0.84 f
  U2735/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][5]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][4]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][4]/Q (DFFRQX1M)                0.84       0.84 f
  U2734/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][4]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][3]/Q (DFFRQX1M)                0.84       0.84 f
  U2737/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][3]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][2]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][2]/Q (DFFRQX1M)                0.84       0.84 f
  U2731/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][2]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][1]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][1]/Q (DFFRQX1M)                0.84       0.84 f
  U2738/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][1]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][7]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][7]/Q (DFFRQX1M)               0.84       0.84 f
  U2693/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][7]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][6]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][6]/Q (DFFRQX1M)               0.84       0.84 f
  U2699/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][6]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][5]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][5]/Q (DFFRQX1M)               0.84       0.84 f
  U2695/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][5]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][4]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][4]/Q (DFFRQX1M)               0.84       0.84 f
  U2696/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][4]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][3]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][3]/Q (DFFRQX1M)               0.84       0.84 f
  U2692/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][3]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][2]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][2]/Q (DFFRQX1M)               0.84       0.84 f
  U2697/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][2]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][1]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][1]/Q (DFFRQX1M)               0.84       0.84 f
  U2694/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][1]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][7]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][7]/Q (DFFRQX1M)                0.84       0.84 f
  U2726/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][7]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][6]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][6]/Q (DFFRQX1M)                0.84       0.84 f
  U2725/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][6]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][5]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][5]/Q (DFFRQX1M)                0.84       0.84 f
  U2727/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][5]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][4]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][4]/Q (DFFRQX1M)                0.84       0.84 f
  U2723/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][4]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][3]/Q (DFFRQX1M)                0.84       0.84 f
  U2721/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][3]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][2]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][2]/Q (DFFRQX1M)                0.84       0.84 f
  U2724/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][2]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][1]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][1]/Q (DFFRQX1M)                0.84       0.84 f
  U2722/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][1]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][7]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][7]/Q (DFFRQX1M)               0.84       0.84 f
  U2682/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][7]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][7]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][6]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][6]/Q (DFFRQX1M)               0.84       0.84 f
  U2683/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][6]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][6]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][5]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][5]/Q (DFFRQX1M)               0.84       0.84 f
  U2687/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][5]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][5]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][4]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][4]/Q (DFFRQX1M)               0.84       0.84 f
  U2688/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][4]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][4]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][3]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][3]/Q (DFFRQX1M)               0.84       0.84 f
  U2689/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][3]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][3]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][2]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][2]/Q (DFFRQX1M)               0.84       0.84 f
  U2690/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][2]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][2]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][1]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][1]/Q (DFFRQX1M)               0.84       0.84 f
  U2691/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][1]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][1]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[5][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[5][0]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[5][0]/Q (DFFRQX1M)                0.84       0.84 f
  U2732/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[5][0]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[5][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[7][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[7][0]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[7][0]/Q (DFFRQX1M)                0.84       0.84 f
  U2728/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[7][0]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[7][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[9][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[9][0]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[9][0]/Q (DFFRQX1M)                0.84       0.84 f
  U2700/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[9][0]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[9][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[11][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[11][0]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[11][0]/Q (DFFRQX1M)               0.84       0.84 f
  U2698/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[11][0]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[11][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[13][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[13][0]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[13][0]/Q (DFFRQX1M)               0.84       0.84 f
  U2686/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[13][0]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[13][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[15][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[15][0]/CK (DFFRQX1M)              0.00       0.00 r
  U_REG_File/Memory_reg[15][0]/Q (DFFRQX1M)               0.84       0.84 f
  U2681/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[15][0]/D (DFFRQX1M)               0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[15][0]/CK (DFFRQX1M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][0]/Q (DFFRQX1M)     0.84       0.84 f
  U2270/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][0]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][1]/Q (DFFRQX1M)     0.84       0.84 f
  U2272/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][1]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][2]/Q (DFFRQX1M)     0.84       0.84 f
  U2274/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][2]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][3]/Q (DFFRQX1M)     0.84       0.84 f
  U2265/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][3]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][4]/Q (DFFRQX1M)     0.84       0.84 f
  U2277/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][4]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][5]/Q (DFFRQX1M)     0.84       0.84 f
  U2262/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][5]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][6]/Q (DFFRQX1M)     0.84       0.84 f
  U2259/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][6]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][7]/Q (DFFRQX1M)     0.84       0.84 f
  U2268/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][7]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[4][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][0]/Q (DFFRQX1M)     0.84       0.84 f
  U2660/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][0]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][1]/Q (DFFRQX1M)     0.84       0.84 f
  U2653/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][1]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][2]/Q (DFFRQX1M)     0.84       0.84 f
  U2658/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][2]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][3]/Q (DFFRQX1M)     0.84       0.84 f
  U2655/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][3]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][4]/Q (DFFRQX1M)     0.84       0.84 f
  U2654/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][4]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][5]/Q (DFFRQX1M)     0.84       0.84 f
  U2659/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][5]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][6]/Q (DFFRQX1M)     0.84       0.84 f
  U2657/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][6]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[0][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][7]/Q (DFFRQX1M)     0.84       0.84 f
  U2656/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][7]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[0][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][0]/Q (DFFRQX1M)     0.84       0.84 f
  U2542/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][0]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][0]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][1]/Q (DFFRQX1M)     0.84       0.84 f
  U2547/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][1]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][1]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][2]/Q (DFFRQX1M)     0.84       0.84 f
  U2549/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][2]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][2]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][3]/Q (DFFRQX1M)     0.84       0.84 f
  U2544/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][3]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][3]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][4]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][4]/Q (DFFRQX1M)     0.84       0.84 f
  U2543/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][4]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][4]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][5]/Q (DFFRQX1M)     0.84       0.84 f
  U2548/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][5]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][5]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][6]/Q (DFFRQX1M)     0.84       0.84 f
  U2545/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][6]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][6]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg[1][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][7]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][7]/Q (DFFRQX1M)     0.84       0.84 f
  U2546/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][7]/D (DFFRQX1M)     0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg[1][7]/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][7]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][7]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][7]/Q (DFFRQX1M)                0.84       0.84 f
  U2577/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][7]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][7]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][6]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][6]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][6]/Q (DFFRQX1M)                0.84       0.84 f
  U2575/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][6]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][6]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][5]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][5]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][5]/Q (DFFRQX1M)                0.84       0.84 f
  U2576/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][5]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][5]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][4]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][4]/Q (DFFRQX1M)                0.84       0.84 f
  U2580/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][4]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][3]/Q (DFFRQX1M)                0.84       0.84 f
  U2582/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][3]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][2]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][2]/Q (DFFRQX1M)                0.84       0.84 f
  U2581/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][2]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][1]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][1]/Q (DFFRQX1M)                0.84       0.84 f
  U2578/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][1]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[6][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[6][4]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[6][4]/Q (DFFRQX1M)                0.84       0.84 f
  U2565/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[6][4]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[6][4]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[6][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[6][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[6][3]/Q (DFFRQX1M)                0.84       0.84 f
  U2571/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[6][3]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[6][3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[6][2]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[6][2]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[6][2]/Q (DFFRQX1M)                0.84       0.84 f
  U2566/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[6][2]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[6][2]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[6][1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[6][1]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[6][1]/Q (DFFRQX1M)                0.84       0.84 f
  U2569/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[6][1]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[6][1]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[4][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[4][0]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[4][0]/Q (DFFRQX1M)                0.84       0.84 f
  U2579/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[4][0]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[4][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_REG_File/Memory_reg[6][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[6][0]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[6][0]/Q (DFFRQX1M)                0.84       0.84 f
  U2564/Y (AOI2BB2X2M)                                    0.42       1.26 f
  U_REG_File/Memory_reg[6][0]/D (DFFRQX1M)                0.00       1.26 f
  data arrival time                                                  1.26

  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg[6][0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: U_RST_Sync_2/register_reg[0]/CK
              (internal path startpoint clocked by i_UART_CLK)
  Endpoint: U_RST_Sync_2/register_reg[1]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_RST_Sync_2/register_reg[0]/CK (DFFRQX1M)              0.00       0.00 r
  U_RST_Sync_2/register_reg[0]/Q (DFFRQX1M)               0.68       0.68 f
  U_RST_Sync_2/register_reg[1]/D (DFFSRHQX8M)             0.00       0.68 f
  data arrival time                                                  0.68

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_RST_Sync_2/register_reg[1]/CK (DFFSRHQX8M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_CLK_DIV_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[5]/CK (DFFRQX4M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[5]/Q (DFFRQX4M)                 0.81       0.81 r
  U_CLK_DIV_1/U20/Y (OAI32X2M)                            0.31       1.13 f
  U_CLK_DIV_1/counter_reg[5]/D (DFFRQX4M)                 0.00       1.13 f
  data arrival time                                                  1.13

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[5]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: U_CLK_DIV_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[7]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U11/Y (OAI32X2M)                            0.33       1.22 f
  U_CLK_DIV_1/counter_reg[7]/D (DFFRQX2M)                 0.00       1.22 f
  data arrival time                                                  1.22

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_CLK_DIV_2/counter_reg[5]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[5]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[5]/CK (DFFRQX4M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[5]/Q (DFFRQX4M)                 0.91       0.91 r
  U_CLK_DIV_2/U34/Y (OAI32X2M)                            0.34       1.25 f
  U_CLK_DIV_2/counter_reg[5]/D (DFFRQX4M)                 0.00       1.25 f
  data arrival time                                                  1.25

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[5]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U_CLK_DIV_2/counter_reg[7]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[7]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[7]/Q (DFFRQX2M)                 0.91       0.91 r
  U_CLK_DIV_2/U29/Y (OAI32X2M)                            0.34       1.24 f
  U_CLK_DIV_2/counter_reg[7]/D (DFFRQX2M)                 0.00       1.24 f
  data arrival time                                                  1.24

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U_CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[1]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[0]/CK (DFFSX4M)                 0.00       0.00 r
  U_CLK_DIV_2/counter_reg[0]/QN (DFFSX4M)                 0.91       0.91 r
  U_CLK_DIV_2/U14/Y (OAI32X2M)                            0.37       1.28 f
  U_CLK_DIV_2/counter_reg[1]/D (DFFRQX2M)                 0.00       1.28 f
  data arrival time                                                  1.28

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: U_CLK_DIV_2/o_div_clk_C_reg
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/o_div_clk_C_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/o_div_clk_C_reg/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_2/o_div_clk_C_reg/Q (DFFRQX2M)                0.76       0.76 f
  U_CLK_DIV_2/U12/Y (AOI2BB2X1M)                          0.52       1.28 f
  U_CLK_DIV_2/o_div_clk_C_reg/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/o_div_clk_C_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U_CLK_DIV_1/o_div_clk_C_reg
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/o_div_clk_C_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/o_div_clk_C_reg/CK (DFFRQX2M)               0.00       0.00 r
  U_CLK_DIV_1/o_div_clk_C_reg/Q (DFFRQX2M)                0.77       0.77 f
  U_CLK_DIV_1/U13/Y (AOI2BB2X1M)                          0.52       1.28 f
  U_CLK_DIV_1/o_div_clk_C_reg/D (DFFRQX2M)                0.00       1.28 f
  data arrival time                                                  1.28

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/o_div_clk_C_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U_CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[0]/CK (DFFSX4M)                 0.00       0.00 r
  U_CLK_DIV_1/counter_reg[0]/QN (DFFSX4M)                 0.86       0.86 r
  U_CLK_DIV_1/U56/Y (OAI22X1M)                            0.47       1.33 f
  U_CLK_DIV_1/counter_reg[1]/D (DFFRQX4M)                 0.00       1.33 f
  data arrival time                                                  1.33

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U_CLK_DIV_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[4]/Q (DFFRQX2M)                 1.06       1.06 r
  U_CLK_DIV_1/U14/Y (OAI31X2M)                            0.37       1.43 f
  U_CLK_DIV_1/counter_reg[4]/D (DFFRQX2M)                 0.00       1.43 f
  data arrival time                                                  1.43

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U_CLK_DIV_2/counter_reg[6]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[6]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[6]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_2/U4/Y (AOI22X1M)                             0.51       1.39 f
  U_CLK_DIV_2/counter_reg[6]/D (DFFRQX2M)                 0.00       1.39 f
  data arrival time                                                  1.39

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U_CLK_DIV_2/counter_reg[2]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[2]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[2]/Q (DFFRQX2M)                 1.07       1.07 r
  U_CLK_DIV_2/U28/Y (OAI32X2M)                            0.37       1.44 f
  U_CLK_DIV_2/counter_reg[2]/D (DFFRQX2M)                 0.00       1.44 f
  data arrival time                                                  1.44

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U_CLK_DIV_1/flag_reg
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/flag_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_UART_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_CLK_DIV_1/flag_reg/CK (DFFRQX2M)       0.00       0.00 r
  U_CLK_DIV_1/flag_reg/Q (DFFRQX2M)        1.07       1.07 r
  U_CLK_DIV_1/U16/Y (OAI31X2M)             0.39       1.46 f
  U_CLK_DIV_1/flag_reg/D (DFFRQX2M)        0.00       1.46 f
  data arrival time                                   1.46

  clock i_UART_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_CLK_DIV_1/flag_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                         1.40


  Startpoint: U_CLK_DIV_2/flag_reg
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/flag_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_UART_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_CLK_DIV_2/flag_reg/CK (DFFRQX2M)       0.00       0.00 r
  U_CLK_DIV_2/flag_reg/Q (DFFRQX2M)        1.07       1.07 r
  U_CLK_DIV_2/U10/Y (OAI31X2M)             0.39       1.47 f
  U_CLK_DIV_2/flag_reg/D (DFFRQX2M)        0.00       1.47 f
  data arrival time                                   1.47

  clock i_UART_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_CLK_DIV_2/flag_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                       -0.04       0.06
  data required time                                  0.06
  -----------------------------------------------------------
  data required time                                  0.06
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (MET)                                         1.41


  Startpoint: U_CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[0]/CK (DFFSX4M)                 0.00       0.00 r
  U_CLK_DIV_1/counter_reg[0]/QN (DFFSX4M)                 0.86       0.86 r
  U_CLK_DIV_1/U52/Y (OAI211X1M)                           0.61       1.47 f
  U_CLK_DIV_1/counter_reg[0]/D (DFFSX4M)                  0.00       1.47 f
  data arrival time                                                  1.47

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[0]/CK (DFFSX4M)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: U_CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[0]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[0]/CK (DFFSX4M)                 0.00       0.00 r
  U_CLK_DIV_2/counter_reg[0]/QN (DFFSX4M)                 0.69       0.69 f
  U_CLK_DIV_2/U77/Y (OAI211X1M)                           0.78       1.47 r
  U_CLK_DIV_2/counter_reg[0]/D (DFFSX4M)                  0.00       1.47 r
  data arrival time                                                  1.47

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[0]/CK (DFFSX4M)                 0.00       0.10 r
  library hold time                                      -0.14      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U5/Y (AOI32X1M)                             0.64       1.52 f
  U_CLK_DIV_1/counter_reg[3]/D (DFFRQX2M)                 0.00       1.52 f
  data arrival time                                                  1.52

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: U_CLK_DIV_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[2]/Q (DFFRQX2M)                 0.89       0.89 r
  U_CLK_DIV_1/U6/Y (AOI32X1M)                             0.64       1.53 f
  U_CLK_DIV_1/counter_reg[2]/D (DFFRQX2M)                 0.00       1.53 f
  data arrival time                                                  1.53

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: U_CLK_DIV_2/counter_reg[4]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[4]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[4]/Q (DFFRQX2M)                 0.86       0.86 f
  U_CLK_DIV_2/U6/Y (AOI32X1M)                             0.66       1.52 r
  U_CLK_DIV_2/counter_reg[4]/D (DFFRQX2M)                 0.00       1.52 r
  data arrival time                                                  1.52

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: U_CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[3]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[0]/CK (DFFSX4M)                 0.00       0.00 r
  U_CLK_DIV_2/counter_reg[0]/Q (DFFSX4M)                  0.61       0.61 f
  U_CLK_DIV_2/U66/Y (NAND3X2M)                            0.64       1.26 r
  U_CLK_DIV_2/U80/Y (OAI22X1M)                            0.46       1.72 f
  U_CLK_DIV_2/counter_reg[3]/D (DFFRQX2M)                 0.00       1.72 f
  data arrival time                                                  1.72

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


  Startpoint: U_CLK_DIV_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[5]/CK (DFFRQX4M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[5]/Q (DFFRQX4M)                 0.77       0.77 f
  U_CLK_DIV_1/U44/Y (NAND2X1M)                            0.65       1.41 r
  U_CLK_DIV_1/U50/Y (AOI21X1M)                            0.49       1.91 f
  U_CLK_DIV_1/counter_reg[6]/D (DFFRQX2M)                 0.00       1.91 f
  data arrival time                                                  1.91

  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_1/counter_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


1
