0.7
2020.2
May 22 2024
19:03:11
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.sim/sim_1/synth/func/xsim/tb_func_synth.v,1732190018,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v,,glbl,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v,1732190094,verilog,,,,tb,,,,,,,,
C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sources_1/new/top.v,1729321736,verilog,,C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v,,top,,,,,,,,
