Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project --output-directory=C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc --report-file=bsf:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\final_project_soc.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc.qsys
Progress: Loading final_project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 14.0]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 14.0]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 14.0]
Progress: Parameterizing module sdram_pll
Progress: Adding switches [altera_avalon_pio 14.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding to_hw_port [altera_avalon_pio 14.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 14.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_port [altera_avalon_pio 14.0]
Progress: Parameterizing module to_sw_port
Progress: Adding to_sw_sig [altera_avalon_pio 14.0]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: final_project_soc.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project_soc.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: final_project_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project --output-directory=C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\final_project_soc.html --report-file=sopcinfo:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc.sopcinfo --report-file=cmp:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\final_project_soc.cmp --report-file=qip:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\synthesis\final_project_soc.qip --report-file=svd:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\synthesis\final_project_soc.svd --report-file=regmap:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\synthesis\final_project_soc.regmap --report-file=xml:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\final_project_soc.xml --report-file=debuginfo:C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc\synthesis\final_project_soc.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\Users\ejchou2\workspace\final_project_hwencrypt_430\final_project_hwencrypt_430\final_project_hwencrypt_429v2\final_project\final_project_soc.qsys --language=VERILOG
Progress: Loading final_project/final_project_soc.qsys
Progress: Reading input file
Progress: Adding buttons [altera_avalon_pio 14.0]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 14.0]
Progress: Parameterizing module led
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 14.0]
Progress: Parameterizing module sdram
Progress: Adding sdram_pll [altpll 14.0]
Progress: Parameterizing module sdram_pll
Progress: Adding switches [altera_avalon_pio 14.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding to_hw_port [altera_avalon_pio 14.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 14.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_port [altera_avalon_pio 14.0]
Progress: Parameterizing module to_sw_port
Progress: Adding to_sw_sig [altera_avalon_pio 14.0]
Progress: Parameterizing module to_sw_sig
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: final_project_soc.nios2_qsys_0: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: final_project_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: final_project_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: final_project_soc.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: final_project_soc.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: final_project_soc.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: final_project_soc.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info: final_project_soc: Generating final_project_soc "final_project_soc" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4
Info: jtag_uart_0: Starting RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_soc_jtag_uart_0 --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0001_jtag_uart_0_gen//final_project_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'final_project_soc_jtag_uart_0'
Info: jtag_uart_0: "final_project_soc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led: Starting RTL generation for module 'final_project_soc_led'
Info: led:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_led --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0002_led_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0002_led_gen//final_project_soc_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'final_project_soc_led'
Info: led: "final_project_soc" instantiated altera_avalon_pio "led"
Info: nios2_qsys_0: Starting RTL generation for module 'final_project_soc_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=final_project_soc_nios2_qsys_0 --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0003_nios2_qsys_0_gen//final_project_soc_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.04.30 21:39:53 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.04.30 21:39:53 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.04.30 21:39:54 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: nios2_qsys_0: # 2015.04.30 21:39:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.04.30 21:39:54 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.04.30 21:39:54 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2015.04.30 21:39:54 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.04.30 21:39:54 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.04.30 21:39:56 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.04.30 21:39:56 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2015.04.30 21:39:57 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'final_project_soc_nios2_qsys_0'
Info: nios2_qsys_0: "final_project_soc" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_project_soc_onchip_memory2_0 --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0004_onchip_memory2_0_gen//final_project_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'final_project_soc_onchip_memory2_0'
Info: onchip_memory2_0: "final_project_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'final_project_soc_sdram'
Info: sdram:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_soc_sdram --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0005_sdram_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0005_sdram_gen//final_project_soc_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'final_project_soc_sdram'
Info: sdram: "final_project_soc" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_pll: "final_project_soc" instantiated altpll "sdram_pll"
Info: sysid_qsys_0: "final_project_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: to_hw_port: Starting RTL generation for module 'final_project_soc_to_hw_port'
Info: to_hw_port:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_to_hw_port --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0009_to_hw_port_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0009_to_hw_port_gen//final_project_soc_to_hw_port_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_port: Done RTL generation for module 'final_project_soc_to_hw_port'
Info: to_hw_port: "final_project_soc" instantiated altera_avalon_pio "to_hw_port"
Info: to_hw_sig: Starting RTL generation for module 'final_project_soc_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_to_hw_sig --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0010_to_hw_sig_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0010_to_hw_sig_gen//final_project_soc_to_hw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_sig: Done RTL generation for module 'final_project_soc_to_hw_sig'
Info: to_hw_sig: "final_project_soc" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_port: Starting RTL generation for module 'final_project_soc_to_sw_port'
Info: to_sw_port:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_to_sw_port --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0011_to_sw_port_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0011_to_sw_port_gen//final_project_soc_to_sw_port_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_port: Done RTL generation for module 'final_project_soc_to_sw_port'
Info: to_sw_port: "final_project_soc" instantiated altera_avalon_pio "to_sw_port"
Info: to_sw_sig: Starting RTL generation for module 'final_project_soc_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_soc_to_sw_sig --dir=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0012_to_sw_sig_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/ejchou2/AppData/Local/Temp/alt6556_6099456978458778181.dir/0012_to_sw_sig_gen//final_project_soc_to_sw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_sig: Done RTL generation for module 'final_project_soc_to_sw_sig'
Info: to_sw_sig: "final_project_soc" instantiated altera_avalon_pio "to_sw_sig"
Info: mm_interconnect_0: "final_project_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "final_project_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "final_project_soc" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/ejchou2/workspace/final_project_hwencrypt_430/final_project_hwencrypt_430/final_project_hwencrypt_429v2/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ejchou2/workspace/final_project_hwencrypt_430/final_project_hwencrypt_430/final_project_hwencrypt_429v2/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ejchou2/workspace/final_project_hwencrypt_430/final_project_hwencrypt_430/final_project_hwencrypt_429v2/final_project/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/ejchou2/workspace/final_project_hwencrypt_430/final_project_hwencrypt_430/final_project_hwencrypt_429v2/final_project/final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/ejchou2/workspace/final_project_hwencrypt_430/final_project_hwencrypt_430/final_project_hwencrypt_429v2/final_project/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/ejchou2/workspace/final_project_hwencrypt_430/final_project_hwencrypt_430/final_project_hwencrypt_429v2/final_project/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: final_project_soc: Done "final_project_soc" with 36 modules, 59 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
