EESchema-LIBRARY Version 2.3  14/07/2013-21:27:40
# Converted with eagle2kicad.ulp Version 1.1
# Device count = 22
#
# DEVSET Name: 1/8JACK/STEREO/2SWITCH
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_1_8JACK_STEREO_2SWITCH audioint 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: 1/8"JACK/STEREO/2SWITCH
DRAW
P 2 1 0 0 4800 -3200 6400 -3200 N
P 2 1 0 0 6400 -3200 6400 -6400 N
P 2 1 0 0 6400 -6400 -9600 -6400 N
P 2 1 0 0 2400 -800 1600 0 N
P 2 1 0 0 1600 0 -1600 -3200 N
P 2 1 0 0 -9600 0 -6400 0 N
P 2 1 0 0 -6400 0 -6400 -2400 N
P 2 1 0 0 -6400 -2400 -6880 -1120 N
P 2 1 0 0 -6880 -1120 -5920 -1120 N
P 2 1 0 0 -5920 -1120 -6400 -2400 N
P 2 1 0 0 -9600 3200 -6400 3200 N
P 2 1 0 0 -6400 3200 -6400 5600 N
P 2 1 0 0 -6400 5600 -6880 4160 N
P 2 1 0 0 -6880 4160 -5920 4160 N
P 2 1 0 0 -5920 4160 -6400 5600 N
P 2 1 0 0 -4800 6400 -1600 3200 N
P 2 1 0 0 -1600 3200 -800 4000 N
P 2 1 0 0 4800 -3200 4800 6400 N
P 2 1 0 0 6400 -3200 8000 -3200 N
P 2 1 0 0 4800 6400 8000 6400 N
P 2 1 0 0 -9600 6400 -4800 6400 N
P 2 1 0 0 -9600 -3200 -1600 -3200 N
P 2 1 0 0 8000 -3200 8000 6400 N
C -9600 -3200 160 1 1 0 N
C -9600 6400 160 1 1 0 N
X 1 P$1 -12800 -6400 100 R 40 40 1 1 P 
X 2 P$3 -12800 -3200 100 R 40 40 1 1 P 
X 3 P$2 -12800 0 100 R 40 40 1 1 P 
X 4 P$4 -12800 3200 100 R 40 40 1 1 P 
X 5 P$5 -12800 6400 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: 74AHC126
# Dev Prefix: 
# Gate count = 5
#
DEF audioint_74AHC126 audioint 0 1 N Y 5 L N
# Gate Name: G$1
# Symbol Name: 74126
DRAW
P 2 1 0 0 -6400 -6400 -6400 6400 N
P 2 1 0 0 0 6400 0 3200 N
P 2 1 0 0 6400 0 -6400 6400 N
P 2 1 0 0 6400 0 -6400 -6400 N
X I 2 -12800 0 200 R 40 40 1 1 I 
X O 3 12800 0 200 L 40 40 1 1 O 
X OE 1 0 12800 200 D 40 40 1 1 I 
# Gate Name: G$2
# Symbol Name: 74126
P 2 2 0 0 -6400 -6400 -6400 6400 N
P 2 2 0 0 0 6400 0 3200 N
P 2 2 0 0 6400 0 -6400 6400 N
P 2 2 0 0 6400 0 -6400 -6400 N
X I 5 -12800 0 200 R 40 40 2 1 I 
X O 6 12800 0 200 L 40 40 2 1 O 
X OE 4 0 12800 200 D 40 40 2 1 I 
# Gate Name: G$3
# Symbol Name: 74126
P 2 3 0 0 -6400 -6400 -6400 6400 N
P 2 3 0 0 0 6400 0 3200 N
P 2 3 0 0 6400 0 -6400 6400 N
P 2 3 0 0 6400 0 -6400 -6400 N
X I 9 -12800 0 200 R 40 40 3 1 I 
X O 8 12800 0 200 L 40 40 3 1 O 
X OE 10 0 12800 200 D 40 40 3 1 I 
# Gate Name: G$4
# Symbol Name: 74126
P 2 4 0 0 -6400 -6400 -6400 6400 N
P 2 4 0 0 0 6400 0 3200 N
P 2 4 0 0 6400 0 -6400 6400 N
P 2 4 0 0 6400 0 -6400 -6400 N
X I 12 -12800 0 200 R 40 40 4 1 I 
X O 11 12800 0 200 L 40 40 4 1 O 
X OE 13 0 12800 200 D 40 40 4 1 I 
# Gate Name: G$5
# Symbol Name: PWR-GND
X GND 7 0 -12800 300 U 40 40 5 1 W 
X VCC 14 0 12800 300 D 40 40 5 1 W 
ENDDRAW
ENDDEF
#
# DEVSET Name: CAPACITOR
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_CAPACITOR audioint 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CAPACITOR
DRAW
P 2 1 0 0 0 0 0 -640 N
P 2 1 0 0 0 -3200 0 -2560 N
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 P$1 0 3200 100 D 40 40 1 1 P 
X 2 P$2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CAPACITOR-POL
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_CAPACITOR-POL audioint 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CAPACITOR-POL
DRAW
P 2 1 0 0 -3200 0 3200 0 N
P 2 1 0 0 0 -1280 0 -3200 N
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CRYSTAL
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_CRYSTAL audioint 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CRYSTAL
DRAW
P 2 1 0 0 1280 0 3200 0 N
P 2 1 0 0 -3200 0 -1280 0 N
P 2 1 0 0 -480 1920 -480 -1920 N
P 2 1 0 0 -480 -1920 480 -1920 N
P 2 1 0 0 480 -1920 480 1920 N
P 2 1 0 0 480 1920 -480 1920 N
P 2 1 0 0 1280 2240 1280 -2240 N
P 2 1 0 0 -1280 2240 -1280 -2240 N
T 0 -2720 -1440 1088 0 1 0 1 N 0 L B
T 0 1920 -1440 1088 0 1 0 2 N 0 L B
X 1 + -3200 0 0 R 40 40 1 1 P 
X 2 - 3200 0 0 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JMP/2P/SIP
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_JMP_2P_SIP audioint 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: JMP/2P/SIP
DRAW
P 2 1 0 0 -8000 1600 -8000 -2400 N
P 2 1 0 0 -1600 -2400 -8000 -2400 N
P 2 1 0 0 -1600 -2400 -1600 1600 N
P 2 1 0 0 -8000 1600 -1600 1600 N
C -6400 0 800 1 1 0 N
C -3200 0 800 1 1 0 N
X 1 1 -6400 -3200 100 U 40 40 1 1 P 
X 2 2 -3200 -3200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JMP/3P/SIP
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_JMP_3P_SIP audioint 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: JMP/3P/SIP
DRAW
P 2 1 0 0 0 -3200 1600 -3200 N
P 2 1 0 0 0 0 1600 0 N
P 2 1 0 0 0 3200 1600 3200 N
P 2 1 0 0 3200 -3200 1600 -3200 N
P 2 1 0 0 3200 0 1600 0 N
P 2 1 0 0 3200 3200 1600 3200 N
P 2 1 0 0 0 4000 0 -4000 N
P 2 1 0 0 0 -4000 7200 -4000 N
P 2 1 0 0 7200 -4000 7200 4000 N
P 2 1 0 0 7200 4000 0 4000 N
X 1 1 -3200 3200 100 R 40 40 1 1 P 
X 2 2 -3200 0 100 R 40 40 1 1 P 
X 3 3 -3200 -3200 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JMP/6P/SIP
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_JMP_6P_SIP audioint 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: JMP/6P/SIP
DRAW
P 2 1 0 0 -3200 3200 -1600 3200 N
P 2 1 0 0 -3200 6400 -1600 6400 N
P 2 1 0 0 -3200 9600 -1600 9600 N
P 2 1 0 0 0 3200 -1600 3200 N
P 2 1 0 0 0 6400 -1600 6400 N
P 2 1 0 0 0 9600 -1600 9600 N
P 2 1 0 0 -3200 10400 -3200 3200 N
P 2 1 0 0 -3200 3200 -3200 2560 N
P 2 1 0 0 -3200 2560 -3200 2400 N
P 2 1 0 0 4000 2400 4000 10400 N
P 2 1 0 0 4000 10400 -3200 10400 N
P 2 1 0 0 -3200 -6400 -1600 -6400 N
P 2 1 0 0 -3200 -3200 -1600 -3200 N
P 2 1 0 0 -3200 0 -1600 0 N
P 2 1 0 0 0 -6400 -1600 -6400 N
P 2 1 0 0 0 -3200 -1600 -3200 N
P 2 1 0 0 0 0 -1600 0 N
P 2 1 0 0 -3200 2560 -3200 0 N
P 2 1 0 0 -3200 0 -3200 -7200 N
P 2 1 0 0 -3200 -7200 4000 -7200 N
P 2 1 0 0 4000 -7200 4000 2240 N
X 1 1 -6400 9600 100 R 40 40 1 1 P 
X 2 2 -6400 6400 100 R 40 40 1 1 P 
X 3 3 -6400 3200 100 R 40 40 1 1 P 
X 4 4 -6400 0 100 R 40 40 1 1 P 
X 5 5 -6400 -3200 100 R 40 40 1 1 P 
X 6 6 -6400 -6400 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: JMP/8P/SIP
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_JMP_8P_SIP audioint 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: JMP/8P/SIP
DRAW
P 2 1 0 0 -3200 6400 -1600 6400 N
P 2 1 0 0 -3200 9600 -1600 9600 N
P 2 1 0 0 -3200 12800 -1600 12800 N
P 2 1 0 0 0 6400 -1600 6400 N
P 2 1 0 0 0 9600 -1600 9600 N
P 2 1 0 0 0 12800 -1600 12800 N
P 2 1 0 0 -3200 13600 -3200 6400 N
P 2 1 0 0 -3200 6400 -3200 5760 N
P 2 1 0 0 -3200 5760 -3200 5600 N
P 2 1 0 0 4000 5600 4000 13600 N
P 2 1 0 0 4000 13600 -3200 13600 N
P 2 1 0 0 -3200 -3200 -1600 -3200 N
P 2 1 0 0 -3200 0 -1600 0 N
P 2 1 0 0 -3200 3200 -1600 3200 N
P 2 1 0 0 0 -3200 -1600 -3200 N
P 2 1 0 0 0 0 -1600 0 N
P 2 1 0 0 0 3200 -1600 3200 N
P 2 1 0 0 -3200 5760 -3200 3200 N
P 2 1 0 0 -3200 3200 -3200 -4000 N
P 2 1 0 0 4000 -4000 4000 5440 N
P 2 1 0 0 -3200 -9600 -1600 -9600 N
P 2 1 0 0 -3200 -6400 -1600 -6400 N
P 2 1 0 0 0 -9600 -1600 -9600 N
P 2 1 0 0 0 -6400 -1600 -6400 N
P 2 1 0 0 -3200 -3200 -3200 -10400 N
P 2 1 0 0 -3200 -10400 4000 -10400 N
P 2 1 0 0 4000 -10400 4000 -960 N
X 1 1 -6400 12800 100 R 40 40 1 1 P 
X 2 2 -6400 9600 100 R 40 40 1 1 P 
X 3 3 -6400 6400 100 R 40 40 1 1 P 
X 4 4 -6400 3200 100 R 40 40 1 1 P 
X 5 5 -6400 0 100 R 40 40 1 1 P 
X 6 6 -6400 -3200 100 R 40 40 1 1 P 
X 7 7 -6400 -6400 100 R 40 40 1 1 P 
X 8 8 -6400 -9600 100 R 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: POT
# Dev Prefix: 
# Gate count = 3
#
DEF audioint_POT audioint 0 1 N N 3 L N
# Gate Name: G$1
# Symbol Name: POT
DRAW
P 2 1 0 0 0 -6400 0 -5760 N
P 2 1 0 0 0 -5760 -1280 -4800 N
P 2 1 0 0 -1280 -4800 1600 -3200 N
P 2 1 0 0 1600 -3200 -1280 -1600 N
P 2 1 0 0 -1280 -1600 1600 0 N
P 2 1 0 0 1600 0 -1280 1600 N
P 2 1 0 0 -1280 1600 1600 3200 N
P 2 1 0 0 1600 3200 -1280 4800 N
P 2 1 0 0 -1280 4800 0 5760 N
P 2 1 0 0 0 5760 0 6400 N
P 2 1 0 0 1600 0 3200 1600 N
P 2 1 0 0 3200 -1600 1600 0 N
P 2 1 0 0 3200 1600 3200 -1600 N
P 2 1 0 0 2560 -5920 2560 -2720 N
P 2 1 0 0 2560 -2720 3360 -4320 N
P 2 1 0 0 3360 -4320 1760 -4320 N
P 2 1 0 0 1760 -4320 2560 -2720 N
T 0 960 -8640 1600 0 1 0 CW N 0 L B
X 1 P$1 0 -9600 100 U 40 40 1 1 P 
X 2 P$2 6400 0 100 L 40 40 1 1 P 
X 3 P$3 0 9600 100 D 40 40 1 1 P 
# Gate Name: G$2
# Symbol Name: MECHANICAL
P 2 2 0 0 -3200 0 3200 0 N
T 0 -1600 -3200 1600 0 2 0 MT N 0 L B
X MT P$4 0 3200 100 D 40 40 2 1 P 
# Gate Name: G$3
# Symbol Name: MECHANICAL
P 2 3 0 0 -3200 0 3200 0 N
T 0 -1600 -3200 1600 0 3 0 MT N 0 L B
X MT P$5 0 3200 100 D 40 40 3 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: RESISTOR
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_RESISTOR audioint 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: RESISTOR
DRAW
P 2 1 0 0 -3200 0 -2720 1280 N
P 2 1 0 0 -2720 1280 -1920 -1280 N
P 2 1 0 0 -1920 -1280 -1120 1280 N
P 2 1 0 0 -1120 1280 -320 -1280 N
P 2 1 0 0 -320 -1280 480 1280 N
P 2 1 0 0 480 1280 1280 -1280 N
P 2 1 0 0 1280 -1280 2080 1280 N
P 2 1 0 0 2080 1280 2880 -1280 N
P 2 1 0 0 2880 -1280 3200 0 N
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: WM8731
# Dev Prefix: 
# Gate count = 1
#
DEF audioint_WM8731 audioint 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: WM8731
DRAW
P 2 1 0 0 16000 -32000 -16000 -32000 N
P 2 1 0 0 -16000 -32000 -16000 28800 N
P 2 1 0 0 -16000 28800 16000 28800 N
P 2 1 0 0 16000 28800 16000 -32000 N
X ADCDAT P$6 22400 -25600 200 L 40 40 1 1 O 
X ADCLRC P$7 22400 -28800 200 L 40 40 1 1 B 
X AGND P$15 -22400 22400 200 R 40 40 1 1 W 
X AVDD P$14 -22400 25600 200 R 40 40 1 1 W 
X BCLK P$3 22400 -16000 200 L 40 40 1 1 B 
X CLKOUT P$2 22400 6400 200 L 40 40 1 1 O 
X CSB P$22 22400 -6400 200 L 40 40 1 1 I 
X DACDAT P$4 22400 -19200 200 L 40 40 1 1 I 
X DACLRC P$5 22400 -22400 200 L 40 40 1 1 B 
X DBVDD P$1 22400 25600 200 L 40 40 1 1 W 
X DCVDD P$27 22400 22400 200 L 40 40 1 1 W 
X DGND P$28 22400 19200 200 L 40 40 1 1 W 
X HPGND P$11 -22400 12800 200 R 40 40 1 1 W 
X HPVDD P$8 -22400 16000 200 R 40 40 1 1 W 
X LHPOUT P$9 -22400 -25600 200 R 40 40 1 1 O 
X LLINEIN P$20 -22400 -3200 200 R 40 40 1 1 I 
X LOUT P$12 -22400 0 200 R 40 40 1 1 O 
X MICBIAS P$17 -22400 -16000 200 R 40 40 1 1 O 
X MICIN P$18 -22400 -19200 200 R 40 40 1 1 I 
X MODE P$21 22400 -9600 200 L 40 40 1 1 I 
X RHPOUT P$10 -22400 -28800 200 R 40 40 1 1 O 
X RLINEIN P$19 -22400 -6400 200 R 40 40 1 1 I 
X ROUT P$13 -22400 -9600 200 R 40 40 1 1 O 
X SCLK P$24 22400 0 200 L 40 40 1 1 I 
X SDIN P$23 22400 -3200 200 L 40 40 1 1 B 
X VMID P$16 -22400 6400 200 R 40 40 1 1 O 
X XTI/MCLK P$25 22400 9600 200 L 40 40 1 1 I 
X XTO P$26 22400 12800 200 L 40 40 1 1 O 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: VCC
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_VCC P+ 0 1 N N 1 L N
# Gate Name: VCC
# Symbol Name: VCC
F0 "P+" 0 0 50 V V L B
F1 "VCC" -4320 -3200 50 V V L B
DRAW
P 2 1 0 0 1600 -2400 0 0 N
P 2 1 0 0 0 0 -1600 -2400 N
X VCC ~ 0 -3200 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: +5V
# Dev Prefix: V
# Gate count = 1
#
DEF V_+5V V 0 1 N N 1 L N
# Gate Name: +5V
# Symbol Name: +05V
F0 "V" 0 0 50 H V L B
F1 "+5V" -2400 4000 50 H V L B
DRAW
P 2 1 0 0 -800 1600 800 1600 N
P 2 1 0 0 0 800 0 2400 N
C 0 1600 1600 1 1 0 N
X +5V ~ 0 -3200 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: +5V/1
# Dev Prefix: V
# Gate count = 1
#
DEF V_+5V_1 V 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +05V/1
F0 "V" 0 0 50 H V L B
F1 "+5V_1" -4000 4000 50 H V L B
DRAW
P 2 1 0 0 -800 1600 800 1600 N
P 2 1 0 0 0 800 0 2400 N
C 0 1600 1600 1 1 0 N
X +5V/1 ~ 0 -3200 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: PE
# Dev Prefix: V
# Gate count = 1
#
DEF V_PE V 0 1 N N 1 L N
# Gate Name: PE
# Symbol Name: PE
F0 "V" 0 0 50 H V L B
F1 "PE" -5600 -5920 50 H V L B
DRAW
P 2 1 0 0 -1600 -960 1600 -960 N
P 2 1 0 0 -800 -1920 800 -1920 N
P 2 1 0 0 -2400 0 2400 0 N
X PE ~ 0 3200 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
#End Library
