
BalancingBeam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9c0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800db90  0800db90  0001db90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e09c  0800e09c  00020250  2**0
                  CONTENTS
  4 .ARM          00000008  0800e09c  0800e09c  0001e09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e0a4  0800e0a4  00020250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e0a4  0800e0a4  0001e0a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e0a8  0800e0a8  0001e0a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  0800e0ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000250  0800e2fc  00020250  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  0800e2fc  00020634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020145  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000431a  00000000  00000000  000403c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  000446e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001538  00000000  00000000  00045e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad06  00000000  00000000  00047340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001df7d  00000000  00000000  00072046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc6e2  00000000  00000000  0008ffc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cc  00000000  00000000  0018c6a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007434  00000000  00000000  0018c774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000250 	.word	0x20000250
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800db78 	.word	0x0800db78

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000254 	.word	0x20000254
 800020c:	0800db78 	.word	0x0800db78

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	463b      	mov	r3, r7
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800103e:	4b21      	ldr	r3, [pc, #132]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001040:	4a21      	ldr	r2, [pc, #132]	; (80010c8 <MX_ADC1_Init+0x9c>)
 8001042:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001044:	4b1f      	ldr	r3, [pc, #124]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001046:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800104a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800104c:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <MX_ADC1_Init+0x98>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001052:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001058:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <MX_ADC1_Init+0x98>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800105e:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001066:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106c:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <MX_ADC1_Init+0x98>)
 800106e:	4a17      	ldr	r2, [pc, #92]	; (80010cc <MX_ADC1_Init+0xa0>)
 8001070:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <MX_ADC1_Init+0x98>)
 800107a:	2201      	movs	r2, #1
 800107c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001088:	2201      	movs	r2, #1
 800108a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800108c:	480d      	ldr	r0, [pc, #52]	; (80010c4 <MX_ADC1_Init+0x98>)
 800108e:	f001 fe5b 	bl	8002d48 <HAL_ADC_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001098:	f001 f84e 	bl	8002138 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800109c:	2303      	movs	r3, #3
 800109e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a0:	2301      	movs	r3, #1
 80010a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80010a4:	2307      	movs	r3, #7
 80010a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a8:	463b      	mov	r3, r7
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	; (80010c4 <MX_ADC1_Init+0x98>)
 80010ae:	f002 f955 	bl	800335c <HAL_ADC_ConfigChannel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010b8:	f001 f83e 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200002a4 	.word	0x200002a4
 80010c8:	40012000 	.word	0x40012000
 80010cc:	0f000001 	.word	0x0f000001

080010d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
 80010e6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a31      	ldr	r2, [pc, #196]	; (80011b4 <HAL_ADC_MspInit+0xe4>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d15b      	bne.n	80011aa <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010f2:	4b31      	ldr	r3, [pc, #196]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	4a30      	ldr	r2, [pc, #192]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 80010f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010fc:	6453      	str	r3, [r2, #68]	; 0x44
 80010fe:	4b2e      	ldr	r3, [pc, #184]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 8001100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a2a      	ldr	r2, [pc, #168]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
 8001116:	4b28      	ldr	r3, [pc, #160]	; (80011b8 <HAL_ADC_MspInit+0xe8>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001122:	2308      	movs	r3, #8
 8001124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001126:	2303      	movs	r3, #3
 8001128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	4821      	ldr	r0, [pc, #132]	; (80011bc <HAL_ADC_MspInit+0xec>)
 8001136:	f002 fffb 	bl	8004130 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800113a:	4b21      	ldr	r3, [pc, #132]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800113c:	4a21      	ldr	r2, [pc, #132]	; (80011c4 <HAL_ADC_MspInit+0xf4>)
 800113e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001142:	2200      	movs	r2, #0
 8001144:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001146:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800114c:	4b1c      	ldr	r3, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800114e:	2200      	movs	r2, #0
 8001150:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001152:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001154:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001158:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800115a:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800115c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001160:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001164:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001168:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800116c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001170:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001172:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800117e:	4810      	ldr	r0, [pc, #64]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001180:	f002 fc4c 	bl	8003a1c <HAL_DMA_Init>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800118a:	f000 ffd5 	bl	8002138 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a0b      	ldr	r2, [pc, #44]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001192:	639a      	str	r2, [r3, #56]	; 0x38
 8001194:	4a0a      	ldr	r2, [pc, #40]	; (80011c0 <HAL_ADC_MspInit+0xf0>)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	2012      	movs	r0, #18
 80011a0:	f002 fc05 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80011a4:	2012      	movs	r0, #18
 80011a6:	f002 fc1e 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40012000 	.word	0x40012000
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40020000 	.word	0x40020000
 80011c0:	200002ec 	.word	0x200002ec
 80011c4:	40026410 	.word	0x40026410

080011c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <MX_DMA_Init+0x38>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <MX_DMA_Init+0x38>)
 80011d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_DMA_Init+0x38>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	2038      	movs	r0, #56	; 0x38
 80011ec:	f002 fbdf 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011f0:	2038      	movs	r0, #56	; 0x38
 80011f2:	f002 fbf8 	bl	80039e6 <HAL_NVIC_EnableIRQ>

}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40023800 	.word	0x40023800

08001204 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08e      	sub	sp, #56	; 0x38
 8001208:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800121a:	4bad      	ldr	r3, [pc, #692]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800121e:	4aac      	ldr	r2, [pc, #688]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001220:	f043 0310 	orr.w	r3, r3, #16
 8001224:	6313      	str	r3, [r2, #48]	; 0x30
 8001226:	4baa      	ldr	r3, [pc, #680]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	f003 0310 	and.w	r3, r3, #16
 800122e:	623b      	str	r3, [r7, #32]
 8001230:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001232:	4ba7      	ldr	r3, [pc, #668]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	4aa6      	ldr	r2, [pc, #664]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001238:	f043 0304 	orr.w	r3, r3, #4
 800123c:	6313      	str	r3, [r2, #48]	; 0x30
 800123e:	4ba4      	ldr	r3, [pc, #656]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	f003 0304 	and.w	r3, r3, #4
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800124a:	4ba1      	ldr	r3, [pc, #644]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	4aa0      	ldr	r2, [pc, #640]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001250:	f043 0320 	orr.w	r3, r3, #32
 8001254:	6313      	str	r3, [r2, #48]	; 0x30
 8001256:	4b9e      	ldr	r3, [pc, #632]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125a:	f003 0320 	and.w	r3, r3, #32
 800125e:	61bb      	str	r3, [r7, #24]
 8001260:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001262:	4b9b      	ldr	r3, [pc, #620]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001266:	4a9a      	ldr	r2, [pc, #616]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001268:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800126c:	6313      	str	r3, [r2, #48]	; 0x30
 800126e:	4b98      	ldr	r3, [pc, #608]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001276:	617b      	str	r3, [r7, #20]
 8001278:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	4b95      	ldr	r3, [pc, #596]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a94      	ldr	r2, [pc, #592]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b92      	ldr	r3, [pc, #584]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	4b8f      	ldr	r3, [pc, #572]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a8e      	ldr	r2, [pc, #568]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b8c      	ldr	r3, [pc, #560]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012aa:	4b89      	ldr	r3, [pc, #548]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	4a88      	ldr	r2, [pc, #544]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012b0:	f043 0308 	orr.w	r3, r3, #8
 80012b4:	6313      	str	r3, [r2, #48]	; 0x30
 80012b6:	4b86      	ldr	r3, [pc, #536]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	f003 0308 	and.w	r3, r3, #8
 80012be:	60bb      	str	r3, [r7, #8]
 80012c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012c2:	4b83      	ldr	r3, [pc, #524]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	4a82      	ldr	r2, [pc, #520]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012cc:	6313      	str	r3, [r2, #48]	; 0x30
 80012ce:	4b80      	ldr	r3, [pc, #512]	; (80014d0 <MX_GPIO_Init+0x2cc>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP280_CS2_Pin|BMP280_CS1_Pin|LCD_D7_Pin, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	2119      	movs	r1, #25
 80012de:	487d      	ldr	r0, [pc, #500]	; (80014d4 <MX_GPIO_Init+0x2d0>)
 80012e0:	f003 f8d2 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_E_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2128      	movs	r1, #40	; 0x28
 80012e8:	487b      	ldr	r0, [pc, #492]	; (80014d8 <MX_GPIO_Init+0x2d4>)
 80012ea:	f003 f8cd 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RED_LED_Pin|BLUE_LED_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 80012ee:	2200      	movs	r2, #0
 80012f0:	2189      	movs	r1, #137	; 0x89
 80012f2:	487a      	ldr	r0, [pc, #488]	; (80014dc <MX_GPIO_Init+0x2d8>)
 80012f4:	f003 f8c8 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	f244 0181 	movw	r1, #16513	; 0x4081
 80012fe:	4878      	ldr	r0, [pc, #480]	; (80014e0 <MX_GPIO_Init+0x2dc>)
 8001300:	f003 f8c2 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|GREEN_LED_Pin, GPIO_PIN_RESET);
 8001304:	2200      	movs	r2, #0
 8001306:	f44f 5162 	mov.w	r1, #14464	; 0x3880
 800130a:	4876      	ldr	r0, [pc, #472]	; (80014e4 <MX_GPIO_Init+0x2e0>)
 800130c:	f003 f8bc 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	2140      	movs	r1, #64	; 0x40
 8001314:	4874      	ldr	r0, [pc, #464]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 8001316:	f003 f8b7 	bl	8004488 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = BMP280_CS2_Pin|BMP280_CS1_Pin|LCD_D7_Pin;
 800131a:	2319      	movs	r3, #25
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131e:	2301      	movs	r3, #1
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800132a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800132e:	4619      	mov	r1, r3
 8001330:	4868      	ldr	r0, [pc, #416]	; (80014d4 <MX_GPIO_Init+0x2d0>)
 8001332:	f002 fefd 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800133c:	4b6b      	ldr	r3, [pc, #428]	; (80014ec <MX_GPIO_Init+0x2e8>)
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001348:	4619      	mov	r1, r3
 800134a:	4864      	ldr	r0, [pc, #400]	; (80014dc <MX_GPIO_Init+0x2d8>)
 800134c:	f002 fef0 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LCD_E_Pin|LCD_RS_Pin;
 8001350:	2328      	movs	r3, #40	; 0x28
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001354:	2301      	movs	r3, #1
 8001356:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001360:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001364:	4619      	mov	r1, r3
 8001366:	485c      	ldr	r0, [pc, #368]	; (80014d8 <MX_GPIO_Init+0x2d4>)
 8001368:	f002 fee2 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PC7 */
  GPIO_InitStruct.Pin = RED_LED_Pin|BLUE_LED_Pin|GPIO_PIN_7;
 800136c:	2389      	movs	r3, #137	; 0x89
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800137c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001380:	4619      	mov	r1, r3
 8001382:	4856      	ldr	r0, [pc, #344]	; (80014dc <MX_GPIO_Init+0x2d8>)
 8001384:	f002 fed4 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001388:	2332      	movs	r3, #50	; 0x32
 800138a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138c:	2302      	movs	r3, #2
 800138e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001394:	2303      	movs	r3, #3
 8001396:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001398:	230b      	movs	r3, #11
 800139a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800139c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a0:	4619      	mov	r1, r3
 80013a2:	484e      	ldr	r0, [pc, #312]	; (80014dc <MX_GPIO_Init+0x2d8>)
 80013a4:	f002 fec4 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013a8:	2386      	movs	r3, #134	; 0x86
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ac:	2302      	movs	r3, #2
 80013ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013b8:	230b      	movs	r3, #11
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c0:	4619      	mov	r1, r3
 80013c2:	484b      	ldr	r0, [pc, #300]	; (80014f0 <MX_GPIO_Init+0x2ec>)
 80013c4:	f002 feb4 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80013c8:	f244 0381 	movw	r3, #16513	; 0x4081
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ce:	2301      	movs	r3, #1
 80013d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d2:	2300      	movs	r3, #0
 80013d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d6:	2300      	movs	r3, #0
 80013d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013de:	4619      	mov	r1, r3
 80013e0:	483f      	ldr	r0, [pc, #252]	; (80014e0 <MX_GPIO_Init+0x2dc>)
 80013e2:	f002 fea5 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80013e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ec:	2302      	movs	r3, #2
 80013ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013f8:	230b      	movs	r3, #11
 80013fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80013fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001400:	4619      	mov	r1, r3
 8001402:	4837      	ldr	r0, [pc, #220]	; (80014e0 <MX_GPIO_Init+0x2dc>)
 8001404:	f002 fe94 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|GREEN_LED_Pin;
 8001408:	f44f 5362 	mov.w	r3, #14464	; 0x3880
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140e:	2301      	movs	r3, #1
 8001410:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001412:	2300      	movs	r3, #0
 8001414:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001416:	2300      	movs	r3, #0
 8001418:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800141a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141e:	4619      	mov	r1, r3
 8001420:	4830      	ldr	r0, [pc, #192]	; (80014e4 <MX_GPIO_Init+0x2e0>)
 8001422:	f002 fe85 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001426:	2340      	movs	r3, #64	; 0x40
 8001428:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142a:	2301      	movs	r3, #1
 800142c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142e:	2300      	movs	r3, #0
 8001430:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800143a:	4619      	mov	r1, r3
 800143c:	482a      	ldr	r0, [pc, #168]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 800143e:	f002 fe77 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001442:	2380      	movs	r3, #128	; 0x80
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001446:	2300      	movs	r3, #0
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800144e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001452:	4619      	mov	r1, r3
 8001454:	4824      	ldr	r0, [pc, #144]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 8001456:	f002 fe6b 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800145a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800145e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001460:	2302      	movs	r3, #2
 8001462:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001468:	2303      	movs	r3, #3
 800146a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800146c:	230a      	movs	r3, #10
 800146e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001474:	4619      	mov	r1, r3
 8001476:	481e      	ldr	r0, [pc, #120]	; (80014f0 <MX_GPIO_Init+0x2ec>)
 8001478:	f002 fe5a 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800147c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	2300      	movs	r3, #0
 8001484:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800148a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800148e:	4619      	mov	r1, r3
 8001490:	4817      	ldr	r0, [pc, #92]	; (80014f0 <MX_GPIO_Init+0x2ec>)
 8001492:	f002 fe4d 	bl	8004130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001496:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a4:	2303      	movs	r3, #3
 80014a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014a8:	230b      	movs	r3, #11
 80014aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014b0:	4619      	mov	r1, r3
 80014b2:	480d      	ldr	r0, [pc, #52]	; (80014e8 <MX_GPIO_Init+0x2e4>)
 80014b4:	f002 fe3c 	bl	8004130 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2100      	movs	r1, #0
 80014bc:	2028      	movs	r0, #40	; 0x28
 80014be:	f002 fa76 	bl	80039ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014c2:	2028      	movs	r0, #40	; 0x28
 80014c4:	f002 fa8f 	bl	80039e6 <HAL_NVIC_EnableIRQ>

}
 80014c8:	bf00      	nop
 80014ca:	3738      	adds	r7, #56	; 0x38
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40021000 	.word	0x40021000
 80014d8:	40021400 	.word	0x40021400
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40020c00 	.word	0x40020c00
 80014e8:	40021800 	.word	0x40021800
 80014ec:	10110000 	.word	0x10110000
 80014f0:	40020000 	.word	0x40020000

080014f4 <delay_us>:
 * @param[in] htim8 :  Input Capture timer handler
 * @return None
 */

void delay_us(uint16_t time, TIM_HandleTypeDef *htim8)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim8, 0);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2200      	movs	r2, #0
 8001506:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (htim8) < time);
 8001508:	bf00      	nop
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	429a      	cmp	r2, r3
 8001514:	d3f9      	bcc.n	800150a <delay_us+0x16>

}
 8001516:	bf00      	nop
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr
 8001524:	0000      	movs	r0, r0
	...

08001528 <HAL_TIM_IC_CaptureCallback>:
 * @return None
 */


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim8)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	if (htim8->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7f1b      	ldrb	r3, [r3, #28]
 8001534:	2b01      	cmp	r3, #1
 8001536:	f040 808f 	bne.w	8001658 <HAL_TIM_IC_CaptureCallback+0x130>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 800153a:	4b4b      	ldr	r3, [pc, #300]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d11a      	bne.n	8001578 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim8, TIM_CHANNEL_1); // read the first value
 8001542:	2100      	movs	r1, #0
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f006 f96f 	bl	8007828 <HAL_TIM_ReadCapturedValue>
 800154a:	4603      	mov	r3, r0
 800154c:	4a47      	ldr	r2, [pc, #284]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 800154e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001550:	4b45      	ldr	r3, [pc, #276]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001552:	2201      	movs	r2, #1
 8001554:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim8, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6a1a      	ldr	r2, [r3, #32]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f022 020a 	bic.w	r2, r2, #10
 8001564:	621a      	str	r2, [r3, #32]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6a1a      	ldr	r2, [r3, #32]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f042 0202 	orr.w	r2, r2, #2
 8001574:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim8, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(htim8, TIM_IT_CC1);
		}
	}
}
 8001576:	e06f      	b.n	8001658 <HAL_TIM_IC_CaptureCallback+0x130>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001578:	4b3b      	ldr	r3, [pc, #236]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d16b      	bne.n	8001658 <HAL_TIM_IC_CaptureCallback+0x130>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim8, TIM_CHANNEL_1);  // read second value
 8001580:	2100      	movs	r1, #0
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f006 f950 	bl	8007828 <HAL_TIM_ReadCapturedValue>
 8001588:	4603      	mov	r3, r0
 800158a:	4a39      	ldr	r2, [pc, #228]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 800158c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim8, 0);  // reset the counter
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2200      	movs	r2, #0
 8001594:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8001596:	4b36      	ldr	r3, [pc, #216]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	4b34      	ldr	r3, [pc, #208]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d907      	bls.n	80015b2 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 80015a2:	4b33      	ldr	r3, [pc, #204]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4b31      	ldr	r3, [pc, #196]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	4a31      	ldr	r2, [pc, #196]	; (8001674 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	e00f      	b.n	80015d2 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 80015b2:	4b2e      	ldr	r3, [pc, #184]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	4b2e      	ldr	r3, [pc, #184]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d909      	bls.n	80015d2 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80015be:	4b2c      	ldr	r3, [pc, #176]	; (8001670 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	4b2a      	ldr	r3, [pc, #168]	; (800166c <HAL_TIM_IC_CaptureCallback+0x144>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	1ad2      	subs	r2, r2, r3
 80015c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015cc:	4413      	add	r3, r2
 80015ce:	4a29      	ldr	r2, [pc, #164]	; (8001674 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80015d0:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80015d2:	4b28      	ldr	r3, [pc, #160]	; (8001674 <HAL_TIM_IC_CaptureCallback+0x14c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7fe ffb4 	bl	8000544 <__aeabi_ui2d>
 80015dc:	a320      	add	r3, pc, #128	; (adr r3, 8001660 <HAL_TIM_IC_CaptureCallback+0x138>)
 80015de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e2:	f7ff f829 	bl	8000638 <__aeabi_dmul>
 80015e6:	4602      	mov	r2, r0
 80015e8:	460b      	mov	r3, r1
 80015ea:	4610      	mov	r0, r2
 80015ec:	4619      	mov	r1, r3
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015f6:	f7ff f949 	bl	800088c <__aeabi_ddiv>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	f7ff fb11 	bl	8000c28 <__aeabi_d2f>
 8001606:	4603      	mov	r3, r0
 8001608:	4a1b      	ldr	r2, [pc, #108]	; (8001678 <HAL_TIM_IC_CaptureCallback+0x150>)
 800160a:	6013      	str	r3, [r2, #0]
			if((Distance>40)){
 800160c:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <HAL_TIM_IC_CaptureCallback+0x150>)
 800160e:	edd3 7a00 	vldr	s15, [r3]
 8001612:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800167c <HAL_TIM_IC_CaptureCallback+0x154>
 8001616:	eef4 7ac7 	vcmpe.f32	s15, s14
 800161a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161e:	dd02      	ble.n	8001626 <HAL_TIM_IC_CaptureCallback+0xfe>
				Distance = 40;
 8001620:	4b15      	ldr	r3, [pc, #84]	; (8001678 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001622:	4a17      	ldr	r2, [pc, #92]	; (8001680 <HAL_TIM_IC_CaptureCallback+0x158>)
 8001624:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8001626:	4b10      	ldr	r3, [pc, #64]	; (8001668 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim8, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6a1a      	ldr	r2, [r3, #32]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f022 020a 	bic.w	r2, r2, #10
 800163a:	621a      	str	r2, [r3, #32]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6a12      	ldr	r2, [r2, #32]
 8001646:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(htim8, TIM_IT_CC1);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0202 	bic.w	r2, r2, #2
 8001656:	60da      	str	r2, [r3, #12]
}
 8001658:	bf00      	nop
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	b020c49c 	.word	0xb020c49c
 8001664:	3fa16872 	.word	0x3fa16872
 8001668:	20000278 	.word	0x20000278
 800166c:	2000026c 	.word	0x2000026c
 8001670:	20000270 	.word	0x20000270
 8001674:	20000274 	.word	0x20000274
 8001678:	2000027c 	.word	0x2000027c
 800167c:	42200000 	.word	0x42200000
 8001680:	42200000 	.word	0x42200000

08001684 <HCSRO4_Read>:
 */



void HCSRO4_Read (TIM_HandleTypeDef *htim8)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 800168c:	2201      	movs	r2, #1
 800168e:	2180      	movs	r1, #128	; 0x80
 8001690:	480b      	ldr	r0, [pc, #44]	; (80016c0 <HCSRO4_Read+0x3c>)
 8001692:	f002 fef9 	bl	8004488 <HAL_GPIO_WritePin>
	delay_us(10, htim8);  // wait for 10 us
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	200a      	movs	r0, #10
 800169a:	f7ff ff2b 	bl	80014f4 <delay_us>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 800169e:	2200      	movs	r2, #0
 80016a0:	2180      	movs	r1, #128	; 0x80
 80016a2:	4807      	ldr	r0, [pc, #28]	; (80016c0 <HCSRO4_Read+0x3c>)
 80016a4:	f002 fef0 	bl	8004488 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(htim8, TIM_IT_CC1);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f042 0202 	orr.w	r2, r2, #2
 80016b6:	60da      	str	r2, [r3, #12]
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	40020800 	.word	0x40020800

080016c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c8:	4b1b      	ldr	r3, [pc, #108]	; (8001738 <MX_I2C1_Init+0x74>)
 80016ca:	4a1c      	ldr	r2, [pc, #112]	; (800173c <MX_I2C1_Init+0x78>)
 80016cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 80016ce:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <MX_I2C1_Init+0x74>)
 80016d0:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <MX_I2C1_Init+0x7c>)
 80016d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <MX_I2C1_Init+0x74>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016da:	4b17      	ldr	r3, [pc, #92]	; (8001738 <MX_I2C1_Init+0x74>)
 80016dc:	2201      	movs	r2, #1
 80016de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <MX_I2C1_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016e6:	4b14      	ldr	r3, [pc, #80]	; (8001738 <MX_I2C1_Init+0x74>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <MX_I2C1_Init+0x74>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f2:	4b11      	ldr	r3, [pc, #68]	; (8001738 <MX_I2C1_Init+0x74>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <MX_I2C1_Init+0x74>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016fe:	480e      	ldr	r0, [pc, #56]	; (8001738 <MX_I2C1_Init+0x74>)
 8001700:	f002 ff00 	bl	8004504 <HAL_I2C_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800170a:	f000 fd15 	bl	8002138 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800170e:	2100      	movs	r1, #0
 8001710:	4809      	ldr	r0, [pc, #36]	; (8001738 <MX_I2C1_Init+0x74>)
 8001712:	f003 fd1e 	bl	8005152 <HAL_I2CEx_ConfigAnalogFilter>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800171c:	f000 fd0c 	bl	8002138 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001720:	2100      	movs	r1, #0
 8001722:	4805      	ldr	r0, [pc, #20]	; (8001738 <MX_I2C1_Init+0x74>)
 8001724:	f003 fd60 	bl	80051e8 <HAL_I2CEx_ConfigDigitalFilter>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800172e:	f000 fd03 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	2000034c 	.word	0x2000034c
 800173c:	40005400 	.word	0x40005400
 8001740:	20404768 	.word	0x20404768

08001744 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	60da      	str	r2, [r3, #12]
 800175a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a1f      	ldr	r2, [pc, #124]	; (80017e0 <HAL_I2C_MspInit+0x9c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d138      	bne.n	80017d8 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	4b1f      	ldr	r3, [pc, #124]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a1e      	ldr	r2, [pc, #120]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800177e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001784:	2312      	movs	r3, #18
 8001786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001790:	2304      	movs	r3, #4
 8001792:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	4813      	ldr	r0, [pc, #76]	; (80017e8 <HAL_I2C_MspInit+0xa4>)
 800179c:	f002 fcc8 	bl	8004130 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017a0:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a4:	4a0f      	ldr	r2, [pc, #60]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 80017a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017aa:	6413      	str	r3, [r2, #64]	; 0x40
 80017ac:	4b0d      	ldr	r3, [pc, #52]	; (80017e4 <HAL_I2C_MspInit+0xa0>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	201f      	movs	r0, #31
 80017be:	f002 f8f6 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80017c2:	201f      	movs	r0, #31
 80017c4:	f002 f90f 	bl	80039e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2100      	movs	r1, #0
 80017cc:	2020      	movs	r0, #32
 80017ce:	f002 f8ee 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80017d2:	2020      	movs	r0, #32
 80017d4:	f002 f907 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017d8:	bf00      	nop
 80017da:	3728      	adds	r7, #40	; 0x28
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40005400 	.word	0x40005400
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020400 	.word	0x40020400

080017ec <lcd_write_command>:
 * @param[in] hlcd    LCD handler
 * @param[in] command Display command @see lcd.h/Define
 * @return None
 */
void lcd_write_command(LCD_HandleTypeDef* hlcd, uint8_t command)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	460b      	mov	r3, r1
 80017f6:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_COMMAND_REG);    // Write to command register
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6898      	ldr	r0, [r3, #8]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	899b      	ldrh	r3, [r3, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	4619      	mov	r1, r3
 8001804:	f002 fe40 	bl	8004488 <HAL_GPIO_WritePin>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	7d9b      	ldrb	r3, [r3, #22]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d115      	bne.n	800183c <lcd_write_command+0x50>
  {
    if(hlcd->IsInitialized) // Before initialization ignore most significant nibble
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	7f1b      	ldrb	r3, [r3, #28]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d007      	beq.n	8001828 <lcd_write_command+0x3c>
    {
      lcd_write(hlcd, (command >> 4), LCD_NIB);
 8001818:	78fb      	ldrb	r3, [r7, #3]
 800181a:	091b      	lsrs	r3, r3, #4
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2204      	movs	r2, #4
 8001820:	4619      	mov	r1, r3
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f000 f842 	bl	80018ac <lcd_write>
    }
    lcd_write(hlcd, command & 0x0F, LCD_NIB);
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2204      	movs	r2, #4
 8001832:	4619      	mov	r1, r3
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 f839 	bl	80018ac <lcd_write>
  }
  else
  {
     lcd_write(hlcd, command, LCD_BYTE);
  }
}
 800183a:	e005      	b.n	8001848 <lcd_write_command+0x5c>
     lcd_write(hlcd, command, LCD_BYTE);
 800183c:	78fb      	ldrb	r3, [r7, #3]
 800183e:	2208      	movs	r2, #8
 8001840:	4619      	mov	r1, r3
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f000 f832 	bl	80018ac <lcd_write>
}
 8001848:	bf00      	nop
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}

08001850 <lcd_write_data>:
 * @param[in] hlcd LCD handler
 * @param[in] data Display data byte
 * @return None
 */
void lcd_write_data(LCD_HandleTypeDef* hlcd, uint8_t data)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(hlcd->RS_Port, hlcd->RS_Pin, LCD_DATA_REG);     // Write to data register
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6898      	ldr	r0, [r3, #8]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	899b      	ldrh	r3, [r3, #12]
 8001864:	2201      	movs	r2, #1
 8001866:	4619      	mov	r1, r3
 8001868:	f002 fe0e 	bl	8004488 <HAL_GPIO_WritePin>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7d9b      	ldrb	r3, [r3, #22]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d111      	bne.n	8001898 <lcd_write_data+0x48>
  {
    lcd_write(hlcd, data >> 4, LCD_NIB);
 8001874:	78fb      	ldrb	r3, [r7, #3]
 8001876:	091b      	lsrs	r3, r3, #4
 8001878:	b2db      	uxtb	r3, r3
 800187a:	2204      	movs	r2, #4
 800187c:	4619      	mov	r1, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 f814 	bl	80018ac <lcd_write>
    lcd_write(hlcd, data & 0x0F, LCD_NIB);
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	f003 030f 	and.w	r3, r3, #15
 800188a:	b2db      	uxtb	r3, r3
 800188c:	2204      	movs	r2, #4
 800188e:	4619      	mov	r1, r3
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f000 f80b 	bl	80018ac <lcd_write>
  }
  else
  {
    lcd_write(hlcd, data, LCD_BYTE);
  }
}
 8001896:	e005      	b.n	80018a4 <lcd_write_data+0x54>
    lcd_write(hlcd, data, LCD_BYTE);
 8001898:	78fb      	ldrb	r3, [r7, #3]
 800189a:	2208      	movs	r2, #8
 800189c:	4619      	mov	r1, r3
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 f804 	bl	80018ac <lcd_write>
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <lcd_write>:
 * @param[in] data Data byte
 * @param[in] len  Data port size (length): 4 ( LCD_NIB )or 8 ( LCD_BYTE ) bits
 * @return None
 */
void lcd_write(LCD_HandleTypeDef* hlcd, uint8_t data, uint8_t len)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	460b      	mov	r3, r1
 80018b6:	70fb      	strb	r3, [r7, #3]
 80018b8:	4613      	mov	r3, r2
 80018ba:	70bb      	strb	r3, [r7, #2]
  HAL_GPIO_WritePin(hlcd->E_Port, hlcd->E_Pin, GPIO_PIN_SET);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6918      	ldr	r0, [r3, #16]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	8a9b      	ldrh	r3, [r3, #20]
 80018c4:	2201      	movs	r2, #1
 80018c6:	4619      	mov	r1, r3
 80018c8:	f002 fdde 	bl	8004488 <HAL_GPIO_WritePin>

  for(uint8_t i = 0; i < len; i++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]
 80018d0:	e019      	b.n	8001906 <lcd_write+0x5a>
    HAL_GPIO_WritePin(hlcd->DATA_Ports[i], hlcd->DATA_Pins[i], (data >> i) & 0x01);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4413      	add	r3, r2
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	4413      	add	r3, r2
 80018e8:	8819      	ldrh	r1, [r3, #0]
 80018ea:	78fa      	ldrb	r2, [r7, #3]
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	fa42 f303 	asr.w	r3, r2, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	461a      	mov	r2, r3
 80018fc:	f002 fdc4 	bl	8004488 <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < len; i++)
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	3301      	adds	r3, #1
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	7bfa      	ldrb	r2, [r7, #15]
 8001908:	78bb      	ldrb	r3, [r7, #2]
 800190a:	429a      	cmp	r2, r3
 800190c:	d3e1      	bcc.n	80018d2 <lcd_write+0x26>

  HAL_GPIO_WritePin(hlcd->E_Port, hlcd->E_Pin, GPIO_PIN_RESET); // Data receive on falling edge
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6918      	ldr	r0, [r3, #16]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	8a9b      	ldrh	r3, [r3, #20]
 8001916:	2200      	movs	r2, #0
 8001918:	4619      	mov	r1, r3
 800191a:	f002 fdb5 	bl	8004488 <HAL_GPIO_WritePin>
  __LCD_Delay(hlcd, 0.05);  // > 41 us
 800191e:	2132      	movs	r1, #50	; 0x32
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 f804 	bl	800192e <lcd_delay_us>
}
 8001926:	bf00      	nop
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <lcd_delay_us>:
 * @param[in] hlcd LCD handler
 * @param[in] delay_us Delay period in microseconds
 * @return None
 */
void lcd_delay_us(LCD_HandleTypeDef* hlcd, uint32_t delay_us)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  __HAL_TIM_SET_COUNTER(hlcd->Timer, 0);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2200      	movs	r2, #0
 8001940:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_TIM_Base_Start(hlcd->Timer);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	699b      	ldr	r3, [r3, #24]
 8001946:	4618      	mov	r0, r3
 8001948:	f004 ffb2 	bl	80068b0 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(hlcd->Timer) < delay_us);
 800194c:	bf00      	nop
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d8f8      	bhi.n	800194e <lcd_delay_us+0x20>
  HAL_TIM_Base_Stop(hlcd->Timer);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	4618      	mov	r0, r3
 8001962:	f005 f815 	bl	8006990 <HAL_TIM_Base_Stop>
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <LCD_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd LCD handler
 * @return None
 */
void LCD_Init(LCD_HandleTypeDef* hlcd)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  hlcd->IsInitialized = 0;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	771a      	strb	r2, [r3, #28]

  __LCD_Delay(hlcd, 15.2);         // >15 ms
 800197c:	f643 315f 	movw	r1, #15199	; 0x3b5f
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffd4 	bl	800192e <lcd_delay_us>

  if(hlcd->Mode == LCD_4_BIT_MODE)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	7d9b      	ldrb	r3, [r3, #22]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d120      	bne.n	80019d0 <LCD_Init+0x62>
  {
    lcd_write_command(hlcd, 0x3);  // 0011
 800198e:	2103      	movs	r1, #3
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff ff2b 	bl	80017ec <lcd_write_command>
    __LCD_Delay(hlcd, 4.2);        // > 4.1 ms
 8001996:	f241 0167 	movw	r1, #4199	; 0x1067
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff ffc7 	bl	800192e <lcd_delay_us>
    lcd_write_command(hlcd, 0x3);  // 0011
 80019a0:	2103      	movs	r1, #3
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ff22 	bl	80017ec <lcd_write_command>
    __LCD_Delay(hlcd, 0.2);        // > 0.1 ms
 80019a8:	21c8      	movs	r1, #200	; 0xc8
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ffbf 	bl	800192e <lcd_delay_us>
    lcd_write_command(hlcd, 0x3);  // 0011
 80019b0:	2103      	movs	r1, #3
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ff1a 	bl	80017ec <lcd_write_command>
    lcd_write_command(hlcd, 0x2);  // 0010
 80019b8:	2102      	movs	r1, #2
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff16 	bl	80017ec <lcd_write_command>

    hlcd->IsInitialized = 1;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2201      	movs	r2, #1
 80019c4:	771a      	strb	r2, [r3, #28]

    lcd_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);
 80019c6:	2128      	movs	r1, #40	; 0x28
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f7ff ff0f 	bl	80017ec <lcd_write_command>
 80019ce:	e01f      	b.n	8001a10 <LCD_Init+0xa2>
  }
  else if(hlcd->Mode == LCD_8_BIT_MODE) /* TODO: test 8-bit interface */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7d9b      	ldrb	r3, [r3, #22]
 80019d4:	2b01      	cmp	r3, #1
 80019d6:	d11b      	bne.n	8001a10 <LCD_Init+0xa2>
  {
  lcd_write_command(hlcd, 0x30); // 0011 XXXX
 80019d8:	2130      	movs	r1, #48	; 0x30
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ff06 	bl	80017ec <lcd_write_command>
  __LCD_Delay(hlcd, 4.2);        // > 4.1 ms
 80019e0:	f241 0167 	movw	r1, #4199	; 0x1067
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f7ff ffa2 	bl	800192e <lcd_delay_us>
  lcd_write_command(hlcd, 0x30); // 0011 XXXX
 80019ea:	2130      	movs	r1, #48	; 0x30
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff fefd 	bl	80017ec <lcd_write_command>
  __LCD_Delay(hlcd, 0.2);        // > 0.1 ms
 80019f2:	21c8      	movs	r1, #200	; 0xc8
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f7ff ff9a 	bl	800192e <lcd_delay_us>
  lcd_write_command(hlcd, 0x30); // 0011 XXXX
 80019fa:	2130      	movs	r1, #48	; 0x30
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f7ff fef5 	bl	80017ec <lcd_write_command>

  hlcd->IsInitialized = 1;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	771a      	strb	r2, [r3, #28]

    lcd_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_DL | LCD_OPT_N);
 8001a08:	2138      	movs	r1, #56	; 0x38
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff feee 	bl	80017ec <lcd_write_command>
  }

  lcd_write_command(hlcd, LCD_CLEAR_DISPLAY);                        // Clear screen
 8001a10:	2101      	movs	r1, #1
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff feea 	bl	80017ec <lcd_write_command>
  __LCD_Delay(hlcd, 1.6);                                            // > 1.52 ms
 8001a18:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7ff ff86 	bl	800192e <lcd_delay_us>
  lcd_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D);   // LCD on, Cursor off, No blink
 8001a22:	210c      	movs	r1, #12
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff fee1 	bl	80017ec <lcd_write_command>
  lcd_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);         // Cursor increment on
 8001a2a:	2106      	movs	r1, #6
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff fedd 	bl	80017ec <lcd_write_command>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <LCD_printStr>:
 * @param[in] hlcd LCD handler
 * @param[in] str  Null-terminated string
 * @return None
 */
void LCD_printStr(LCD_HandleTypeDef* hlcd, char* str)
{
 8001a3a:	b590      	push	{r4, r7, lr}
 8001a3c:	b085      	sub	sp, #20
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
  for(uint8_t i = 0; i < strlen(str); i++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	73fb      	strb	r3, [r7, #15]
 8001a48:	e00a      	b.n	8001a60 <LCD_printStr+0x26>
    lcd_write_data(hlcd, str[i]);
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	683a      	ldr	r2, [r7, #0]
 8001a4e:	4413      	add	r3, r2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	4619      	mov	r1, r3
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff fefb 	bl	8001850 <lcd_write_data>
  for(uint8_t i = 0; i < strlen(str); i++)
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	73fb      	strb	r3, [r7, #15]
 8001a60:	7bfc      	ldrb	r4, [r7, #15]
 8001a62:	6838      	ldr	r0, [r7, #0]
 8001a64:	f7fe fbd4 	bl	8000210 <strlen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	429c      	cmp	r4, r3
 8001a6c:	d3ed      	bcc.n	8001a4a <LCD_printStr+0x10>
}
 8001a6e:	bf00      	nop
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd90      	pop	{r4, r7, pc}

08001a78 <LCD_SetCursor>:
 * @param[in] row  Display row (line): 0 to N
 * @param[in] col  Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_SetCursor(LCD_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	460b      	mov	r3, r1
 8001a82:	70fb      	strb	r3, [r7, #3]
 8001a84:	4613      	mov	r3, r2
 8001a86:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  lcd_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  lcd_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 8001a88:	78fb      	ldrb	r3, [r7, #3]
 8001a8a:	4a07      	ldr	r2, [pc, #28]	; (8001aa8 <LCD_SetCursor+0x30>)
 8001a8c:	5cd2      	ldrb	r2, [r2, r3]
 8001a8e:	78bb      	ldrb	r3, [r7, #2]
 8001a90:	4413      	add	r3, r2
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	3b80      	subs	r3, #128	; 0x80
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	4619      	mov	r1, r3
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff fea6 	bl	80017ec <lcd_write_command>
  #endif
}
 8001aa0:	bf00      	nop
 8001aa2:	3708      	adds	r7, #8
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	0800dbc0 	.word	0x0800dbc0
 8001aac:	00000000 	.word	0x00000000

08001ab0 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Control Algorithm
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8001ab0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ab4:	b08a      	sub	sp, #40	; 0x28
 8001ab6:	af02      	add	r7, sp, #8
 8001ab8:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a94      	ldr	r2, [pc, #592]	; (8001d10 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	f040 80d8 	bne.w	8001c76 <HAL_TIM_PeriodElapsedCallback+0x1c6>

		error = (float32_t)(sp-d);
 8001ac6:	4b93      	ldr	r3, [pc, #588]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	ee07 3a90 	vmov	s15, r3
 8001ace:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad2:	4b91      	ldr	r3, [pc, #580]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001ad4:	edd3 7a00 	vldr	s15, [r3]
 8001ad8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001adc:	4b8f      	ldr	r3, [pc, #572]	; (8001d1c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001ade:	edc3 7a00 	vstr	s15, [r3]

		SWV_VAR = arm_pid_f32(&pid, error);
 8001ae2:	4b8e      	ldr	r3, [pc, #568]	; (8001d1c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a8e      	ldr	r2, [pc, #568]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001ae8:	617a      	str	r2, [r7, #20]
 8001aea:	613b      	str	r3, [r7, #16]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	ed93 7a00 	vldr	s14, [r3]
 8001af2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001af6:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001b0a:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	edd3 7a04 	vldr	s15, [r3, #16]
 8001b1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2c:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	68da      	ldr	r2, [r3, #12]
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	4a77      	ldr	r2, [pc, #476]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b48:	6013      	str	r3, [r2, #0]

		duty_val = LINEAR_TRANSFORM(SWV_VAR, -6.9, 7.5, 55, 87);
 8001b4a:	4b76      	ldr	r3, [pc, #472]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe fd1a 	bl	8000588 <__aeabi_f2d>
 8001b54:	a368      	add	r3, pc, #416	; (adr r3, 8001cf8 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5a:	f7fe fbb7 	bl	80002cc <__adddf3>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	a366      	add	r3, pc, #408	; (adr r3, 8001d00 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6c:	f7fe fe8e 	bl	800088c <__aeabi_ddiv>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b6a      	ldr	r3, [pc, #424]	; (8001d28 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001b7e:	f7fe fd5b 	bl	8000638 <__aeabi_dmul>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	4b67      	ldr	r3, [pc, #412]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b90:	f7fe fb9c 	bl	80002cc <__adddf3>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4610      	mov	r0, r2
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f7ff f824 	bl	8000be8 <__aeabi_d2uiz>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4a63      	ldr	r2, [pc, #396]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001ba4:	6013      	str	r3, [r2, #0]

		if(duty_val <= 55){
 8001ba6:	4b62      	ldr	r3, [pc, #392]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2b37      	cmp	r3, #55	; 0x37
 8001bac:	d803      	bhi.n	8001bb6 <HAL_TIM_PeriodElapsedCallback+0x106>
			duty_val = 55;
 8001bae:	4b60      	ldr	r3, [pc, #384]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001bb0:	2237      	movs	r2, #55	; 0x37
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	e006      	b.n	8001bc4 <HAL_TIM_PeriodElapsedCallback+0x114>
		}
		else if(duty_val >= 87){
 8001bb6:	4b5e      	ldr	r3, [pc, #376]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2b56      	cmp	r3, #86	; 0x56
 8001bbc:	d902      	bls.n	8001bc4 <HAL_TIM_PeriodElapsedCallback+0x114>
			duty_val = 87;
 8001bbe:	4b5c      	ldr	r3, [pc, #368]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001bc0:	2257      	movs	r2, #87	; 0x57
 8001bc2:	601a      	str	r2, [r3, #0]
		}
		if(d==sp + sp*0.01 && d == sp- sp*0.01 ){
 8001bc4:	4b54      	ldr	r3, [pc, #336]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7fe fcdd 	bl	8000588 <__aeabi_f2d>
 8001bce:	4604      	mov	r4, r0
 8001bd0:	460d      	mov	r5, r1
 8001bd2:	4b50      	ldr	r3, [pc, #320]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fcc4 	bl	8000564 <__aeabi_i2d>
 8001bdc:	4680      	mov	r8, r0
 8001bde:	4689      	mov	r9, r1
 8001be0:	4b4c      	ldr	r3, [pc, #304]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fcbd 	bl	8000564 <__aeabi_i2d>
 8001bea:	a347      	add	r3, pc, #284	; (adr r3, 8001d08 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf0:	f7fe fd22 	bl	8000638 <__aeabi_dmul>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4640      	mov	r0, r8
 8001bfa:	4649      	mov	r1, r9
 8001bfc:	f7fe fb66 	bl	80002cc <__adddf3>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4620      	mov	r0, r4
 8001c06:	4629      	mov	r1, r5
 8001c08:	f7fe ff7e 	bl	8000b08 <__aeabi_dcmpeq>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d02c      	beq.n	8001c6c <HAL_TIM_PeriodElapsedCallback+0x1bc>
 8001c12:	4b41      	ldr	r3, [pc, #260]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fcb6 	bl	8000588 <__aeabi_f2d>
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	460d      	mov	r5, r1
 8001c20:	4b3c      	ldr	r3, [pc, #240]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7fe fc9d 	bl	8000564 <__aeabi_i2d>
 8001c2a:	4680      	mov	r8, r0
 8001c2c:	4689      	mov	r9, r1
 8001c2e:	4b39      	ldr	r3, [pc, #228]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fc96 	bl	8000564 <__aeabi_i2d>
 8001c38:	a333      	add	r3, pc, #204	; (adr r3, 8001d08 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	f7fe fcfb 	bl	8000638 <__aeabi_dmul>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4640      	mov	r0, r8
 8001c48:	4649      	mov	r1, r9
 8001c4a:	f7fe fb3d 	bl	80002c8 <__aeabi_dsub>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4620      	mov	r0, r4
 8001c54:	4629      	mov	r1, r5
 8001c56:	f7fe ff57 	bl	8000b08 <__aeabi_dcmpeq>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d005      	beq.n	8001c6c <HAL_TIM_PeriodElapsedCallback+0x1bc>
			duty_val=73;
 8001c60:	4b33      	ldr	r3, [pc, #204]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001c62:	2249      	movs	r2, #73	; 0x49
 8001c64:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim3);
 8001c66:	4833      	ldr	r0, [pc, #204]	; (8001d34 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001c68:	f004 ff32 	bl	8006ad0 <HAL_TIM_Base_Stop_IT>
		}


		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (int)duty_val);
 8001c6c:	4b32      	ldr	r3, [pc, #200]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a2f      	ldr	r2, [pc, #188]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	635a      	str	r2, [r3, #52]	; 0x34

	}
	if(htim->Instance == TIM4)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a30      	ldr	r2, [pc, #192]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d136      	bne.n	8001cee <HAL_TIM_PeriodElapsedCallback+0x23e>
	{
		if(d >= 10.0){
 8001c80:	4b25      	ldr	r3, [pc, #148]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	db16      	blt.n	8001cc2 <HAL_TIM_PeriodElapsedCallback+0x212>
		 int n = sprintf(msg, "%.02f, %d", d, sp);
 8001c94:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc75 	bl	8000588 <__aeabi_f2d>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	491c      	ldr	r1, [pc, #112]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001ca4:	6809      	ldr	r1, [r1, #0]
 8001ca6:	9100      	str	r1, [sp, #0]
 8001ca8:	4925      	ldr	r1, [pc, #148]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8001caa:	4826      	ldr	r0, [pc, #152]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001cac:	f008 f9c0 	bl	800a030 <siprintf>
 8001cb0:	61b8      	str	r0, [r7, #24]
		 HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg,n);
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4922      	ldr	r1, [pc, #136]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001cba:	4823      	ldr	r0, [pc, #140]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001cbc:	f006 fbf8 	bl	80084b0 <HAL_UART_Transmit_IT>
			 int n = sprintf(msg, "0%.02f, %d", d, sp);
			 HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg,n);

		}
	}
}
 8001cc0:	e015      	b.n	8001cee <HAL_TIM_PeriodElapsedCallback+0x23e>
			 int n = sprintf(msg, "0%.02f, %d", d, sp);
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fc5e 	bl	8000588 <__aeabi_f2d>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	4910      	ldr	r1, [pc, #64]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001cd2:	6809      	ldr	r1, [r1, #0]
 8001cd4:	9100      	str	r1, [sp, #0]
 8001cd6:	491d      	ldr	r1, [pc, #116]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8001cd8:	481a      	ldr	r0, [pc, #104]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001cda:	f008 f9a9 	bl	800a030 <siprintf>
 8001cde:	61f8      	str	r0, [r7, #28]
			 HAL_UART_Transmit_IT(&huart3, (uint8_t*)msg,n);
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4917      	ldr	r1, [pc, #92]	; (8001d44 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001ce8:	4817      	ldr	r0, [pc, #92]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8001cea:	f006 fbe1 	bl	80084b0 <HAL_UART_Transmit_IT>
}
 8001cee:	bf00      	nop
 8001cf0:	3720      	adds	r7, #32
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cf8:	9999999a 	.word	0x9999999a
 8001cfc:	401b9999 	.word	0x401b9999
 8001d00:	cccccccd 	.word	0xcccccccd
 8001d04:	402ccccc 	.word	0x402ccccc
 8001d08:	47ae147b 	.word	0x47ae147b
 8001d0c:	3f847ae1 	.word	0x3f847ae1
 8001d10:	40000400 	.word	0x40000400
 8001d14:	20000048 	.word	0x20000048
 8001d18:	20000280 	.word	0x20000280
 8001d1c:	20000290 	.word	0x20000290
 8001d20:	2000004c 	.word	0x2000004c
 8001d24:	2000028c 	.word	0x2000028c
 8001d28:	40400000 	.word	0x40400000
 8001d2c:	404b8000 	.word	0x404b8000
 8001d30:	20000288 	.word	0x20000288
 8001d34:	20000504 	.word	0x20000504
 8001d38:	20000550 	.word	0x20000550
 8001d3c:	40000800 	.word	0x40000800
 8001d40:	0800db90 	.word	0x0800db90
 8001d44:	20000284 	.word	0x20000284
 8001d48:	2000059c 	.word	0x2000059c
 8001d4c:	0800db9c 	.word	0x0800db9c

08001d50 <ADC_SETPOINT>:

//setpoint from ADC
int ADC_SETPOINT(ADC_HandleTypeDef* hadc){
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1){
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a11      	ldr	r2, [pc, #68]	; (8001da4 <ADC_SETPOINT+0x54>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d110      	bne.n	8001d84 <ADC_SETPOINT+0x34>

	 HAL_ADC_Start(&hadc1);
 8001d62:	4811      	ldr	r0, [pc, #68]	; (8001da8 <ADC_SETPOINT+0x58>)
 8001d64:	f001 f834 	bl	8002dd0 <HAL_ADC_Start>

	 if(HAL_ADC_PollForConversion(&hadc1, 500) == HAL_OK){
 8001d68:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001d6c:	480e      	ldr	r0, [pc, #56]	; (8001da8 <ADC_SETPOINT+0x58>)
 8001d6e:	f001 f8fd 	bl	8002f6c <HAL_ADC_PollForConversion>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d105      	bne.n	8001d84 <ADC_SETPOINT+0x34>
			sample_in_1 = HAL_ADC_GetValue(&hadc1);
 8001d78:	480b      	ldr	r0, [pc, #44]	; (8001da8 <ADC_SETPOINT+0x58>)
 8001d7a:	f001 fac3 	bl	8003304 <HAL_ADC_GetValue>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <ADC_SETPOINT+0x5c>)
 8001d82:	6013      	str	r3, [r2, #0]
	  }
	}

	return abs((sample_in_1/100) - 20)+10;
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <ADC_SETPOINT+0x5c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a09      	ldr	r2, [pc, #36]	; (8001db0 <ADC_SETPOINT+0x60>)
 8001d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	3b14      	subs	r3, #20
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	bfb8      	it	lt
 8001d96:	425b      	neglt	r3, r3
 8001d98:	330a      	adds	r3, #10

}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40012000 	.word	0x40012000
 8001da8:	200002a4 	.word	0x200002a4
 8001dac:	20000284 	.word	0x20000284
 8001db0:	51eb851f 	.word	0x51eb851f
 8001db4:	00000000 	.word	0x00000000

08001db8 <LED_ROUTINE>:

void LCD_ROUTINE(){

}

void LED_ROUTINE(){
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0

	  if(fabs(error) <= 0.3){
 8001dbc:	4b40      	ldr	r3, [pc, #256]	; (8001ec0 <LED_ROUTINE+0x108>)
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	eef0 7ae7 	vabs.f32	s15, s15
 8001dc6:	ee17 0a90 	vmov	r0, s15
 8001dca:	f7fe fbdd 	bl	8000588 <__aeabi_f2d>
 8001dce:	a336      	add	r3, pc, #216	; (adr r3, 8001ea8 <LED_ROUTINE+0xf0>)
 8001dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd4:	f7fe feac 	bl	8000b30 <__aeabi_dcmple>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d00f      	beq.n	8001dfe <LED_ROUTINE+0x46>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001dde:	2200      	movs	r2, #0
 8001de0:	2101      	movs	r1, #1
 8001de2:	4838      	ldr	r0, [pc, #224]	; (8001ec4 <LED_ROUTINE+0x10c>)
 8001de4:	f002 fb50 	bl	8004488 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8001de8:	2200      	movs	r2, #0
 8001dea:	2108      	movs	r1, #8
 8001dec:	4835      	ldr	r0, [pc, #212]	; (8001ec4 <LED_ROUTINE+0x10c>)
 8001dee:	f002 fb4b 	bl	8004488 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 8001df2:	2201      	movs	r2, #1
 8001df4:	2180      	movs	r1, #128	; 0x80
 8001df6:	4834      	ldr	r0, [pc, #208]	; (8001ec8 <LED_ROUTINE+0x110>)
 8001df8:	f002 fb46 	bl	8004488 <HAL_GPIO_WritePin>
	  else	  if( fabs(error) > 0.6){
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
	  	}
}
 8001dfc:	e052      	b.n	8001ea4 <LED_ROUTINE+0xec>
	  else if( fabs(error) > 0.31 && fabs(error) < 0.6){
 8001dfe:	4b30      	ldr	r3, [pc, #192]	; (8001ec0 <LED_ROUTINE+0x108>)
 8001e00:	edd3 7a00 	vldr	s15, [r3]
 8001e04:	eef0 7ae7 	vabs.f32	s15, s15
 8001e08:	ee17 0a90 	vmov	r0, s15
 8001e0c:	f7fe fbbc 	bl	8000588 <__aeabi_f2d>
 8001e10:	a327      	add	r3, pc, #156	; (adr r3, 8001eb0 <LED_ROUTINE+0xf8>)
 8001e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e16:	f7fe fe9f 	bl	8000b58 <__aeabi_dcmpgt>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d020      	beq.n	8001e62 <LED_ROUTINE+0xaa>
 8001e20:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <LED_ROUTINE+0x108>)
 8001e22:	edd3 7a00 	vldr	s15, [r3]
 8001e26:	eef0 7ae7 	vabs.f32	s15, s15
 8001e2a:	ee17 0a90 	vmov	r0, s15
 8001e2e:	f7fe fbab 	bl	8000588 <__aeabi_f2d>
 8001e32:	a321      	add	r3, pc, #132	; (adr r3, 8001eb8 <LED_ROUTINE+0x100>)
 8001e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e38:	f7fe fe70 	bl	8000b1c <__aeabi_dcmplt>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00f      	beq.n	8001e62 <LED_ROUTINE+0xaa>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2101      	movs	r1, #1
 8001e46:	481f      	ldr	r0, [pc, #124]	; (8001ec4 <LED_ROUTINE+0x10c>)
 8001e48:	f002 fb1e 	bl	8004488 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2108      	movs	r1, #8
 8001e50:	481c      	ldr	r0, [pc, #112]	; (8001ec4 <LED_ROUTINE+0x10c>)
 8001e52:	f002 fb19 	bl	8004488 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8001e56:	2200      	movs	r2, #0
 8001e58:	2180      	movs	r1, #128	; 0x80
 8001e5a:	481b      	ldr	r0, [pc, #108]	; (8001ec8 <LED_ROUTINE+0x110>)
 8001e5c:	f002 fb14 	bl	8004488 <HAL_GPIO_WritePin>
}
 8001e60:	e020      	b.n	8001ea4 <LED_ROUTINE+0xec>
	  else	  if( fabs(error) > 0.6){
 8001e62:	4b17      	ldr	r3, [pc, #92]	; (8001ec0 <LED_ROUTINE+0x108>)
 8001e64:	edd3 7a00 	vldr	s15, [r3]
 8001e68:	eef0 7ae7 	vabs.f32	s15, s15
 8001e6c:	ee17 0a90 	vmov	r0, s15
 8001e70:	f7fe fb8a 	bl	8000588 <__aeabi_f2d>
 8001e74:	a310      	add	r3, pc, #64	; (adr r3, 8001eb8 <LED_ROUTINE+0x100>)
 8001e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7a:	f7fe fe6d 	bl	8000b58 <__aeabi_dcmpgt>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d100      	bne.n	8001e86 <LED_ROUTINE+0xce>
}
 8001e84:	e00e      	b.n	8001ea4 <LED_ROUTINE+0xec>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8001e86:	2201      	movs	r2, #1
 8001e88:	2101      	movs	r1, #1
 8001e8a:	480e      	ldr	r0, [pc, #56]	; (8001ec4 <LED_ROUTINE+0x10c>)
 8001e8c:	f002 fafc 	bl	8004488 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8001e90:	2200      	movs	r2, #0
 8001e92:	2108      	movs	r1, #8
 8001e94:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <LED_ROUTINE+0x10c>)
 8001e96:	f002 faf7 	bl	8004488 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2180      	movs	r1, #128	; 0x80
 8001e9e:	480a      	ldr	r0, [pc, #40]	; (8001ec8 <LED_ROUTINE+0x110>)
 8001ea0:	f002 faf2 	bl	8004488 <HAL_GPIO_WritePin>
}
 8001ea4:	bf00      	nop
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	33333333 	.word	0x33333333
 8001eac:	3fd33333 	.word	0x3fd33333
 8001eb0:	3d70a3d7 	.word	0x3d70a3d7
 8001eb4:	3fd3d70a 	.word	0x3fd3d70a
 8001eb8:	33333333 	.word	0x33333333
 8001ebc:	3fe33333 	.word	0x3fe33333
 8001ec0:	20000290 	.word	0x20000290
 8001ec4:	40020800 	.word	0x40020800
 8001ec8:	40020c00 	.word	0x40020c00

08001ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ed0:	f000 feb9 	bl	8002c46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ed4:	f000 f89c 	bl	8002010 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 8001ed8:	f000 fb50 	bl	800257c <MX_TIM2_Init>
  MX_I2C1_Init();
 8001edc:	f7ff fbf2 	bl	80016c4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001ee0:	f000 fe0c 	bl	8002afc <MX_USART3_UART_Init>
  MX_GPIO_Init();
 8001ee4:	f7ff f98e 	bl	8001204 <MX_GPIO_Init>
  MX_SPI4_Init();
 8001ee8:	f000 f92c 	bl	8002144 <MX_SPI4_Init>
  MX_DMA_Init();
 8001eec:	f7ff f96c 	bl	80011c8 <MX_DMA_Init>
  MX_TIM8_Init();
 8001ef0:	f000 fc90 	bl	8002814 <MX_TIM8_Init>
  MX_ADC1_Init();
 8001ef4:	f7ff f89a 	bl	800102c <MX_ADC1_Init>
  MX_TIM5_Init();
 8001ef8:	f000 fc38 	bl	800276c <MX_TIM5_Init>
  MX_TIM3_Init();
 8001efc:	f000 fb98 	bl	8002630 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001f00:	f000 fbe4 	bl	80026cc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1); // captures pulses
 8001f04:	2100      	movs	r1, #0
 8001f06:	482f      	ldr	r0, [pc, #188]	; (8001fc4 <main+0xf8>)
 8001f08:	f004 ffba 	bl	8006e80 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // servo control
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	482e      	ldr	r0, [pc, #184]	; (8001fc8 <main+0xfc>)
 8001f10:	f004 fe64 	bl	8006bdc <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3); 		// PID control
 8001f14:	482d      	ldr	r0, [pc, #180]	; (8001fcc <main+0x100>)
 8001f16:	f004 fd63 	bl	80069e0 <HAL_TIM_Base_Start_IT>
  LCD_Init(&hlcd1); // initialize LCD
 8001f1a:	482d      	ldr	r0, [pc, #180]	; (8001fd0 <main+0x104>)
 8001f1c:	f7ff fd27 	bl	800196e <LCD_Init>
  HAL_TIM_Base_Start_IT(&htim4); 		//UART
 8001f20:	482c      	ldr	r0, [pc, #176]	; (8001fd4 <main+0x108>)
 8001f22:	f004 fd5d 	bl	80069e0 <HAL_TIM_Base_Start_IT>
  arm_pid_init_f32(&pid,1);
 8001f26:	2101      	movs	r1, #1
 8001f28:	482b      	ldr	r0, [pc, #172]	; (8001fd8 <main+0x10c>)
 8001f2a:	f007 f9b1 	bl	8009290 <arm_pid_init_f32>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Sensor
	  HCSRO4_Read(&htim8);
 8001f2e:	4825      	ldr	r0, [pc, #148]	; (8001fc4 <main+0xf8>)
 8001f30:	f7ff fba8 	bl	8001684 <HCSRO4_Read>
	  HAL_Delay(30);
 8001f34:	201e      	movs	r0, #30
 8001f36:	f000 fee3 	bl	8002d00 <HAL_Delay>
	  d = Distance;
 8001f3a:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <main+0x110>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a28      	ldr	r2, [pc, #160]	; (8001fe0 <main+0x114>)
 8001f40:	6013      	str	r3, [r2, #0]

	  //setpoint from ADC
	  sp = ADC_SETPOINT(&hadc1);
 8001f42:	4828      	ldr	r0, [pc, #160]	; (8001fe4 <main+0x118>)
 8001f44:	f7ff ff04 	bl	8001d50 <ADC_SETPOINT>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	4a27      	ldr	r2, [pc, #156]	; (8001fe8 <main+0x11c>)
 8001f4c:	6013      	str	r3, [r2, #0]
	  LED_ROUTINE();
 8001f4e:	f7ff ff33 	bl	8001db8 <LED_ROUTINE>

	  //LCD
	  sprintf(pos_dist, "%.02f", d);
 8001f52:	4b23      	ldr	r3, [pc, #140]	; (8001fe0 <main+0x114>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe fb16 	bl	8000588 <__aeabi_f2d>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4922      	ldr	r1, [pc, #136]	; (8001fec <main+0x120>)
 8001f62:	4823      	ldr	r0, [pc, #140]	; (8001ff0 <main+0x124>)
 8001f64:	f008 f864 	bl	800a030 <siprintf>
	  sprintf(duty_print, "%d", duty_val);
 8001f68:	4b22      	ldr	r3, [pc, #136]	; (8001ff4 <main+0x128>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4922      	ldr	r1, [pc, #136]	; (8001ff8 <main+0x12c>)
 8001f70:	4822      	ldr	r0, [pc, #136]	; (8001ffc <main+0x130>)
 8001f72:	f008 f85d 	bl	800a030 <siprintf>
	  sprintf(sp_str, "%d", sp);
 8001f76:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <main+0x11c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	491e      	ldr	r1, [pc, #120]	; (8001ff8 <main+0x12c>)
 8001f7e:	4820      	ldr	r0, [pc, #128]	; (8002000 <main+0x134>)
 8001f80:	f008 f856 	bl	800a030 <siprintf>
	  LCD_SetCursor(&hlcd1, 0, 0);
 8001f84:	2200      	movs	r2, #0
 8001f86:	2100      	movs	r1, #0
 8001f88:	4811      	ldr	r0, [pc, #68]	; (8001fd0 <main+0x104>)
 8001f8a:	f7ff fd75 	bl	8001a78 <LCD_SetCursor>
	  LCD_printStr(&hlcd1, dist);
 8001f8e:	491d      	ldr	r1, [pc, #116]	; (8002004 <main+0x138>)
 8001f90:	480f      	ldr	r0, [pc, #60]	; (8001fd0 <main+0x104>)
 8001f92:	f7ff fd52 	bl	8001a3a <LCD_printStr>
	  LCD_printStr(&hlcd1, pos_dist);
 8001f96:	4916      	ldr	r1, [pc, #88]	; (8001ff0 <main+0x124>)
 8001f98:	480d      	ldr	r0, [pc, #52]	; (8001fd0 <main+0x104>)
 8001f9a:	f7ff fd4e 	bl	8001a3a <LCD_printStr>
	  LCD_printStr(&hlcd1, cm);
 8001f9e:	491a      	ldr	r1, [pc, #104]	; (8002008 <main+0x13c>)
 8001fa0:	480b      	ldr	r0, [pc, #44]	; (8001fd0 <main+0x104>)
 8001fa2:	f7ff fd4a 	bl	8001a3a <LCD_printStr>
	  LCD_SetCursor(&hlcd1, 1, 0);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	2101      	movs	r1, #1
 8001faa:	4809      	ldr	r0, [pc, #36]	; (8001fd0 <main+0x104>)
 8001fac:	f7ff fd64 	bl	8001a78 <LCD_SetCursor>
	  LCD_printStr(&hlcd1, "SETPOINT: ");
 8001fb0:	4916      	ldr	r1, [pc, #88]	; (800200c <main+0x140>)
 8001fb2:	4807      	ldr	r0, [pc, #28]	; (8001fd0 <main+0x104>)
 8001fb4:	f7ff fd41 	bl	8001a3a <LCD_printStr>
	  LCD_printStr(&hlcd1, sp_str);
 8001fb8:	4911      	ldr	r1, [pc, #68]	; (8002000 <main+0x134>)
 8001fba:	4805      	ldr	r0, [pc, #20]	; (8001fd0 <main+0x104>)
 8001fbc:	f7ff fd3d 	bl	8001a3a <LCD_printStr>
  {
 8001fc0:	e7b5      	b.n	8001f2e <main+0x62>
 8001fc2:	bf00      	nop
 8001fc4:	20000420 	.word	0x20000420
 8001fc8:	20000550 	.word	0x20000550
 8001fcc:	20000504 	.word	0x20000504
 8001fd0:	20000018 	.word	0x20000018
 8001fd4:	2000046c 	.word	0x2000046c
 8001fd8:	2000004c 	.word	0x2000004c
 8001fdc:	2000027c 	.word	0x2000027c
 8001fe0:	20000280 	.word	0x20000280
 8001fe4:	200002a4 	.word	0x200002a4
 8001fe8:	20000048 	.word	0x20000048
 8001fec:	0800dba8 	.word	0x0800dba8
 8001ff0:	20000398 	.word	0x20000398
 8001ff4:	20000288 	.word	0x20000288
 8001ff8:	0800dbb0 	.word	0x0800dbb0
 8001ffc:	200003a4 	.word	0x200003a4
 8002000:	20000294 	.word	0x20000294
 8002004:	20000038 	.word	0x20000038
 8002008:	20000044 	.word	0x20000044
 800200c:	0800dbb4 	.word	0x0800dbb4

08002010 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b0b4      	sub	sp, #208	; 0xd0
 8002014:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002016:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800201a:	2230      	movs	r2, #48	; 0x30
 800201c:	2100      	movs	r1, #0
 800201e:	4618      	mov	r0, r3
 8002020:	f007 f97e 	bl	8009320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002024:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]
 8002032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002034:	f107 0308 	add.w	r3, r7, #8
 8002038:	2284      	movs	r2, #132	; 0x84
 800203a:	2100      	movs	r1, #0
 800203c:	4618      	mov	r0, r3
 800203e:	f007 f96f 	bl	8009320 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002042:	f003 f91d 	bl	8005280 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002046:	4b3a      	ldr	r3, [pc, #232]	; (8002130 <SystemClock_Config+0x120>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	4a39      	ldr	r2, [pc, #228]	; (8002130 <SystemClock_Config+0x120>)
 800204c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002050:	6413      	str	r3, [r2, #64]	; 0x40
 8002052:	4b37      	ldr	r3, [pc, #220]	; (8002130 <SystemClock_Config+0x120>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800205a:	607b      	str	r3, [r7, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800205e:	4b35      	ldr	r3, [pc, #212]	; (8002134 <SystemClock_Config+0x124>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a34      	ldr	r2, [pc, #208]	; (8002134 <SystemClock_Config+0x124>)
 8002064:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	4b32      	ldr	r3, [pc, #200]	; (8002134 <SystemClock_Config+0x124>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002072:	603b      	str	r3, [r7, #0]
 8002074:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002076:	2301      	movs	r3, #1
 8002078:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800207c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002080:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002084:	2302      	movs	r3, #2
 8002086:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800208a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800208e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002092:	2304      	movs	r3, #4
 8002094:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002098:	23d8      	movs	r3, #216	; 0xd8
 800209a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800209e:	2302      	movs	r3, #2
 80020a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80020a4:	2303      	movs	r3, #3
 80020a6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020aa:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f003 f946 	bl	8005340 <HAL_RCC_OscConfig>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <SystemClock_Config+0xae>
  {
    Error_Handler();
 80020ba:	f000 f83d 	bl	8002138 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80020be:	f003 f8ef 	bl	80052a0 <HAL_PWREx_EnableOverDrive>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80020c8:	f000 f836 	bl	8002138 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020cc:	230f      	movs	r3, #15
 80020ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020d2:	2302      	movs	r3, #2
 80020d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020d8:	2300      	movs	r3, #0
 80020da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80020ee:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80020f2:	2107      	movs	r1, #7
 80020f4:	4618      	mov	r0, r3
 80020f6:	f003 fbc7 	bl	8005888 <HAL_RCC_ClockConfig>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002100:	f000 f81a 	bl	8002138 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1;
 8002104:	f44f 4382 	mov.w	r3, #16640	; 0x4100
 8002108:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800210a:	2300      	movs	r3, #0
 800210c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800210e:	2300      	movs	r3, #0
 8002110:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002112:	f107 0308 	add.w	r3, r7, #8
 8002116:	4618      	mov	r0, r3
 8002118:	f003 fdb8 	bl	8005c8c <HAL_RCCEx_PeriphCLKConfig>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <SystemClock_Config+0x116>
  {
    Error_Handler();
 8002122:	f000 f809 	bl	8002138 <Error_Handler>
  }
}
 8002126:	bf00      	nop
 8002128:	37d0      	adds	r7, #208	; 0xd0
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40023800 	.word	0x40023800
 8002134:	40007000 	.word	0x40007000

08002138 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800213c:	b672      	cpsid	i
}
 800213e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002140:	e7fe      	b.n	8002140 <Error_Handler+0x8>
	...

08002144 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002148:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <MX_SPI4_Init+0x74>)
 800214a:	4a1c      	ldr	r2, [pc, #112]	; (80021bc <MX_SPI4_Init+0x78>)
 800214c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800214e:	4b1a      	ldr	r3, [pc, #104]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002150:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002154:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002156:	4b18      	ldr	r3, [pc, #96]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800215c:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <MX_SPI4_Init+0x74>)
 800215e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002162:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002164:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002166:	2202      	movs	r2, #2
 8002168:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800216a:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <MX_SPI4_Init+0x74>)
 800216c:	2201      	movs	r2, #1
 800216e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002170:	4b11      	ldr	r3, [pc, #68]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002172:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002176:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002178:	4b0f      	ldr	r3, [pc, #60]	; (80021b8 <MX_SPI4_Init+0x74>)
 800217a:	2210      	movs	r2, #16
 800217c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800217e:	4b0e      	ldr	r3, [pc, #56]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002180:	2200      	movs	r2, #0
 8002182:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002184:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002186:	2200      	movs	r2, #0
 8002188:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800218a:	4b0b      	ldr	r3, [pc, #44]	; (80021b8 <MX_SPI4_Init+0x74>)
 800218c:	2200      	movs	r2, #0
 800218e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002190:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002192:	2207      	movs	r2, #7
 8002194:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002196:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <MX_SPI4_Init+0x74>)
 8002198:	2200      	movs	r2, #0
 800219a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <MX_SPI4_Init+0x74>)
 800219e:	2200      	movs	r2, #0
 80021a0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80021a2:	4805      	ldr	r0, [pc, #20]	; (80021b8 <MX_SPI4_Init+0x74>)
 80021a4:	f004 f962 	bl	800646c <HAL_SPI_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80021ae:	f7ff ffc3 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80021b2:	bf00      	nop
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	200003bc 	.word	0x200003bc
 80021bc:	40013400 	.word	0x40013400

080021c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
 80021d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a1b      	ldr	r2, [pc, #108]	; (800224c <HAL_SPI_MspInit+0x8c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d12f      	bne.n	8002242 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80021e2:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <HAL_SPI_MspInit+0x90>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	4a1a      	ldr	r2, [pc, #104]	; (8002250 <HAL_SPI_MspInit+0x90>)
 80021e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80021ec:	6453      	str	r3, [r2, #68]	; 0x44
 80021ee:	4b18      	ldr	r3, [pc, #96]	; (8002250 <HAL_SPI_MspInit+0x90>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021f6:	613b      	str	r3, [r7, #16]
 80021f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021fa:	4b15      	ldr	r3, [pc, #84]	; (8002250 <HAL_SPI_MspInit+0x90>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	4a14      	ldr	r2, [pc, #80]	; (8002250 <HAL_SPI_MspInit+0x90>)
 8002200:	f043 0310 	orr.w	r3, r3, #16
 8002204:	6313      	str	r3, [r2, #48]	; 0x30
 8002206:	4b12      	ldr	r3, [pc, #72]	; (8002250 <HAL_SPI_MspInit+0x90>)
 8002208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220a:	f003 0310 	and.w	r3, r3, #16
 800220e:	60fb      	str	r3, [r7, #12]
 8002210:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002212:	2364      	movs	r3, #100	; 0x64
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002222:	2305      	movs	r3, #5
 8002224:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	4809      	ldr	r0, [pc, #36]	; (8002254 <HAL_SPI_MspInit+0x94>)
 800222e:	f001 ff7f 	bl	8004130 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	2100      	movs	r1, #0
 8002236:	2054      	movs	r0, #84	; 0x54
 8002238:	f001 fbb9 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 800223c:	2054      	movs	r0, #84	; 0x54
 800223e:	f001 fbd2 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002242:	bf00      	nop
 8002244:	3728      	adds	r7, #40	; 0x28
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40013400 	.word	0x40013400
 8002250:	40023800 	.word	0x40023800
 8002254:	40021000 	.word	0x40021000

08002258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800225e:	4b0f      	ldr	r3, [pc, #60]	; (800229c <HAL_MspInit+0x44>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002262:	4a0e      	ldr	r2, [pc, #56]	; (800229c <HAL_MspInit+0x44>)
 8002264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002268:	6413      	str	r3, [r2, #64]	; 0x40
 800226a:	4b0c      	ldr	r3, [pc, #48]	; (800229c <HAL_MspInit+0x44>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002276:	4b09      	ldr	r3, [pc, #36]	; (800229c <HAL_MspInit+0x44>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227a:	4a08      	ldr	r2, [pc, #32]	; (800229c <HAL_MspInit+0x44>)
 800227c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002280:	6453      	str	r3, [r2, #68]	; 0x44
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_MspInit+0x44>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002286:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40023800 	.word	0x40023800

080022a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022a4:	e7fe      	b.n	80022a4 <NMI_Handler+0x4>

080022a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022aa:	e7fe      	b.n	80022aa <HardFault_Handler+0x4>

080022ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022b0:	e7fe      	b.n	80022b0 <MemManage_Handler+0x4>

080022b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022b6:	e7fe      	b.n	80022b6 <BusFault_Handler+0x4>

080022b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022bc:	e7fe      	b.n	80022bc <UsageFault_Handler+0x4>

080022be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022be:	b480      	push	{r7}
 80022c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022ec:	f000 fce8 	bl	8002cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80022f8:	4802      	ldr	r0, [pc, #8]	; (8002304 <ADC_IRQHandler+0x10>)
 80022fa:	f000 fec2 	bl	8003082 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	200002a4 	.word	0x200002a4

08002308 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800230c:	4802      	ldr	r0, [pc, #8]	; (8002318 <TIM2_IRQHandler+0x10>)
 800230e:	f004 ff01 	bl	8007114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000550 	.word	0x20000550

0800231c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002320:	4802      	ldr	r0, [pc, #8]	; (800232c <TIM3_IRQHandler+0x10>)
 8002322:	f004 fef7 	bl	8007114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000504 	.word	0x20000504

08002330 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002334:	4802      	ldr	r0, [pc, #8]	; (8002340 <TIM4_IRQHandler+0x10>)
 8002336:	f004 feed 	bl	8007114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	2000046c 	.word	0x2000046c

08002344 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002348:	4802      	ldr	r0, [pc, #8]	; (8002354 <I2C1_EV_IRQHandler+0x10>)
 800234a:	f002 f96b 	bl	8004624 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	2000034c 	.word	0x2000034c

08002358 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800235c:	4802      	ldr	r0, [pc, #8]	; (8002368 <I2C1_ER_IRQHandler+0x10>)
 800235e:	f002 f97b 	bl	8004658 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	2000034c 	.word	0x2000034c

0800236c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002370:	4802      	ldr	r0, [pc, #8]	; (800237c <USART3_IRQHandler+0x10>)
 8002372:	f006 f8f9 	bl	8008568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	2000059c 	.word	0x2000059c

08002380 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002384:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002388:	f002 f898 	bl	80044bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}

08002390 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002394:	4802      	ldr	r0, [pc, #8]	; (80023a0 <TIM8_CC_IRQHandler+0x10>)
 8002396:	f004 febd 	bl	8007114 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000420 	.word	0x20000420

080023a4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023a8:	4802      	ldr	r0, [pc, #8]	; (80023b4 <DMA2_Stream0_IRQHandler+0x10>)
 80023aa:	f001 fc77 	bl	8003c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200002ec 	.word	0x200002ec

080023b8 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80023bc:	4802      	ldr	r0, [pc, #8]	; (80023c8 <SPI4_IRQHandler+0x10>)
 80023be:	f004 f901 	bl	80065c4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	200003bc 	.word	0x200003bc

080023cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
	return 1;
 80023d0:	2301      	movs	r3, #1
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <_kill>:

int _kill(int pid, int sig)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023e6:	f006 ff71 	bl	80092cc <__errno>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2216      	movs	r2, #22
 80023ee:	601a      	str	r2, [r3, #0]
	return -1;
 80023f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <_exit>:

void _exit (int status)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002404:	f04f 31ff 	mov.w	r1, #4294967295
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7ff ffe7 	bl	80023dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800240e:	e7fe      	b.n	800240e <_exit+0x12>

08002410 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241c:	2300      	movs	r3, #0
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	e00a      	b.n	8002438 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002422:	f3af 8000 	nop.w
 8002426:	4601      	mov	r1, r0
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	1c5a      	adds	r2, r3, #1
 800242c:	60ba      	str	r2, [r7, #8]
 800242e:	b2ca      	uxtb	r2, r1
 8002430:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	3301      	adds	r3, #1
 8002436:	617b      	str	r3, [r7, #20]
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	429a      	cmp	r2, r3
 800243e:	dbf0      	blt.n	8002422 <_read+0x12>
	}

return len;
 8002440:	687b      	ldr	r3, [r7, #4]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002456:	2300      	movs	r3, #0
 8002458:	617b      	str	r3, [r7, #20]
 800245a:	e009      	b.n	8002470 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	1c5a      	adds	r2, r3, #1
 8002460:	60ba      	str	r2, [r7, #8]
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	4618      	mov	r0, r3
 8002466:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	3301      	adds	r3, #1
 800246e:	617b      	str	r3, [r7, #20]
 8002470:	697a      	ldr	r2, [r7, #20]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	429a      	cmp	r2, r3
 8002476:	dbf1      	blt.n	800245c <_write+0x12>
	}
	return len;
 8002478:	687b      	ldr	r3, [r7, #4]
}
 800247a:	4618      	mov	r0, r3
 800247c:	3718      	adds	r7, #24
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}

08002482 <_close>:

int _close(int file)
{
 8002482:	b480      	push	{r7}
 8002484:	b083      	sub	sp, #12
 8002486:	af00      	add	r7, sp, #0
 8002488:	6078      	str	r0, [r7, #4]
	return -1;
 800248a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800248e:	4618      	mov	r0, r3
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800249a:	b480      	push	{r7}
 800249c:	b083      	sub	sp, #12
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
 80024a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024aa:	605a      	str	r2, [r3, #4]
	return 0;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr

080024ba <_isatty>:

int _isatty(int file)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b083      	sub	sp, #12
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
	return 1;
 80024c2:	2301      	movs	r3, #1
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
	return 0;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024f4:	4a14      	ldr	r2, [pc, #80]	; (8002548 <_sbrk+0x5c>)
 80024f6:	4b15      	ldr	r3, [pc, #84]	; (800254c <_sbrk+0x60>)
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002500:	4b13      	ldr	r3, [pc, #76]	; (8002550 <_sbrk+0x64>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d102      	bne.n	800250e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002508:	4b11      	ldr	r3, [pc, #68]	; (8002550 <_sbrk+0x64>)
 800250a:	4a12      	ldr	r2, [pc, #72]	; (8002554 <_sbrk+0x68>)
 800250c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800250e:	4b10      	ldr	r3, [pc, #64]	; (8002550 <_sbrk+0x64>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	429a      	cmp	r2, r3
 800251a:	d207      	bcs.n	800252c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800251c:	f006 fed6 	bl	80092cc <__errno>
 8002520:	4603      	mov	r3, r0
 8002522:	220c      	movs	r2, #12
 8002524:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002526:	f04f 33ff 	mov.w	r3, #4294967295
 800252a:	e009      	b.n	8002540 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800252c:	4b08      	ldr	r3, [pc, #32]	; (8002550 <_sbrk+0x64>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002532:	4b07      	ldr	r3, [pc, #28]	; (8002550 <_sbrk+0x64>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4413      	add	r3, r2
 800253a:	4a05      	ldr	r2, [pc, #20]	; (8002550 <_sbrk+0x64>)
 800253c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800253e:	68fb      	ldr	r3, [r7, #12]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20050000 	.word	0x20050000
 800254c:	00000400 	.word	0x00000400
 8002550:	20000298 	.word	0x20000298
 8002554:	20000638 	.word	0x20000638

08002558 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800255c:	4b06      	ldr	r3, [pc, #24]	; (8002578 <SystemInit+0x20>)
 800255e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002562:	4a05      	ldr	r2, [pc, #20]	; (8002578 <SystemInit+0x20>)
 8002564:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002568:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b08a      	sub	sp, #40	; 0x28
 8002580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002582:	f107 031c 	add.w	r3, r7, #28
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800258e:	463b      	mov	r3, r7
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
 8002598:	60da      	str	r2, [r3, #12]
 800259a:	611a      	str	r2, [r3, #16]
 800259c:	615a      	str	r2, [r3, #20]
 800259e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025a0:	4b22      	ldr	r3, [pc, #136]	; (800262c <MX_TIM2_Init+0xb0>)
 80025a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2160 - 1;
 80025a8:	4b20      	ldr	r3, [pc, #128]	; (800262c <MX_TIM2_Init+0xb0>)
 80025aa:	f640 026f 	movw	r2, #2159	; 0x86f
 80025ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b0:	4b1e      	ldr	r3, [pc, #120]	; (800262c <MX_TIM2_Init+0xb0>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000 -1;
 80025b6:	4b1d      	ldr	r3, [pc, #116]	; (800262c <MX_TIM2_Init+0xb0>)
 80025b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80025bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025be:	4b1b      	ldr	r3, [pc, #108]	; (800262c <MX_TIM2_Init+0xb0>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025c4:	4b19      	ldr	r3, [pc, #100]	; (800262c <MX_TIM2_Init+0xb0>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80025ca:	4818      	ldr	r0, [pc, #96]	; (800262c <MX_TIM2_Init+0xb0>)
 80025cc:	f004 faaf 	bl	8006b2e <HAL_TIM_PWM_Init>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 80025d6:	f7ff fdaf 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025da:	2300      	movs	r3, #0
 80025dc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025de:	2300      	movs	r3, #0
 80025e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025e2:	f107 031c 	add.w	r3, r7, #28
 80025e6:	4619      	mov	r1, r3
 80025e8:	4810      	ldr	r0, [pc, #64]	; (800262c <MX_TIM2_Init+0xb0>)
 80025ea:	f005 fe67 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80025f4:	f7ff fda0 	bl	8002138 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025f8:	2360      	movs	r3, #96	; 0x60
 80025fa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002600:	2300      	movs	r3, #0
 8002602:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002604:	2300      	movs	r3, #0
 8002606:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002608:	463b      	mov	r3, r7
 800260a:	2200      	movs	r2, #0
 800260c:	4619      	mov	r1, r3
 800260e:	4807      	ldr	r0, [pc, #28]	; (800262c <MX_TIM2_Init+0xb0>)
 8002610:	f004 ff34 	bl	800747c <HAL_TIM_PWM_ConfigChannel>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 800261a:	f7ff fd8d 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800261e:	4803      	ldr	r0, [pc, #12]	; (800262c <MX_TIM2_Init+0xb0>)
 8002620:	f000 fa36 	bl	8002a90 <HAL_TIM_MspPostInit>

}
 8002624:	bf00      	nop
 8002626:	3728      	adds	r7, #40	; 0x28
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	20000550 	.word	0x20000550

08002630 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b088      	sub	sp, #32
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002636:	f107 0310 	add.w	r3, r7, #16
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
 8002640:	609a      	str	r2, [r3, #8]
 8002642:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800264e:	4b1d      	ldr	r3, [pc, #116]	; (80026c4 <MX_TIM3_Init+0x94>)
 8002650:	4a1d      	ldr	r2, [pc, #116]	; (80026c8 <MX_TIM3_Init+0x98>)
 8002652:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 108 - 1;
 8002654:	4b1b      	ldr	r3, [pc, #108]	; (80026c4 <MX_TIM3_Init+0x94>)
 8002656:	226b      	movs	r2, #107	; 0x6b
 8002658:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265a:	4b1a      	ldr	r3, [pc, #104]	; (80026c4 <MX_TIM3_Init+0x94>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000 - 1;
 8002660:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <MX_TIM3_Init+0x94>)
 8002662:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002666:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002668:	4b16      	ldr	r3, [pc, #88]	; (80026c4 <MX_TIM3_Init+0x94>)
 800266a:	2200      	movs	r2, #0
 800266c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800266e:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <MX_TIM3_Init+0x94>)
 8002670:	2200      	movs	r2, #0
 8002672:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002674:	4813      	ldr	r0, [pc, #76]	; (80026c4 <MX_TIM3_Init+0x94>)
 8002676:	f004 f8c4 	bl	8006802 <HAL_TIM_Base_Init>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002680:	f7ff fd5a 	bl	8002138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002688:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800268a:	f107 0310 	add.w	r3, r7, #16
 800268e:	4619      	mov	r1, r3
 8002690:	480c      	ldr	r0, [pc, #48]	; (80026c4 <MX_TIM3_Init+0x94>)
 8002692:	f005 f803 	bl	800769c <HAL_TIM_ConfigClockSource>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800269c:	f7ff fd4c 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026a0:	2300      	movs	r3, #0
 80026a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026a8:	1d3b      	adds	r3, r7, #4
 80026aa:	4619      	mov	r1, r3
 80026ac:	4805      	ldr	r0, [pc, #20]	; (80026c4 <MX_TIM3_Init+0x94>)
 80026ae:	f005 fe05 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80026b8:	f7ff fd3e 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026bc:	bf00      	nop
 80026be:	3720      	adds	r7, #32
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000504 	.word	0x20000504
 80026c8:	40000400 	.word	0x40000400

080026cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b088      	sub	sp, #32
 80026d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026d2:	f107 0310 	add.w	r3, r7, #16
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	605a      	str	r2, [r3, #4]
 80026dc:	609a      	str	r2, [r3, #8]
 80026de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e0:	1d3b      	adds	r3, r7, #4
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026ea:	4b1e      	ldr	r3, [pc, #120]	; (8002764 <MX_TIM4_Init+0x98>)
 80026ec:	4a1e      	ldr	r2, [pc, #120]	; (8002768 <MX_TIM4_Init+0x9c>)
 80026ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 432-1;
 80026f0:	4b1c      	ldr	r3, [pc, #112]	; (8002764 <MX_TIM4_Init+0x98>)
 80026f2:	f240 12af 	movw	r2, #431	; 0x1af
 80026f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f8:	4b1a      	ldr	r3, [pc, #104]	; (8002764 <MX_TIM4_Init+0x98>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000-1;
 80026fe:	4b19      	ldr	r3, [pc, #100]	; (8002764 <MX_TIM4_Init+0x98>)
 8002700:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002704:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002706:	4b17      	ldr	r3, [pc, #92]	; (8002764 <MX_TIM4_Init+0x98>)
 8002708:	2200      	movs	r2, #0
 800270a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270c:	4b15      	ldr	r3, [pc, #84]	; (8002764 <MX_TIM4_Init+0x98>)
 800270e:	2200      	movs	r2, #0
 8002710:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002712:	4814      	ldr	r0, [pc, #80]	; (8002764 <MX_TIM4_Init+0x98>)
 8002714:	f004 f875 	bl	8006802 <HAL_TIM_Base_Init>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800271e:	f7ff fd0b 	bl	8002138 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002726:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	4619      	mov	r1, r3
 800272e:	480d      	ldr	r0, [pc, #52]	; (8002764 <MX_TIM4_Init+0x98>)
 8002730:	f004 ffb4 	bl	800769c <HAL_TIM_ConfigClockSource>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 800273a:	f7ff fcfd 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273e:	2300      	movs	r3, #0
 8002740:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002742:	2300      	movs	r3, #0
 8002744:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002746:	1d3b      	adds	r3, r7, #4
 8002748:	4619      	mov	r1, r3
 800274a:	4806      	ldr	r0, [pc, #24]	; (8002764 <MX_TIM4_Init+0x98>)
 800274c:	f005 fdb6 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002756:	f7ff fcef 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800275a:	bf00      	nop
 800275c:	3720      	adds	r7, #32
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	2000046c 	.word	0x2000046c
 8002768:	40000800 	.word	0x40000800

0800276c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002772:	f107 0314 	add.w	r3, r7, #20
 8002776:	2200      	movs	r2, #0
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	605a      	str	r2, [r3, #4]
 800277c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800277e:	1d3b      	adds	r3, r7, #4
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800278a:	4b20      	ldr	r3, [pc, #128]	; (800280c <MX_TIM5_Init+0xa0>)
 800278c:	4a20      	ldr	r2, [pc, #128]	; (8002810 <MX_TIM5_Init+0xa4>)
 800278e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 108;
 8002790:	4b1e      	ldr	r3, [pc, #120]	; (800280c <MX_TIM5_Init+0xa0>)
 8002792:	226c      	movs	r2, #108	; 0x6c
 8002794:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002796:	4b1d      	ldr	r3, [pc, #116]	; (800280c <MX_TIM5_Init+0xa0>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xffff - 1;
 800279c:	4b1b      	ldr	r3, [pc, #108]	; (800280c <MX_TIM5_Init+0xa0>)
 800279e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80027a2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a4:	4b19      	ldr	r3, [pc, #100]	; (800280c <MX_TIM5_Init+0xa0>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027aa:	4b18      	ldr	r3, [pc, #96]	; (800280c <MX_TIM5_Init+0xa0>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80027b0:	4816      	ldr	r0, [pc, #88]	; (800280c <MX_TIM5_Init+0xa0>)
 80027b2:	f004 fb0d 	bl	8006dd0 <HAL_TIM_IC_Init>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80027bc:	f7ff fcbc 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c0:	2300      	movs	r3, #0
 80027c2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80027c8:	f107 0314 	add.w	r3, r7, #20
 80027cc:	4619      	mov	r1, r3
 80027ce:	480f      	ldr	r0, [pc, #60]	; (800280c <MX_TIM5_Init+0xa0>)
 80027d0:	f005 fd74 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 80027da:	f7ff fcad 	bl	8002138 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027de:	2300      	movs	r3, #0
 80027e0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027e2:	2301      	movs	r3, #1
 80027e4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027ee:	1d3b      	adds	r3, r7, #4
 80027f0:	2200      	movs	r2, #0
 80027f2:	4619      	mov	r1, r3
 80027f4:	4805      	ldr	r0, [pc, #20]	; (800280c <MX_TIM5_Init+0xa0>)
 80027f6:	f004 fdac 	bl	8007352 <HAL_TIM_IC_ConfigChannel>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8002800:	f7ff fc9a 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002804:	bf00      	nop
 8002806:	3720      	adds	r7, #32
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	200004b8 	.word	0x200004b8
 8002810:	40000c00 	.word	0x40000c00

08002814 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b088      	sub	sp, #32
 8002818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800281a:	f107 0314 	add.w	r3, r7, #20
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
 8002822:	605a      	str	r2, [r3, #4]
 8002824:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002826:	1d3b      	adds	r3, r7, #4
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	609a      	str	r2, [r3, #8]
 8002830:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002832:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <MX_TIM8_Init+0xac>)
 8002834:	4a23      	ldr	r2, [pc, #140]	; (80028c4 <MX_TIM8_Init+0xb0>)
 8002836:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 216-1;
 8002838:	4b21      	ldr	r3, [pc, #132]	; (80028c0 <MX_TIM8_Init+0xac>)
 800283a:	22d7      	movs	r2, #215	; 0xd7
 800283c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283e:	4b20      	ldr	r3, [pc, #128]	; (80028c0 <MX_TIM8_Init+0xac>)
 8002840:	2200      	movs	r2, #0
 8002842:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 8002844:	4b1e      	ldr	r3, [pc, #120]	; (80028c0 <MX_TIM8_Init+0xac>)
 8002846:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800284a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800284c:	4b1c      	ldr	r3, [pc, #112]	; (80028c0 <MX_TIM8_Init+0xac>)
 800284e:	2200      	movs	r2, #0
 8002850:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002852:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <MX_TIM8_Init+0xac>)
 8002854:	2200      	movs	r2, #0
 8002856:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002858:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <MX_TIM8_Init+0xac>)
 800285a:	2200      	movs	r2, #0
 800285c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800285e:	4818      	ldr	r0, [pc, #96]	; (80028c0 <MX_TIM8_Init+0xac>)
 8002860:	f004 fab6 	bl	8006dd0 <HAL_TIM_IC_Init>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800286a:	f7ff fc65 	bl	8002138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002872:	2300      	movs	r3, #0
 8002874:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	480f      	ldr	r0, [pc, #60]	; (80028c0 <MX_TIM8_Init+0xac>)
 8002882:	f005 fd1b 	bl	80082bc <HAL_TIMEx_MasterConfigSynchronization>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 800288c:	f7ff fc54 	bl	8002138 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002890:	2300      	movs	r3, #0
 8002892:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002894:	2301      	movs	r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800289c:	2300      	movs	r3, #0
 800289e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	2200      	movs	r2, #0
 80028a4:	4619      	mov	r1, r3
 80028a6:	4806      	ldr	r0, [pc, #24]	; (80028c0 <MX_TIM8_Init+0xac>)
 80028a8:	f004 fd53 	bl	8007352 <HAL_TIM_IC_ConfigChannel>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_TIM8_Init+0xa2>
  {
    Error_Handler();
 80028b2:	f7ff fc41 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	3720      	adds	r7, #32
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	20000420 	.word	0x20000420
 80028c4:	40010400 	.word	0x40010400

080028c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028d8:	d113      	bne.n	8002902 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028da:	4b0c      	ldr	r3, [pc, #48]	; (800290c <HAL_TIM_PWM_MspInit+0x44>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	4a0b      	ldr	r2, [pc, #44]	; (800290c <HAL_TIM_PWM_MspInit+0x44>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6413      	str	r3, [r2, #64]	; 0x40
 80028e6:	4b09      	ldr	r3, [pc, #36]	; (800290c <HAL_TIM_PWM_MspInit+0x44>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2100      	movs	r1, #0
 80028f6:	201c      	movs	r0, #28
 80028f8:	f001 f859 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028fc:	201c      	movs	r0, #28
 80028fe:	f001 f872 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002902:	bf00      	nop
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40023800 	.word	0x40023800

08002910 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a1a      	ldr	r2, [pc, #104]	; (8002988 <HAL_TIM_Base_MspInit+0x78>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d114      	bne.n	800294c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002922:	4b1a      	ldr	r3, [pc, #104]	; (800298c <HAL_TIM_Base_MspInit+0x7c>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	4a19      	ldr	r2, [pc, #100]	; (800298c <HAL_TIM_Base_MspInit+0x7c>)
 8002928:	f043 0302 	orr.w	r3, r3, #2
 800292c:	6413      	str	r3, [r2, #64]	; 0x40
 800292e:	4b17      	ldr	r3, [pc, #92]	; (800298c <HAL_TIM_Base_MspInit+0x7c>)
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800293a:	2200      	movs	r2, #0
 800293c:	2100      	movs	r1, #0
 800293e:	201d      	movs	r0, #29
 8002940:	f001 f835 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002944:	201d      	movs	r0, #29
 8002946:	f001 f84e 	bl	80039e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800294a:	e018      	b.n	800297e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM4)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0f      	ldr	r2, [pc, #60]	; (8002990 <HAL_TIM_Base_MspInit+0x80>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d113      	bne.n	800297e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002956:	4b0d      	ldr	r3, [pc, #52]	; (800298c <HAL_TIM_Base_MspInit+0x7c>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	4a0c      	ldr	r2, [pc, #48]	; (800298c <HAL_TIM_Base_MspInit+0x7c>)
 800295c:	f043 0304 	orr.w	r3, r3, #4
 8002960:	6413      	str	r3, [r2, #64]	; 0x40
 8002962:	4b0a      	ldr	r3, [pc, #40]	; (800298c <HAL_TIM_Base_MspInit+0x7c>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800296e:	2200      	movs	r2, #0
 8002970:	2100      	movs	r1, #0
 8002972:	201e      	movs	r0, #30
 8002974:	f001 f81b 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002978:	201e      	movs	r0, #30
 800297a:	f001 f834 	bl	80039e6 <HAL_NVIC_EnableIRQ>
}
 800297e:	bf00      	nop
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40000400 	.word	0x40000400
 800298c:	40023800 	.word	0x40023800
 8002990:	40000800 	.word	0x40000800

08002994 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b08c      	sub	sp, #48	; 0x30
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 031c 	add.w	r3, r7, #28
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM5)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a32      	ldr	r2, [pc, #200]	; (8002a7c <HAL_TIM_IC_MspInit+0xe8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d128      	bne.n	8002a08 <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029b6:	4b32      	ldr	r3, [pc, #200]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	4a31      	ldr	r2, [pc, #196]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 80029bc:	f043 0308 	orr.w	r3, r3, #8
 80029c0:	6413      	str	r3, [r2, #64]	; 0x40
 80029c2:	4b2f      	ldr	r3, [pc, #188]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c6:	f003 0308 	and.w	r3, r3, #8
 80029ca:	61bb      	str	r3, [r7, #24]
 80029cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	4b2c      	ldr	r3, [pc, #176]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	4a2b      	ldr	r2, [pc, #172]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	6313      	str	r3, [r2, #48]	; 0x30
 80029da:	4b29      	ldr	r3, [pc, #164]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029e6:	2301      	movs	r3, #1
 80029e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	2302      	movs	r3, #2
 80029ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f2:	2300      	movs	r3, #0
 80029f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80029f6:	2302      	movs	r3, #2
 80029f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fa:	f107 031c 	add.w	r3, r7, #28
 80029fe:	4619      	mov	r1, r3
 8002a00:	4820      	ldr	r0, [pc, #128]	; (8002a84 <HAL_TIM_IC_MspInit+0xf0>)
 8002a02:	f001 fb95 	bl	8004130 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002a06:	e034      	b.n	8002a72 <HAL_TIM_IC_MspInit+0xde>
  else if(tim_icHandle->Instance==TIM8)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a1e      	ldr	r2, [pc, #120]	; (8002a88 <HAL_TIM_IC_MspInit+0xf4>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d12f      	bne.n	8002a72 <HAL_TIM_IC_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	4a1a      	ldr	r2, [pc, #104]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a1e:	4b18      	ldr	r3, [pc, #96]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	613b      	str	r3, [r7, #16]
 8002a28:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a2a:	4b15      	ldr	r3, [pc, #84]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 8002a30:	f043 0304 	orr.w	r3, r3, #4
 8002a34:	6313      	str	r3, [r2, #48]	; 0x30
 8002a36:	4b12      	ldr	r3, [pc, #72]	; (8002a80 <HAL_TIM_IC_MspInit+0xec>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	f003 0304 	and.w	r3, r3, #4
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a42:	2340      	movs	r3, #64	; 0x40
 8002a44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a46:	2302      	movs	r3, #2
 8002a48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002a52:	2303      	movs	r3, #3
 8002a54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a56:	f107 031c 	add.w	r3, r7, #28
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	480b      	ldr	r0, [pc, #44]	; (8002a8c <HAL_TIM_IC_MspInit+0xf8>)
 8002a5e:	f001 fb67 	bl	8004130 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2100      	movs	r1, #0
 8002a66:	202e      	movs	r0, #46	; 0x2e
 8002a68:	f000 ffa1 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002a6c:	202e      	movs	r0, #46	; 0x2e
 8002a6e:	f000 ffba 	bl	80039e6 <HAL_NVIC_EnableIRQ>
}
 8002a72:	bf00      	nop
 8002a74:	3730      	adds	r7, #48	; 0x30
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40000c00 	.word	0x40000c00
 8002a80:	40023800 	.word	0x40023800
 8002a84:	40020000 	.word	0x40020000
 8002a88:	40010400 	.word	0x40010400
 8002a8c:	40020800 	.word	0x40020800

08002a90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b088      	sub	sp, #32
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a98:	f107 030c 	add.w	r3, r7, #12
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	605a      	str	r2, [r3, #4]
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ab0:	d11b      	bne.n	8002aea <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab2:	4b10      	ldr	r3, [pc, #64]	; (8002af4 <HAL_TIM_MspPostInit+0x64>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	4a0f      	ldr	r2, [pc, #60]	; (8002af4 <HAL_TIM_MspPostInit+0x64>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	6313      	str	r3, [r2, #48]	; 0x30
 8002abe:	4b0d      	ldr	r3, [pc, #52]	; (8002af4 <HAL_TIM_MspPostInit+0x64>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	60bb      	str	r3, [r7, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_Pin;
 8002aca:	2320      	movs	r3, #32
 8002acc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ace:	2302      	movs	r3, #2
 8002ad0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ada:	2301      	movs	r3, #1
 8002adc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 8002ade:	f107 030c 	add.w	r3, r7, #12
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4804      	ldr	r0, [pc, #16]	; (8002af8 <HAL_TIM_MspPostInit+0x68>)
 8002ae6:	f001 fb23 	bl	8004130 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002aea:	bf00      	nop
 8002aec:	3720      	adds	r7, #32
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40020000 	.word	0x40020000

08002afc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002b00:	4b14      	ldr	r3, [pc, #80]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b02:	4a15      	ldr	r2, [pc, #84]	; (8002b58 <MX_USART3_UART_Init+0x5c>)
 8002b04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002b06:	4b13      	ldr	r3, [pc, #76]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002b0e:	4b11      	ldr	r3, [pc, #68]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002b14:	4b0f      	ldr	r3, [pc, #60]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002b1a:	4b0e      	ldr	r3, [pc, #56]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002b20:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b22:	220c      	movs	r2, #12
 8002b24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b26:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b32:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b38:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002b3e:	4805      	ldr	r0, [pc, #20]	; (8002b54 <MX_USART3_UART_Init+0x58>)
 8002b40:	f005 fc68 	bl	8008414 <HAL_UART_Init>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002b4a:	f7ff faf5 	bl	8002138 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	2000059c 	.word	0x2000059c
 8002b58:	40004800 	.word	0x40004800

08002b5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08a      	sub	sp, #40	; 0x28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b64:	f107 0314 	add.w	r3, r7, #20
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	609a      	str	r2, [r3, #8]
 8002b70:	60da      	str	r2, [r3, #12]
 8002b72:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a1b      	ldr	r2, [pc, #108]	; (8002be8 <HAL_UART_MspInit+0x8c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d130      	bne.n	8002be0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b7e:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_UART_MspInit+0x90>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	4a1a      	ldr	r2, [pc, #104]	; (8002bec <HAL_UART_MspInit+0x90>)
 8002b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b88:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8a:	4b18      	ldr	r3, [pc, #96]	; (8002bec <HAL_UART_MspInit+0x90>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b92:	613b      	str	r3, [r7, #16]
 8002b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b96:	4b15      	ldr	r3, [pc, #84]	; (8002bec <HAL_UART_MspInit+0x90>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a14      	ldr	r2, [pc, #80]	; (8002bec <HAL_UART_MspInit+0x90>)
 8002b9c:	f043 0308 	orr.w	r3, r3, #8
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <HAL_UART_MspInit+0x90>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002bae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002bc0:	2307      	movs	r3, #7
 8002bc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bc4:	f107 0314 	add.w	r3, r7, #20
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4809      	ldr	r0, [pc, #36]	; (8002bf0 <HAL_UART_MspInit+0x94>)
 8002bcc:	f001 fab0 	bl	8004130 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	2027      	movs	r0, #39	; 0x27
 8002bd6:	f000 feea 	bl	80039ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002bda:	2027      	movs	r0, #39	; 0x27
 8002bdc:	f000 ff03 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002be0:	bf00      	nop
 8002be2:	3728      	adds	r7, #40	; 0x28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40004800 	.word	0x40004800
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	40020c00 	.word	0x40020c00

08002bf4 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002bf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bf8:	480d      	ldr	r0, [pc, #52]	; (8002c30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002bfa:	490e      	ldr	r1, [pc, #56]	; (8002c34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002bfc:	4a0e      	ldr	r2, [pc, #56]	; (8002c38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c00:	e002      	b.n	8002c08 <LoopCopyDataInit>

08002c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c06:	3304      	adds	r3, #4

08002c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c0c:	d3f9      	bcc.n	8002c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c0e:	4a0b      	ldr	r2, [pc, #44]	; (8002c3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c10:	4c0b      	ldr	r4, [pc, #44]	; (8002c40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c14:	e001      	b.n	8002c1a <LoopFillZerobss>

08002c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c18:	3204      	adds	r2, #4

08002c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c1c:	d3fb      	bcc.n	8002c16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c1e:	f7ff fc9b 	bl	8002558 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c22:	f006 fb59 	bl	80092d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c26:	f7ff f951 	bl	8001ecc <main>
  bx  lr    
 8002c2a:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack      /* set stack pointer */
 8002c2c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c34:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8002c38:	0800e0ac 	.word	0x0800e0ac
  ldr r2, =_sbss
 8002c3c:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 8002c40:	20000634 	.word	0x20000634

08002c44 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c44:	e7fe      	b.n	8002c44 <CAN1_RX0_IRQHandler>

08002c46 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c4a:	2003      	movs	r0, #3
 8002c4c:	f000 fea4 	bl	8003998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c50:	2000      	movs	r0, #0
 8002c52:	f000 f805 	bl	8002c60 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002c56:	f7ff faff 	bl	8002258 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c68:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <HAL_InitTick+0x54>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	4b12      	ldr	r3, [pc, #72]	; (8002cb8 <HAL_InitTick+0x58>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	4619      	mov	r1, r3
 8002c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 febf 	bl	8003a02 <HAL_SYSTICK_Config>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00e      	b.n	8002cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b0f      	cmp	r3, #15
 8002c92:	d80a      	bhi.n	8002caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c94:	2200      	movs	r2, #0
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f000 fe87 	bl	80039ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ca0:	4a06      	ldr	r2, [pc, #24]	; (8002cbc <HAL_InitTick+0x5c>)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	e000      	b.n	8002cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	20000070 	.word	0x20000070
 8002cb8:	20000078 	.word	0x20000078
 8002cbc:	20000074 	.word	0x20000074

08002cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <HAL_IncTick+0x20>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <HAL_IncTick+0x24>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4413      	add	r3, r2
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <HAL_IncTick+0x24>)
 8002cd2:	6013      	str	r3, [r2, #0]
}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20000078 	.word	0x20000078
 8002ce4:	20000620 	.word	0x20000620

08002ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  return uwTick;
 8002cec:	4b03      	ldr	r3, [pc, #12]	; (8002cfc <HAL_GetTick+0x14>)
 8002cee:	681b      	ldr	r3, [r3, #0]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	20000620 	.word	0x20000620

08002d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff ffee 	bl	8002ce8 <HAL_GetTick>
 8002d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d18:	d005      	beq.n	8002d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_Delay+0x44>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4413      	add	r3, r2
 8002d24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d26:	bf00      	nop
 8002d28:	f7ff ffde 	bl	8002ce8 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d8f7      	bhi.n	8002d28 <HAL_Delay+0x28>
  {
  }
}
 8002d38:	bf00      	nop
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20000078 	.word	0x20000078

08002d48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d50:	2300      	movs	r3, #0
 8002d52:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e031      	b.n	8002dc2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d109      	bne.n	8002d7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fe f9b2 	bl	80010d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d8a:	4b10      	ldr	r3, [pc, #64]	; (8002dcc <HAL_ADC_Init+0x84>)
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	f043 0202 	orr.w	r2, r3, #2
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 fc2a 	bl	80035f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	f023 0303 	bic.w	r3, r3, #3
 8002daa:	f043 0201 	orr.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	641a      	str	r2, [r3, #64]	; 0x40
 8002db2:	e001      	b.n	8002db8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	ffffeefd 	.word	0xffffeefd

08002dd0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_Start+0x1a>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e0ad      	b.n	8002f46 <HAL_ADC_Start+0x176>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d018      	beq.n	8002e32 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002e10:	4b50      	ldr	r3, [pc, #320]	; (8002f54 <HAL_ADC_Start+0x184>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a50      	ldr	r2, [pc, #320]	; (8002f58 <HAL_ADC_Start+0x188>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0c9a      	lsrs	r2, r3, #18
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	4413      	add	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002e24:	e002      	b.n	8002e2c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f9      	bne.n	8002e26 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d175      	bne.n	8002f2c <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e44:	4b45      	ldr	r3, [pc, #276]	; (8002f5c <HAL_ADC_Start+0x18c>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d007      	beq.n	8002e6e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e66:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e7a:	d106      	bne.n	8002e8a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e80:	f023 0206 	bic.w	r2, r3, #6
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	645a      	str	r2, [r3, #68]	; 0x44
 8002e88:	e002      	b.n	8002e90 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002ea0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002ea2:	4b2f      	ldr	r3, [pc, #188]	; (8002f60 <HAL_ADC_Start+0x190>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 031f 	and.w	r3, r3, #31
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10f      	bne.n	8002ece <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d143      	bne.n	8002f44 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	689a      	ldr	r2, [r3, #8]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002eca:	609a      	str	r2, [r3, #8]
 8002ecc:	e03a      	b.n	8002f44 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a24      	ldr	r2, [pc, #144]	; (8002f64 <HAL_ADC_Start+0x194>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d10e      	bne.n	8002ef6 <HAL_ADC_Start+0x126>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d107      	bne.n	8002ef6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ef4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002ef6:	4b1a      	ldr	r3, [pc, #104]	; (8002f60 <HAL_ADC_Start+0x190>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 0310 	and.w	r3, r3, #16
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d120      	bne.n	8002f44 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a18      	ldr	r2, [pc, #96]	; (8002f68 <HAL_ADC_Start+0x198>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d11b      	bne.n	8002f44 <HAL_ADC_Start+0x174>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d114      	bne.n	8002f44 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f28:	609a      	str	r2, [r3, #8]
 8002f2a:	e00b      	b.n	8002f44 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f043 0210 	orr.w	r2, r3, #16
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3c:	f043 0201 	orr.w	r2, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	20000070 	.word	0x20000070
 8002f58:	431bde83 	.word	0x431bde83
 8002f5c:	fffff8fe 	.word	0xfffff8fe
 8002f60:	40012300 	.word	0x40012300
 8002f64:	40012000 	.word	0x40012000
 8002f68:	40012200 	.word	0x40012200

08002f6c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f88:	d113      	bne.n	8002fb2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f98:	d10b      	bne.n	8002fb2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f043 0220 	orr.w	r2, r3, #32
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e063      	b.n	800307a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002fb2:	f7ff fe99 	bl	8002ce8 <HAL_GetTick>
 8002fb6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fb8:	e021      	b.n	8002ffe <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc0:	d01d      	beq.n	8002ffe <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d007      	beq.n	8002fd8 <HAL_ADC_PollForConversion+0x6c>
 8002fc8:	f7ff fe8e 	bl	8002ce8 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1ad3      	subs	r3, r2, r3
 8002fd2:	683a      	ldr	r2, [r7, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d212      	bcs.n	8002ffe <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d00b      	beq.n	8002ffe <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f043 0204 	orr.w	r2, r3, #4
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e03d      	b.n	800307a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b02      	cmp	r3, #2
 800300a:	d1d6      	bne.n	8002fba <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0212 	mvn.w	r2, #18
 8003014:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d123      	bne.n	8003078 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003034:	2b00      	cmp	r3, #0
 8003036:	d11f      	bne.n	8003078 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003042:	2b00      	cmp	r3, #0
 8003044:	d006      	beq.n	8003054 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003050:	2b00      	cmp	r3, #0
 8003052:	d111      	bne.n	8003078 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d105      	bne.n	8003078 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003070:	f043 0201 	orr.w	r2, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}

08003082 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003082:	b580      	push	{r7, lr}
 8003084:	b084      	sub	sp, #16
 8003086:	af00      	add	r7, sp, #0
 8003088:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	2300      	movs	r3, #0
 8003090:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b02      	cmp	r3, #2
 800309e:	bf0c      	ite	eq
 80030a0:	2301      	moveq	r3, #1
 80030a2:	2300      	movne	r3, #0
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f003 0320 	and.w	r3, r3, #32
 80030b2:	2b20      	cmp	r3, #32
 80030b4:	bf0c      	ite	eq
 80030b6:	2301      	moveq	r3, #1
 80030b8:	2300      	movne	r3, #0
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d049      	beq.n	8003158 <HAL_ADC_IRQHandler+0xd6>
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d046      	beq.n	8003158 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f003 0310 	and.w	r3, r3, #16
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d105      	bne.n	80030e2 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d12b      	bne.n	8003148 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d127      	bne.n	8003148 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003102:	2b00      	cmp	r3, #0
 8003104:	d006      	beq.n	8003114 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003110:	2b00      	cmp	r3, #0
 8003112:	d119      	bne.n	8003148 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0220 	bic.w	r2, r2, #32
 8003122:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d105      	bne.n	8003148 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	f043 0201 	orr.w	r2, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 f8e8 	bl	800331e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f06f 0212 	mvn.w	r2, #18
 8003156:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	2b04      	cmp	r3, #4
 8003164:	bf0c      	ite	eq
 8003166:	2301      	moveq	r3, #1
 8003168:	2300      	movne	r3, #0
 800316a:	b2db      	uxtb	r3, r3
 800316c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003178:	2b80      	cmp	r3, #128	; 0x80
 800317a:	bf0c      	ite	eq
 800317c:	2301      	moveq	r3, #1
 800317e:	2300      	movne	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d057      	beq.n	800323a <HAL_ADC_IRQHandler+0x1b8>
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d054      	beq.n	800323a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	f003 0310 	and.w	r3, r3, #16
 8003198:	2b00      	cmp	r3, #0
 800319a:	d105      	bne.n	80031a8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d139      	bne.n	800322a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d006      	beq.n	80031d2 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d12b      	bne.n	800322a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d124      	bne.n	800322a <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d11d      	bne.n	800322a <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d119      	bne.n	800322a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003204:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d105      	bne.n	800322a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	f043 0201 	orr.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 fada 	bl	80037e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f06f 020c 	mvn.w	r2, #12
 8003238:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0301 	and.w	r3, r3, #1
 8003244:	2b01      	cmp	r3, #1
 8003246:	bf0c      	ite	eq
 8003248:	2301      	moveq	r3, #1
 800324a:	2300      	movne	r3, #0
 800324c:	b2db      	uxtb	r3, r3
 800324e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800325a:	2b40      	cmp	r3, #64	; 0x40
 800325c:	bf0c      	ite	eq
 800325e:	2301      	moveq	r3, #1
 8003260:	2300      	movne	r3, #0
 8003262:	b2db      	uxtb	r3, r3
 8003264:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d017      	beq.n	800329c <HAL_ADC_IRQHandler+0x21a>
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d014      	beq.n	800329c <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b01      	cmp	r3, #1
 800327e:	d10d      	bne.n	800329c <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003284:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f000 f850 	bl	8003332 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f06f 0201 	mvn.w	r2, #1
 800329a:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b20      	cmp	r3, #32
 80032a8:	bf0c      	ite	eq
 80032aa:	2301      	moveq	r3, #1
 80032ac:	2300      	movne	r3, #0
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80032bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032c0:	bf0c      	ite	eq
 80032c2:	2301      	moveq	r3, #1
 80032c4:	2300      	movne	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d015      	beq.n	80032fc <HAL_ADC_IRQHandler+0x27a>
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d012      	beq.n	80032fc <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032da:	f043 0202 	orr.w	r2, r3, #2
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f06f 0220 	mvn.w	r2, #32
 80032ea:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f000 f82a 	bl	8003346 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f06f 0220 	mvn.w	r2, #32
 80032fa:	601a      	str	r2, [r3, #0]
  }
}
 80032fc:	bf00      	nop
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003312:	4618      	mov	r0, r3
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr

08003346 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800334e:	bf00      	nop
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
	...

0800335c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x1c>
 8003374:	2302      	movs	r3, #2
 8003376:	e12a      	b.n	80035ce <HAL_ADC_ConfigChannel+0x272>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2b09      	cmp	r3, #9
 8003386:	d93a      	bls.n	80033fe <HAL_ADC_ConfigChannel+0xa2>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003390:	d035      	beq.n	80033fe <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68d9      	ldr	r1, [r3, #12]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	b29b      	uxth	r3, r3
 800339e:	461a      	mov	r2, r3
 80033a0:	4613      	mov	r3, r2
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	4413      	add	r3, r2
 80033a6:	3b1e      	subs	r3, #30
 80033a8:	2207      	movs	r2, #7
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	43da      	mvns	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	400a      	ands	r2, r1
 80033b6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a87      	ldr	r2, [pc, #540]	; (80035dc <HAL_ADC_ConfigChannel+0x280>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d10a      	bne.n	80033d8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68d9      	ldr	r1, [r3, #12]
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	061a      	lsls	r2, r3, #24
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033d6:	e035      	b.n	8003444 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68d9      	ldr	r1, [r3, #12]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	689a      	ldr	r2, [r3, #8]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	4618      	mov	r0, r3
 80033ea:	4603      	mov	r3, r0
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	4403      	add	r3, r0
 80033f0:	3b1e      	subs	r3, #30
 80033f2:	409a      	lsls	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	430a      	orrs	r2, r1
 80033fa:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033fc:	e022      	b.n	8003444 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6919      	ldr	r1, [r3, #16]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b29b      	uxth	r3, r3
 800340a:	461a      	mov	r2, r3
 800340c:	4613      	mov	r3, r2
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	4413      	add	r3, r2
 8003412:	2207      	movs	r2, #7
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	43da      	mvns	r2, r3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	400a      	ands	r2, r1
 8003420:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6919      	ldr	r1, [r3, #16]
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	b29b      	uxth	r3, r3
 8003432:	4618      	mov	r0, r3
 8003434:	4603      	mov	r3, r0
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4403      	add	r3, r0
 800343a:	409a      	lsls	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	2b06      	cmp	r3, #6
 800344a:	d824      	bhi.n	8003496 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	4413      	add	r3, r2
 800345c:	3b05      	subs	r3, #5
 800345e:	221f      	movs	r2, #31
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43da      	mvns	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	400a      	ands	r2, r1
 800346c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	b29b      	uxth	r3, r3
 800347a:	4618      	mov	r0, r3
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	3b05      	subs	r3, #5
 8003488:	fa00 f203 	lsl.w	r2, r0, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	430a      	orrs	r2, r1
 8003492:	635a      	str	r2, [r3, #52]	; 0x34
 8003494:	e04c      	b.n	8003530 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b0c      	cmp	r3, #12
 800349c:	d824      	bhi.n	80034e8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4413      	add	r3, r2
 80034ae:	3b23      	subs	r3, #35	; 0x23
 80034b0:	221f      	movs	r2, #31
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43da      	mvns	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	400a      	ands	r2, r1
 80034be:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	4618      	mov	r0, r3
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	4613      	mov	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	4413      	add	r3, r2
 80034d8:	3b23      	subs	r3, #35	; 0x23
 80034da:	fa00 f203 	lsl.w	r2, r0, r3
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	631a      	str	r2, [r3, #48]	; 0x30
 80034e6:	e023      	b.n	8003530 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685a      	ldr	r2, [r3, #4]
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	3b41      	subs	r3, #65	; 0x41
 80034fa:	221f      	movs	r2, #31
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43da      	mvns	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	400a      	ands	r2, r1
 8003508:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	b29b      	uxth	r3, r3
 8003516:	4618      	mov	r0, r3
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	3b41      	subs	r3, #65	; 0x41
 8003524:	fa00 f203 	lsl.w	r2, r0, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a2a      	ldr	r2, [pc, #168]	; (80035e0 <HAL_ADC_ConfigChannel+0x284>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d10a      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x1f4>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003542:	d105      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003544:	4b27      	ldr	r3, [pc, #156]	; (80035e4 <HAL_ADC_ConfigChannel+0x288>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4a26      	ldr	r2, [pc, #152]	; (80035e4 <HAL_ADC_ConfigChannel+0x288>)
 800354a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800354e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a22      	ldr	r2, [pc, #136]	; (80035e0 <HAL_ADC_ConfigChannel+0x284>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d109      	bne.n	800356e <HAL_ADC_ConfigChannel+0x212>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b12      	cmp	r3, #18
 8003560:	d105      	bne.n	800356e <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003562:	4b20      	ldr	r3, [pc, #128]	; (80035e4 <HAL_ADC_ConfigChannel+0x288>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	4a1f      	ldr	r2, [pc, #124]	; (80035e4 <HAL_ADC_ConfigChannel+0x288>)
 8003568:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800356c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a1b      	ldr	r2, [pc, #108]	; (80035e0 <HAL_ADC_ConfigChannel+0x284>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d125      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x268>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a17      	ldr	r2, [pc, #92]	; (80035dc <HAL_ADC_ConfigChannel+0x280>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d003      	beq.n	800358a <HAL_ADC_ConfigChannel+0x22e>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b11      	cmp	r3, #17
 8003588:	d11c      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800358a:	4b16      	ldr	r3, [pc, #88]	; (80035e4 <HAL_ADC_ConfigChannel+0x288>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	4a15      	ldr	r2, [pc, #84]	; (80035e4 <HAL_ADC_ConfigChannel+0x288>)
 8003590:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003594:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a10      	ldr	r2, [pc, #64]	; (80035dc <HAL_ADC_ConfigChannel+0x280>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d111      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80035a0:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <HAL_ADC_ConfigChannel+0x28c>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a11      	ldr	r2, [pc, #68]	; (80035ec <HAL_ADC_ConfigChannel+0x290>)
 80035a6:	fba2 2303 	umull	r2, r3, r2, r3
 80035aa:	0c9a      	lsrs	r2, r3, #18
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80035b6:	e002      	b.n	80035be <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d1f9      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3714      	adds	r7, #20
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	10000012 	.word	0x10000012
 80035e0:	40012000 	.word	0x40012000
 80035e4:	40012300 	.word	0x40012300
 80035e8:	20000070 	.word	0x20000070
 80035ec:	431bde83 	.word	0x431bde83

080035f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80035f8:	4b78      	ldr	r3, [pc, #480]	; (80037dc <ADC_Init+0x1ec>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	4a77      	ldr	r2, [pc, #476]	; (80037dc <ADC_Init+0x1ec>)
 80035fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003602:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003604:	4b75      	ldr	r3, [pc, #468]	; (80037dc <ADC_Init+0x1ec>)
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	4973      	ldr	r1, [pc, #460]	; (80037dc <ADC_Init+0x1ec>)
 800360e:	4313      	orrs	r3, r2
 8003610:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003620:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6859      	ldr	r1, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	021a      	lsls	r2, r3, #8
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003644:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6859      	ldr	r1, [r3, #4]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689a      	ldr	r2, [r3, #8]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003666:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6899      	ldr	r1, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800367e:	4a58      	ldr	r2, [pc, #352]	; (80037e0 <ADC_Init+0x1f0>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d022      	beq.n	80036ca <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689a      	ldr	r2, [r3, #8]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003692:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6899      	ldr	r1, [r3, #8]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6899      	ldr	r1, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	430a      	orrs	r2, r1
 80036c6:	609a      	str	r2, [r3, #8]
 80036c8:	e00f      	b.n	80036ea <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0202 	bic.w	r2, r2, #2
 80036f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6899      	ldr	r1, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	005a      	lsls	r2, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d01b      	beq.n	8003750 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003726:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003736:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6859      	ldr	r1, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	3b01      	subs	r3, #1
 8003744:	035a      	lsls	r2, r3, #13
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	e007      	b.n	8003760 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800375e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800376e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	3b01      	subs	r3, #1
 800377c:	051a      	lsls	r2, r3, #20
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	430a      	orrs	r2, r1
 8003784:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003794:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6899      	ldr	r1, [r3, #8]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037a2:	025a      	lsls	r2, r3, #9
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6899      	ldr	r1, [r3, #8]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	029a      	lsls	r2, r3, #10
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	609a      	str	r2, [r3, #8]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	40012300 	.word	0x40012300
 80037e0:	0f000001 	.word	0x0f000001

080037e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003808:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <__NVIC_SetPriorityGrouping+0x40>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003814:	4013      	ands	r3, r2
 8003816:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003820:	4b06      	ldr	r3, [pc, #24]	; (800383c <__NVIC_SetPriorityGrouping+0x44>)
 8003822:	4313      	orrs	r3, r2
 8003824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003826:	4a04      	ldr	r2, [pc, #16]	; (8003838 <__NVIC_SetPriorityGrouping+0x40>)
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	60d3      	str	r3, [r2, #12]
}
 800382c:	bf00      	nop
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr
 8003838:	e000ed00 	.word	0xe000ed00
 800383c:	05fa0000 	.word	0x05fa0000

08003840 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003844:	4b04      	ldr	r3, [pc, #16]	; (8003858 <__NVIC_GetPriorityGrouping+0x18>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	0a1b      	lsrs	r3, r3, #8
 800384a:	f003 0307 	and.w	r3, r3, #7
}
 800384e:	4618      	mov	r0, r3
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386a:	2b00      	cmp	r3, #0
 800386c:	db0b      	blt.n	8003886 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800386e:	79fb      	ldrb	r3, [r7, #7]
 8003870:	f003 021f 	and.w	r2, r3, #31
 8003874:	4907      	ldr	r1, [pc, #28]	; (8003894 <__NVIC_EnableIRQ+0x38>)
 8003876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	2001      	movs	r0, #1
 800387e:	fa00 f202 	lsl.w	r2, r0, r2
 8003882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003886:	bf00      	nop
 8003888:	370c      	adds	r7, #12
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000e100 	.word	0xe000e100

08003898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	6039      	str	r1, [r7, #0]
 80038a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	db0a      	blt.n	80038c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	490c      	ldr	r1, [pc, #48]	; (80038e4 <__NVIC_SetPriority+0x4c>)
 80038b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038b6:	0112      	lsls	r2, r2, #4
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	440b      	add	r3, r1
 80038bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038c0:	e00a      	b.n	80038d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	4908      	ldr	r1, [pc, #32]	; (80038e8 <__NVIC_SetPriority+0x50>)
 80038c8:	79fb      	ldrb	r3, [r7, #7]
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	3b04      	subs	r3, #4
 80038d0:	0112      	lsls	r2, r2, #4
 80038d2:	b2d2      	uxtb	r2, r2
 80038d4:	440b      	add	r3, r1
 80038d6:	761a      	strb	r2, [r3, #24]
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr
 80038e4:	e000e100 	.word	0xe000e100
 80038e8:	e000ed00 	.word	0xe000ed00

080038ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b089      	sub	sp, #36	; 0x24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f1c3 0307 	rsb	r3, r3, #7
 8003906:	2b04      	cmp	r3, #4
 8003908:	bf28      	it	cs
 800390a:	2304      	movcs	r3, #4
 800390c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	3304      	adds	r3, #4
 8003912:	2b06      	cmp	r3, #6
 8003914:	d902      	bls.n	800391c <NVIC_EncodePriority+0x30>
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	3b03      	subs	r3, #3
 800391a:	e000      	b.n	800391e <NVIC_EncodePriority+0x32>
 800391c:	2300      	movs	r3, #0
 800391e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003920:	f04f 32ff 	mov.w	r2, #4294967295
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43da      	mvns	r2, r3
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	401a      	ands	r2, r3
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003934:	f04f 31ff 	mov.w	r1, #4294967295
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa01 f303 	lsl.w	r3, r1, r3
 800393e:	43d9      	mvns	r1, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003944:	4313      	orrs	r3, r2
         );
}
 8003946:	4618      	mov	r0, r3
 8003948:	3724      	adds	r7, #36	; 0x24
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3b01      	subs	r3, #1
 8003960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003964:	d301      	bcc.n	800396a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003966:	2301      	movs	r3, #1
 8003968:	e00f      	b.n	800398a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800396a:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <SysTick_Config+0x40>)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	3b01      	subs	r3, #1
 8003970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003972:	210f      	movs	r1, #15
 8003974:	f04f 30ff 	mov.w	r0, #4294967295
 8003978:	f7ff ff8e 	bl	8003898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800397c:	4b05      	ldr	r3, [pc, #20]	; (8003994 <SysTick_Config+0x40>)
 800397e:	2200      	movs	r2, #0
 8003980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003982:	4b04      	ldr	r3, [pc, #16]	; (8003994 <SysTick_Config+0x40>)
 8003984:	2207      	movs	r2, #7
 8003986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	e000e010 	.word	0xe000e010

08003998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff ff29 	bl	80037f8 <__NVIC_SetPriorityGrouping>
}
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b086      	sub	sp, #24
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	4603      	mov	r3, r0
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80039bc:	2300      	movs	r3, #0
 80039be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039c0:	f7ff ff3e 	bl	8003840 <__NVIC_GetPriorityGrouping>
 80039c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	6978      	ldr	r0, [r7, #20]
 80039cc:	f7ff ff8e 	bl	80038ec <NVIC_EncodePriority>
 80039d0:	4602      	mov	r2, r0
 80039d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039d6:	4611      	mov	r1, r2
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff5d 	bl	8003898 <__NVIC_SetPriority>
}
 80039de:	bf00      	nop
 80039e0:	3718      	adds	r7, #24
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	4603      	mov	r3, r0
 80039ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7ff ff31 	bl	800385c <__NVIC_EnableIRQ>
}
 80039fa:	bf00      	nop
 80039fc:	3708      	adds	r7, #8
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b082      	sub	sp, #8
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7ff ffa2 	bl	8003954 <SysTick_Config>
 8003a10:	4603      	mov	r3, r0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a28:	f7ff f95e 	bl	8002ce8 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e099      	b.n	8003b6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 0201 	bic.w	r2, r2, #1
 8003a56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a58:	e00f      	b.n	8003a7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a5a:	f7ff f945 	bl	8002ce8 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b05      	cmp	r3, #5
 8003a66:	d908      	bls.n	8003a7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2220      	movs	r2, #32
 8003a6c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2203      	movs	r2, #3
 8003a72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e078      	b.n	8003b6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1e8      	bne.n	8003a5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	4b38      	ldr	r3, [pc, #224]	; (8003b74 <HAL_DMA_Init+0x158>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003abe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a1b      	ldr	r3, [r3, #32]
 8003ac4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d107      	bne.n	8003ae4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003adc:	4313      	orrs	r3, r2
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	697a      	ldr	r2, [r7, #20]
 8003aea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f023 0307 	bic.w	r3, r3, #7
 8003afa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d117      	bne.n	8003b3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00e      	beq.n	8003b3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f000 fa89 	bl	8004038 <DMA_CheckFifoParam>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2240      	movs	r2, #64	; 0x40
 8003b30:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	e016      	b.n	8003b6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 fa40 	bl	8003fcc <DMA_CalcBaseAndBitshift>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b54:	223f      	movs	r2, #63	; 0x3f
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	f010803f 	.word	0xf010803f

08003b78 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b84:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b86:	f7ff f8af 	bl	8002ce8 <HAL_GetTick>
 8003b8a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d008      	beq.n	8003baa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2280      	movs	r2, #128	; 0x80
 8003b9c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e052      	b.n	8003c50 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f022 0216 	bic.w	r2, r2, #22
 8003bb8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	695a      	ldr	r2, [r3, #20]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bc8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d103      	bne.n	8003bda <HAL_DMA_Abort+0x62>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d007      	beq.n	8003bea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0208 	bic.w	r2, r2, #8
 8003be8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f022 0201 	bic.w	r2, r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bfa:	e013      	b.n	8003c24 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bfc:	f7ff f874 	bl	8002ce8 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	2b05      	cmp	r3, #5
 8003c08:	d90c      	bls.n	8003c24 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e015      	b.n	8003c50 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1e4      	bne.n	8003bfc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c36:	223f      	movs	r2, #63	; 0x3f
 8003c38:	409a      	lsls	r2, r3
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d004      	beq.n	8003c76 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2280      	movs	r2, #128	; 0x80
 8003c70:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e00c      	b.n	8003c90 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2205      	movs	r2, #5
 8003c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0201 	bic.w	r2, r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003ca8:	4b92      	ldr	r3, [pc, #584]	; (8003ef4 <HAL_DMA_IRQHandler+0x258>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a92      	ldr	r2, [pc, #584]	; (8003ef8 <HAL_DMA_IRQHandler+0x25c>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	0a9b      	lsrs	r3, r3, #10
 8003cb4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc6:	2208      	movs	r2, #8
 8003cc8:	409a      	lsls	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d01a      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0304 	and.w	r3, r3, #4
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d013      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0204 	bic.w	r2, r2, #4
 8003cee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d00:	f043 0201 	orr.w	r2, r3, #1
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	409a      	lsls	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	4013      	ands	r3, r2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d012      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d00b      	beq.n	8003d3e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	409a      	lsls	r2, r3
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d36:	f043 0202 	orr.w	r2, r3, #2
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d42:	2204      	movs	r2, #4
 8003d44:	409a      	lsls	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d012      	beq.n	8003d74 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00b      	beq.n	8003d74 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d60:	2204      	movs	r2, #4
 8003d62:	409a      	lsls	r2, r3
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d6c:	f043 0204 	orr.w	r2, r3, #4
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d78:	2210      	movs	r2, #16
 8003d7a:	409a      	lsls	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d043      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 0308 	and.w	r3, r3, #8
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d03c      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d96:	2210      	movs	r2, #16
 8003d98:	409a      	lsls	r2, r3
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d018      	beq.n	8003dde <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d108      	bne.n	8003dcc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d024      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	4798      	blx	r3
 8003dca:	e01f      	b.n	8003e0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d01b      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	4798      	blx	r3
 8003ddc:	e016      	b.n	8003e0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d107      	bne.n	8003dfc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0208 	bic.w	r2, r2, #8
 8003dfa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e10:	2220      	movs	r2, #32
 8003e12:	409a      	lsls	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	4013      	ands	r3, r2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 808e 	beq.w	8003f3a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0310 	and.w	r3, r3, #16
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 8086 	beq.w	8003f3a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e32:	2220      	movs	r2, #32
 8003e34:	409a      	lsls	r2, r3
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b05      	cmp	r3, #5
 8003e44:	d136      	bne.n	8003eb4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0216 	bic.w	r2, r2, #22
 8003e54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695a      	ldr	r2, [r3, #20]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d103      	bne.n	8003e76 <HAL_DMA_IRQHandler+0x1da>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d007      	beq.n	8003e86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 0208 	bic.w	r2, r2, #8
 8003e84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e8a:	223f      	movs	r2, #63	; 0x3f
 8003e8c:	409a      	lsls	r2, r3
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d07d      	beq.n	8003fa6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	4798      	blx	r3
        }
        return;
 8003eb2:	e078      	b.n	8003fa6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d01c      	beq.n	8003efc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d108      	bne.n	8003ee2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d030      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	4798      	blx	r3
 8003ee0:	e02b      	b.n	8003f3a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d027      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	4798      	blx	r3
 8003ef2:	e022      	b.n	8003f3a <HAL_DMA_IRQHandler+0x29e>
 8003ef4:	20000070 	.word	0x20000070
 8003ef8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10f      	bne.n	8003f2a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0210 	bic.w	r2, r2, #16
 8003f18:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d003      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d032      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d022      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2205      	movs	r2, #5
 8003f52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f022 0201 	bic.w	r2, r2, #1
 8003f64:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	60bb      	str	r3, [r7, #8]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d307      	bcc.n	8003f82 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1f2      	bne.n	8003f66 <HAL_DMA_IRQHandler+0x2ca>
 8003f80:	e000      	b.n	8003f84 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003f82:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d005      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	4798      	blx	r3
 8003fa4:	e000      	b.n	8003fa8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003fa6:	bf00      	nop
    }
  }
}
 8003fa8:	3718      	adds	r7, #24
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop

08003fb0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fbe:	b2db      	uxtb	r3, r3
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	3b10      	subs	r3, #16
 8003fdc:	4a13      	ldr	r2, [pc, #76]	; (800402c <DMA_CalcBaseAndBitshift+0x60>)
 8003fde:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe2:	091b      	lsrs	r3, r3, #4
 8003fe4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fe6:	4a12      	ldr	r2, [pc, #72]	; (8004030 <DMA_CalcBaseAndBitshift+0x64>)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4413      	add	r3, r2
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2b03      	cmp	r3, #3
 8003ff8:	d908      	bls.n	800400c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	4b0c      	ldr	r3, [pc, #48]	; (8004034 <DMA_CalcBaseAndBitshift+0x68>)
 8004002:	4013      	ands	r3, r2
 8004004:	1d1a      	adds	r2, r3, #4
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	659a      	str	r2, [r3, #88]	; 0x58
 800400a:	e006      	b.n	800401a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	461a      	mov	r2, r3
 8004012:	4b08      	ldr	r3, [pc, #32]	; (8004034 <DMA_CalcBaseAndBitshift+0x68>)
 8004014:	4013      	ands	r3, r2
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800401e:	4618      	mov	r0, r3
 8004020:	3714      	adds	r7, #20
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	aaaaaaab 	.word	0xaaaaaaab
 8004030:	0800dbdc 	.word	0x0800dbdc
 8004034:	fffffc00 	.word	0xfffffc00

08004038 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004048:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d11f      	bne.n	8004092 <DMA_CheckFifoParam+0x5a>
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	2b03      	cmp	r3, #3
 8004056:	d856      	bhi.n	8004106 <DMA_CheckFifoParam+0xce>
 8004058:	a201      	add	r2, pc, #4	; (adr r2, 8004060 <DMA_CheckFifoParam+0x28>)
 800405a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405e:	bf00      	nop
 8004060:	08004071 	.word	0x08004071
 8004064:	08004083 	.word	0x08004083
 8004068:	08004071 	.word	0x08004071
 800406c:	08004107 	.word	0x08004107
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004074:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d046      	beq.n	800410a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004080:	e043      	b.n	800410a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004086:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800408a:	d140      	bne.n	800410e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004090:	e03d      	b.n	800410e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800409a:	d121      	bne.n	80040e0 <DMA_CheckFifoParam+0xa8>
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	2b03      	cmp	r3, #3
 80040a0:	d837      	bhi.n	8004112 <DMA_CheckFifoParam+0xda>
 80040a2:	a201      	add	r2, pc, #4	; (adr r2, 80040a8 <DMA_CheckFifoParam+0x70>)
 80040a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a8:	080040b9 	.word	0x080040b9
 80040ac:	080040bf 	.word	0x080040bf
 80040b0:	080040b9 	.word	0x080040b9
 80040b4:	080040d1 	.word	0x080040d1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
      break;
 80040bc:	e030      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d025      	beq.n	8004116 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040ce:	e022      	b.n	8004116 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040d8:	d11f      	bne.n	800411a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040de:	e01c      	b.n	800411a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d903      	bls.n	80040ee <DMA_CheckFifoParam+0xb6>
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	2b03      	cmp	r3, #3
 80040ea:	d003      	beq.n	80040f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040ec:	e018      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	73fb      	strb	r3, [r7, #15]
      break;
 80040f2:	e015      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00e      	beq.n	800411e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	73fb      	strb	r3, [r7, #15]
      break;
 8004104:	e00b      	b.n	800411e <DMA_CheckFifoParam+0xe6>
      break;
 8004106:	bf00      	nop
 8004108:	e00a      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      break;
 800410a:	bf00      	nop
 800410c:	e008      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      break;
 800410e:	bf00      	nop
 8004110:	e006      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      break;
 8004112:	bf00      	nop
 8004114:	e004      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      break;
 8004116:	bf00      	nop
 8004118:	e002      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      break;   
 800411a:	bf00      	nop
 800411c:	e000      	b.n	8004120 <DMA_CheckFifoParam+0xe8>
      break;
 800411e:	bf00      	nop
    }
  } 
  
  return status; 
 8004120:	7bfb      	ldrb	r3, [r7, #15]
}
 8004122:	4618      	mov	r0, r3
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop

08004130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004130:	b480      	push	{r7}
 8004132:	b089      	sub	sp, #36	; 0x24
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800413e:	2300      	movs	r3, #0
 8004140:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004142:	2300      	movs	r3, #0
 8004144:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004146:	2300      	movs	r3, #0
 8004148:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]
 800414e:	e175      	b.n	800443c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004150:	2201      	movs	r2, #1
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	4013      	ands	r3, r2
 8004162:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	429a      	cmp	r2, r3
 800416a:	f040 8164 	bne.w	8004436 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d00b      	beq.n	800418e <HAL_GPIO_Init+0x5e>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d007      	beq.n	800418e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004182:	2b11      	cmp	r3, #17
 8004184:	d003      	beq.n	800418e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	2b12      	cmp	r3, #18
 800418c:	d130      	bne.n	80041f0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	005b      	lsls	r3, r3, #1
 8004198:	2203      	movs	r2, #3
 800419a:	fa02 f303 	lsl.w	r3, r2, r3
 800419e:	43db      	mvns	r3, r3
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4013      	ands	r3, r2
 80041a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	fa02 f303 	lsl.w	r3, r2, r3
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041c4:	2201      	movs	r2, #1
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	43db      	mvns	r3, r3
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	4013      	ands	r3, r2
 80041d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	091b      	lsrs	r3, r3, #4
 80041da:	f003 0201 	and.w	r2, r3, #1
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	fa02 f303 	lsl.w	r3, r2, r3
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	2203      	movs	r2, #3
 80041fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004200:	43db      	mvns	r3, r3
 8004202:	69ba      	ldr	r2, [r7, #24]
 8004204:	4013      	ands	r3, r2
 8004206:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	689a      	ldr	r2, [r3, #8]
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	4313      	orrs	r3, r2
 8004218:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d003      	beq.n	8004230 <HAL_GPIO_Init+0x100>
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	2b12      	cmp	r3, #18
 800422e:	d123      	bne.n	8004278 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	08da      	lsrs	r2, r3, #3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3208      	adds	r2, #8
 8004238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800423c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	220f      	movs	r2, #15
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	691a      	ldr	r2, [r3, #16]
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4313      	orrs	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	08da      	lsrs	r2, r3, #3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3208      	adds	r2, #8
 8004272:	69b9      	ldr	r1, [r7, #24]
 8004274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	005b      	lsls	r3, r3, #1
 8004282:	2203      	movs	r2, #3
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	43db      	mvns	r3, r3
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	4013      	ands	r3, r2
 800428e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f003 0203 	and.w	r2, r3, #3
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69ba      	ldr	r2, [r7, #24]
 80042aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 80be 	beq.w	8004436 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ba:	4b66      	ldr	r3, [pc, #408]	; (8004454 <HAL_GPIO_Init+0x324>)
 80042bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042be:	4a65      	ldr	r2, [pc, #404]	; (8004454 <HAL_GPIO_Init+0x324>)
 80042c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042c4:	6453      	str	r3, [r2, #68]	; 0x44
 80042c6:	4b63      	ldr	r3, [pc, #396]	; (8004454 <HAL_GPIO_Init+0x324>)
 80042c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80042d2:	4a61      	ldr	r2, [pc, #388]	; (8004458 <HAL_GPIO_Init+0x328>)
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	089b      	lsrs	r3, r3, #2
 80042d8:	3302      	adds	r3, #2
 80042da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f003 0303 	and.w	r3, r3, #3
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	220f      	movs	r2, #15
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	69ba      	ldr	r2, [r7, #24]
 80042f2:	4013      	ands	r3, r2
 80042f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a58      	ldr	r2, [pc, #352]	; (800445c <HAL_GPIO_Init+0x32c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d037      	beq.n	800436e <HAL_GPIO_Init+0x23e>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a57      	ldr	r2, [pc, #348]	; (8004460 <HAL_GPIO_Init+0x330>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d031      	beq.n	800436a <HAL_GPIO_Init+0x23a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a56      	ldr	r2, [pc, #344]	; (8004464 <HAL_GPIO_Init+0x334>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d02b      	beq.n	8004366 <HAL_GPIO_Init+0x236>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a55      	ldr	r2, [pc, #340]	; (8004468 <HAL_GPIO_Init+0x338>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d025      	beq.n	8004362 <HAL_GPIO_Init+0x232>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a54      	ldr	r2, [pc, #336]	; (800446c <HAL_GPIO_Init+0x33c>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d01f      	beq.n	800435e <HAL_GPIO_Init+0x22e>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a53      	ldr	r2, [pc, #332]	; (8004470 <HAL_GPIO_Init+0x340>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d019      	beq.n	800435a <HAL_GPIO_Init+0x22a>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a52      	ldr	r2, [pc, #328]	; (8004474 <HAL_GPIO_Init+0x344>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d013      	beq.n	8004356 <HAL_GPIO_Init+0x226>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a51      	ldr	r2, [pc, #324]	; (8004478 <HAL_GPIO_Init+0x348>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d00d      	beq.n	8004352 <HAL_GPIO_Init+0x222>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a50      	ldr	r2, [pc, #320]	; (800447c <HAL_GPIO_Init+0x34c>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d007      	beq.n	800434e <HAL_GPIO_Init+0x21e>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a4f      	ldr	r2, [pc, #316]	; (8004480 <HAL_GPIO_Init+0x350>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d101      	bne.n	800434a <HAL_GPIO_Init+0x21a>
 8004346:	2309      	movs	r3, #9
 8004348:	e012      	b.n	8004370 <HAL_GPIO_Init+0x240>
 800434a:	230a      	movs	r3, #10
 800434c:	e010      	b.n	8004370 <HAL_GPIO_Init+0x240>
 800434e:	2308      	movs	r3, #8
 8004350:	e00e      	b.n	8004370 <HAL_GPIO_Init+0x240>
 8004352:	2307      	movs	r3, #7
 8004354:	e00c      	b.n	8004370 <HAL_GPIO_Init+0x240>
 8004356:	2306      	movs	r3, #6
 8004358:	e00a      	b.n	8004370 <HAL_GPIO_Init+0x240>
 800435a:	2305      	movs	r3, #5
 800435c:	e008      	b.n	8004370 <HAL_GPIO_Init+0x240>
 800435e:	2304      	movs	r3, #4
 8004360:	e006      	b.n	8004370 <HAL_GPIO_Init+0x240>
 8004362:	2303      	movs	r3, #3
 8004364:	e004      	b.n	8004370 <HAL_GPIO_Init+0x240>
 8004366:	2302      	movs	r3, #2
 8004368:	e002      	b.n	8004370 <HAL_GPIO_Init+0x240>
 800436a:	2301      	movs	r3, #1
 800436c:	e000      	b.n	8004370 <HAL_GPIO_Init+0x240>
 800436e:	2300      	movs	r3, #0
 8004370:	69fa      	ldr	r2, [r7, #28]
 8004372:	f002 0203 	and.w	r2, r2, #3
 8004376:	0092      	lsls	r2, r2, #2
 8004378:	4093      	lsls	r3, r2
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4313      	orrs	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004380:	4935      	ldr	r1, [pc, #212]	; (8004458 <HAL_GPIO_Init+0x328>)
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	089b      	lsrs	r3, r3, #2
 8004386:	3302      	adds	r3, #2
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800438e:	4b3d      	ldr	r3, [pc, #244]	; (8004484 <HAL_GPIO_Init+0x354>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	43db      	mvns	r3, r3
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	4013      	ands	r3, r2
 800439c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d003      	beq.n	80043b2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043b2:	4a34      	ldr	r2, [pc, #208]	; (8004484 <HAL_GPIO_Init+0x354>)
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80043b8:	4b32      	ldr	r3, [pc, #200]	; (8004484 <HAL_GPIO_Init+0x354>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	43db      	mvns	r3, r3
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4013      	ands	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043d4:	69ba      	ldr	r2, [r7, #24]
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043dc:	4a29      	ldr	r2, [pc, #164]	; (8004484 <HAL_GPIO_Init+0x354>)
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043e2:	4b28      	ldr	r3, [pc, #160]	; (8004484 <HAL_GPIO_Init+0x354>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	43db      	mvns	r3, r3
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	4013      	ands	r3, r2
 80043f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004406:	4a1f      	ldr	r2, [pc, #124]	; (8004484 <HAL_GPIO_Init+0x354>)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800440c:	4b1d      	ldr	r3, [pc, #116]	; (8004484 <HAL_GPIO_Init+0x354>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	43db      	mvns	r3, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4013      	ands	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004428:	69ba      	ldr	r2, [r7, #24]
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004430:	4a14      	ldr	r2, [pc, #80]	; (8004484 <HAL_GPIO_Init+0x354>)
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	3301      	adds	r3, #1
 800443a:	61fb      	str	r3, [r7, #28]
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	2b0f      	cmp	r3, #15
 8004440:	f67f ae86 	bls.w	8004150 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004444:	bf00      	nop
 8004446:	bf00      	nop
 8004448:	3724      	adds	r7, #36	; 0x24
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40023800 	.word	0x40023800
 8004458:	40013800 	.word	0x40013800
 800445c:	40020000 	.word	0x40020000
 8004460:	40020400 	.word	0x40020400
 8004464:	40020800 	.word	0x40020800
 8004468:	40020c00 	.word	0x40020c00
 800446c:	40021000 	.word	0x40021000
 8004470:	40021400 	.word	0x40021400
 8004474:	40021800 	.word	0x40021800
 8004478:	40021c00 	.word	0x40021c00
 800447c:	40022000 	.word	0x40022000
 8004480:	40022400 	.word	0x40022400
 8004484:	40013c00 	.word	0x40013c00

08004488 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	460b      	mov	r3, r1
 8004492:	807b      	strh	r3, [r7, #2]
 8004494:	4613      	mov	r3, r2
 8004496:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004498:	787b      	ldrb	r3, [r7, #1]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800449e:	887a      	ldrh	r2, [r7, #2]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80044a4:	e003      	b.n	80044ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80044a6:	887b      	ldrh	r3, [r7, #2]
 80044a8:	041a      	lsls	r2, r3, #16
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	619a      	str	r2, [r3, #24]
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
	...

080044bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	4603      	mov	r3, r0
 80044c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044c6:	4b08      	ldr	r3, [pc, #32]	; (80044e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044c8:	695a      	ldr	r2, [r3, #20]
 80044ca:	88fb      	ldrh	r3, [r7, #6]
 80044cc:	4013      	ands	r3, r2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d006      	beq.n	80044e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044d2:	4a05      	ldr	r2, [pc, #20]	; (80044e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044d4:	88fb      	ldrh	r3, [r7, #6]
 80044d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044d8:	88fb      	ldrh	r3, [r7, #6]
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f806 	bl	80044ec <HAL_GPIO_EXTI_Callback>
  }
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	40013c00 	.word	0x40013c00

080044ec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80044f6:	bf00      	nop
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
	...

08004504 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e07f      	b.n	8004616 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d106      	bne.n	8004530 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7fd f90a 	bl	8001744 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2224      	movs	r2, #36	; 0x24
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0201 	bic.w	r2, r2, #1
 8004546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685a      	ldr	r2, [r3, #4]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004554:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689a      	ldr	r2, [r3, #8]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004564:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d107      	bne.n	800457e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689a      	ldr	r2, [r3, #8]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800457a:	609a      	str	r2, [r3, #8]
 800457c:	e006      	b.n	800458c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689a      	ldr	r2, [r3, #8]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800458a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	2b02      	cmp	r3, #2
 8004592:	d104      	bne.n	800459e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800459c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6859      	ldr	r1, [r3, #4]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	4b1d      	ldr	r3, [pc, #116]	; (8004620 <HAL_I2C_Init+0x11c>)
 80045aa:	430b      	orrs	r3, r1
 80045ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68da      	ldr	r2, [r3, #12]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691a      	ldr	r2, [r3, #16]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	ea42 0103 	orr.w	r1, r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	021a      	lsls	r2, r3, #8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	430a      	orrs	r2, r1
 80045d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	69d9      	ldr	r1, [r3, #28]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1a      	ldr	r2, [r3, #32]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2220      	movs	r2, #32
 8004602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	02008000 	.word	0x02008000

08004624 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004640:	2b00      	cmp	r3, #0
 8004642:	d005      	beq.n	8004650 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	68f9      	ldr	r1, [r7, #12]
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	4798      	blx	r3
  }
}
 8004650:	bf00      	nop
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b086      	sub	sp, #24
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	0a1b      	lsrs	r3, r3, #8
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d010      	beq.n	800469e <HAL_I2C_ER_IRQHandler+0x46>
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	09db      	lsrs	r3, r3, #7
 8004680:	f003 0301 	and.w	r3, r3, #1
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00a      	beq.n	800469e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468c:	f043 0201 	orr.w	r2, r3, #1
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f44f 7280 	mov.w	r2, #256	; 0x100
 800469c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	0a9b      	lsrs	r3, r3, #10
 80046a2:	f003 0301 	and.w	r3, r3, #1
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d010      	beq.n	80046cc <HAL_I2C_ER_IRQHandler+0x74>
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	09db      	lsrs	r3, r3, #7
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00a      	beq.n	80046cc <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ba:	f043 0208 	orr.w	r2, r3, #8
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046ca:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	0a5b      	lsrs	r3, r3, #9
 80046d0:	f003 0301 	and.w	r3, r3, #1
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d010      	beq.n	80046fa <HAL_I2C_ER_IRQHandler+0xa2>
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	09db      	lsrs	r3, r3, #7
 80046dc:	f003 0301 	and.w	r3, r3, #1
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00a      	beq.n	80046fa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e8:	f043 0202 	orr.w	r2, r3, #2
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046f8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f003 030b 	and.w	r3, r3, #11
 8004706:	2b00      	cmp	r3, #0
 8004708:	d003      	beq.n	8004712 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800470a:	68f9      	ldr	r1, [r7, #12]
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fb89 	bl	8004e24 <I2C_ITError>
  }
}
 8004712:	bf00      	nop
 8004714:	3718      	adds	r7, #24
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr

0800472e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	460b      	mov	r3, r1
 800474c:	70fb      	strb	r3, [r7, #3]
 800474e:	4613      	mov	r3, r2
 8004750:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004772:	b480      	push	{r7}
 8004774:	b083      	sub	sp, #12
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr

0800479a <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800479a:	b580      	push	{r7, lr}
 800479c:	b086      	sub	sp, #24
 800479e:	af00      	add	r7, sp, #0
 80047a0:	60f8      	str	r0, [r7, #12]
 80047a2:	60b9      	str	r1, [r7, #8]
 80047a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d101      	bne.n	80047be <I2C_Slave_ISR_IT+0x24>
 80047ba:	2302      	movs	r3, #2
 80047bc:	e0ec      	b.n	8004998 <I2C_Slave_ISR_IT+0x1fe>
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	095b      	lsrs	r3, r3, #5
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d009      	beq.n	80047e6 <I2C_Slave_ISR_IT+0x4c>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	095b      	lsrs	r3, r3, #5
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80047de:	6939      	ldr	r1, [r7, #16]
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 f9bf 	bl	8004b64 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	091b      	lsrs	r3, r3, #4
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d04d      	beq.n	800488e <I2C_Slave_ISR_IT+0xf4>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	091b      	lsrs	r3, r3, #4
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d047      	beq.n	800488e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004802:	b29b      	uxth	r3, r3
 8004804:	2b00      	cmp	r3, #0
 8004806:	d128      	bne.n	800485a <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b28      	cmp	r3, #40	; 0x28
 8004812:	d108      	bne.n	8004826 <I2C_Slave_ISR_IT+0x8c>
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800481a:	d104      	bne.n	8004826 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800481c:	6939      	ldr	r1, [r7, #16]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 faaa 	bl	8004d78 <I2C_ITListenCplt>
 8004824:	e032      	b.n	800488c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b29      	cmp	r3, #41	; 0x29
 8004830:	d10e      	bne.n	8004850 <I2C_Slave_ISR_IT+0xb6>
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004838:	d00a      	beq.n	8004850 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2210      	movs	r2, #16
 8004840:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 fbe5 	bl	8005012 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 f92d 	bl	8004aa8 <I2C_ITSlaveSeqCplt>
 800484e:	e01d      	b.n	800488c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2210      	movs	r2, #16
 8004856:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004858:	e096      	b.n	8004988 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2210      	movs	r2, #16
 8004860:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004866:	f043 0204 	orr.w	r2, r3, #4
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d004      	beq.n	800487e <I2C_Slave_ISR_IT+0xe4>
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800487a:	f040 8085 	bne.w	8004988 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004882:	4619      	mov	r1, r3
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f000 facd 	bl	8004e24 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800488a:	e07d      	b.n	8004988 <I2C_Slave_ISR_IT+0x1ee>
 800488c:	e07c      	b.n	8004988 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	089b      	lsrs	r3, r3, #2
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d030      	beq.n	80048fc <I2C_Slave_ISR_IT+0x162>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	089b      	lsrs	r3, r3, #2
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d02a      	beq.n	80048fc <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d018      	beq.n	80048e2 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c2:	1c5a      	adds	r2, r3, #1
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048cc:	3b01      	subs	r3, #1
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29a      	uxth	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d14f      	bne.n	800498c <I2C_Slave_ISR_IT+0x1f2>
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048f2:	d04b      	beq.n	800498c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 f8d7 	bl	8004aa8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80048fa:	e047      	b.n	800498c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	08db      	lsrs	r3, r3, #3
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00a      	beq.n	800491e <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	08db      	lsrs	r3, r3, #3
 800490c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004910:	2b00      	cmp	r3, #0
 8004912:	d004      	beq.n	800491e <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004914:	6939      	ldr	r1, [r7, #16]
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f000 f842 	bl	80049a0 <I2C_ITAddrCplt>
 800491c:	e037      	b.n	800498e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	085b      	lsrs	r3, r3, #1
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	2b00      	cmp	r3, #0
 8004928:	d031      	beq.n	800498e <I2C_Slave_ISR_IT+0x1f4>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	085b      	lsrs	r3, r3, #1
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d02b      	beq.n	800498e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d018      	beq.n	8004972 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004944:	781a      	ldrb	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004950:	1c5a      	adds	r2, r3, #1
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495a:	b29b      	uxth	r3, r3
 800495c:	3b01      	subs	r3, #1
 800495e:	b29a      	uxth	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	851a      	strh	r2, [r3, #40]	; 0x28
 8004970:	e00d      	b.n	800498e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004978:	d002      	beq.n	8004980 <I2C_Slave_ISR_IT+0x1e6>
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d106      	bne.n	800498e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 f891 	bl	8004aa8 <I2C_ITSlaveSeqCplt>
 8004986:	e002      	b.n	800498e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8004988:	bf00      	nop
 800498a:	e000      	b.n	800498e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800498c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3718      	adds	r7, #24
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80049b6:	2b28      	cmp	r3, #40	; 0x28
 80049b8:	d16a      	bne.n	8004a90 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	699b      	ldr	r3, [r3, #24]
 80049c0:	0c1b      	lsrs	r3, r3, #16
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	0c1b      	lsrs	r3, r3, #16
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80049d8:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049e6:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80049f4:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d138      	bne.n	8004a70 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80049fe:	897b      	ldrh	r3, [r7, #10]
 8004a00:	09db      	lsrs	r3, r3, #7
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	89bb      	ldrh	r3, [r7, #12]
 8004a06:	4053      	eors	r3, r2
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	f003 0306 	and.w	r3, r3, #6
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d11c      	bne.n	8004a4c <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004a12:	897b      	ldrh	r3, [r7, #10]
 8004a14:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a1a:	1c5a      	adds	r2, r3, #1
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d13b      	bne.n	8004aa0 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2208      	movs	r2, #8
 8004a34:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a3e:	89ba      	ldrh	r2, [r7, #12]
 8004a40:	7bfb      	ldrb	r3, [r7, #15]
 8004a42:	4619      	mov	r1, r3
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f7ff fe7c 	bl	8004742 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004a4a:	e029      	b.n	8004aa0 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004a4c:	893b      	ldrh	r3, [r7, #8]
 8004a4e:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004a50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f000 fb1e 	bl	8005096 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a62:	89ba      	ldrh	r2, [r7, #12]
 8004a64:	7bfb      	ldrb	r3, [r7, #15]
 8004a66:	4619      	mov	r1, r3
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7ff fe6a 	bl	8004742 <HAL_I2C_AddrCallback>
}
 8004a6e:	e017      	b.n	8004aa0 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004a70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 fb0e 	bl	8005096 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004a82:	89ba      	ldrh	r2, [r7, #12]
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	4619      	mov	r1, r3
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f7ff fe5a 	bl	8004742 <HAL_I2C_AddrCallback>
}
 8004a8e:	e007      	b.n	8004aa0 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2208      	movs	r2, #8
 8004a96:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004aa0:	bf00      	nop
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	0b9b      	lsrs	r3, r3, #14
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d008      	beq.n	8004ade <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	e00d      	b.n	8004afa <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	0bdb      	lsrs	r3, r3, #15
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d007      	beq.n	8004afa <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004af8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	2b29      	cmp	r3, #41	; 0x29
 8004b04:	d112      	bne.n	8004b2c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2228      	movs	r2, #40	; 0x28
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2221      	movs	r2, #33	; 0x21
 8004b12:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004b14:	2101      	movs	r1, #1
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 fabd 	bl	8005096 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f7ff fdf8 	bl	800471a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b2a:	e017      	b.n	8004b5c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	2b2a      	cmp	r3, #42	; 0x2a
 8004b36:	d111      	bne.n	8004b5c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2228      	movs	r2, #40	; 0x28
 8004b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2222      	movs	r2, #34	; 0x22
 8004b44:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004b46:	2102      	movs	r1, #2
 8004b48:	6878      	ldr	r0, [r7, #4]
 8004b4a:	f000 faa4 	bl	8005096 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7ff fde9 	bl	800472e <HAL_I2C_SlaveRxCpltCallback>
}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b80:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2220      	movs	r2, #32
 8004b88:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
 8004b8c:	2b21      	cmp	r3, #33	; 0x21
 8004b8e:	d002      	beq.n	8004b96 <I2C_ITSlaveCplt+0x32>
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
 8004b92:	2b29      	cmp	r3, #41	; 0x29
 8004b94:	d108      	bne.n	8004ba8 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004b96:	f248 0101 	movw	r1, #32769	; 0x8001
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 fa7b 	bl	8005096 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2221      	movs	r2, #33	; 0x21
 8004ba4:	631a      	str	r2, [r3, #48]	; 0x30
 8004ba6:	e00d      	b.n	8004bc4 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
 8004baa:	2b22      	cmp	r3, #34	; 0x22
 8004bac:	d002      	beq.n	8004bb4 <I2C_ITSlaveCplt+0x50>
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
 8004bb0:	2b2a      	cmp	r3, #42	; 0x2a
 8004bb2:	d107      	bne.n	8004bc4 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004bb4:	f248 0102 	movw	r1, #32770	; 0x8002
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 fa6c 	bl	8005096 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2222      	movs	r2, #34	; 0x22
 8004bc2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bd2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6859      	ldr	r1, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	4b64      	ldr	r3, [pc, #400]	; (8004d70 <I2C_ITSlaveCplt+0x20c>)
 8004be0:	400b      	ands	r3, r1
 8004be2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fa14 	bl	8005012 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	0b9b      	lsrs	r3, r3, #14
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d013      	beq.n	8004c1e <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c04:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d020      	beq.n	8004c50 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c1c:	e018      	b.n	8004c50 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	0bdb      	lsrs	r3, r3, #15
 8004c22:	f003 0301 	and.w	r3, r3, #1
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d012      	beq.n	8004c50 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c38:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d006      	beq.n	8004c50 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	089b      	lsrs	r3, r3, #2
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d020      	beq.n	8004c9e <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f023 0304 	bic.w	r3, r3, #4
 8004c62:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c76:	1c5a      	adds	r2, r3, #1
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d00c      	beq.n	8004c9e <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	3b01      	subs	r3, #1
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cac:	f043 0204 	orr.w	r2, r3, #4
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d010      	beq.n	8004cec <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cce:	4619      	mov	r1, r3
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f8a7 	bl	8004e24 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b28      	cmp	r3, #40	; 0x28
 8004ce0:	d141      	bne.n	8004d66 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004ce2:	6979      	ldr	r1, [r7, #20]
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f847 	bl	8004d78 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004cea:	e03c      	b.n	8004d66 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cf4:	d014      	beq.n	8004d20 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7ff fed6 	bl	8004aa8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a1d      	ldr	r2, [pc, #116]	; (8004d74 <I2C_ITSlaveCplt+0x210>)
 8004d00:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f7ff fd20 	bl	800475e <HAL_I2C_ListenCpltCallback>
}
 8004d1e:	e022      	b.n	8004d66 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b22      	cmp	r3, #34	; 0x22
 8004d2a:	d10e      	bne.n	8004d4a <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7ff fcf3 	bl	800472e <HAL_I2C_SlaveRxCpltCallback>
}
 8004d48:	e00d      	b.n	8004d66 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f7ff fcda 	bl	800471a <HAL_I2C_SlaveTxCpltCallback>
}
 8004d66:	bf00      	nop
 8004d68:	3718      	adds	r7, #24
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	fe00e800 	.word	0xfe00e800
 8004d74:	ffff0000 	.word	0xffff0000

08004d78 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a26      	ldr	r2, [pc, #152]	; (8004e20 <I2C_ITListenCplt+0xa8>)
 8004d86:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2220      	movs	r2, #32
 8004d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	089b      	lsrs	r3, r3, #2
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d022      	beq.n	8004df6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dba:	b2d2      	uxtb	r2, r2
 8004dbc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc2:	1c5a      	adds	r2, r3, #1
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d012      	beq.n	8004df6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dee:	f043 0204 	orr.w	r2, r3, #4
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004df6:	f248 0103 	movw	r1, #32771	; 0x8003
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f94b 	bl	8005096 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2210      	movs	r2, #16
 8004e06:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f7ff fca4 	bl	800475e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004e16:	bf00      	nop
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	ffff0000 	.word	0xffff0000

08004e24 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a5d      	ldr	r2, [pc, #372]	; (8004fb8 <I2C_ITError+0x194>)
 8004e42:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	431a      	orrs	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004e56:	7bfb      	ldrb	r3, [r7, #15]
 8004e58:	2b28      	cmp	r3, #40	; 0x28
 8004e5a:	d005      	beq.n	8004e68 <I2C_ITError+0x44>
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	2b29      	cmp	r3, #41	; 0x29
 8004e60:	d002      	beq.n	8004e68 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004e62:	7bfb      	ldrb	r3, [r7, #15]
 8004e64:	2b2a      	cmp	r3, #42	; 0x2a
 8004e66:	d10b      	bne.n	8004e80 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e68:	2103      	movs	r1, #3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 f913 	bl	8005096 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2228      	movs	r2, #40	; 0x28
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a50      	ldr	r2, [pc, #320]	; (8004fbc <I2C_ITError+0x198>)
 8004e7c:	635a      	str	r2, [r3, #52]	; 0x34
 8004e7e:	e011      	b.n	8004ea4 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e80:	f248 0103 	movw	r1, #32771	; 0x8003
 8004e84:	6878      	ldr	r0, [r7, #4]
 8004e86:	f000 f906 	bl	8005096 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b60      	cmp	r3, #96	; 0x60
 8004e94:	d003      	beq.n	8004e9e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2220      	movs	r2, #32
 8004e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea8:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d039      	beq.n	8004f26 <I2C_ITError+0x102>
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	2b11      	cmp	r3, #17
 8004eb6:	d002      	beq.n	8004ebe <I2C_ITError+0x9a>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b21      	cmp	r3, #33	; 0x21
 8004ebc:	d133      	bne.n	8004f26 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ec8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ecc:	d107      	bne.n	8004ede <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004edc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff f864 	bl	8003fb0 <HAL_DMA_GetState>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d017      	beq.n	8004f1e <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef2:	4a33      	ldr	r2, [pc, #204]	; (8004fc0 <I2C_ITError+0x19c>)
 8004ef4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7fe fea8 	bl	8003c58 <HAL_DMA_Abort_IT>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d04d      	beq.n	8004faa <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f18:	4610      	mov	r0, r2
 8004f1a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f1c:	e045      	b.n	8004faa <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f850 	bl	8004fc4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f24:	e041      	b.n	8004faa <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d039      	beq.n	8004fa2 <I2C_ITError+0x17e>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2b12      	cmp	r3, #18
 8004f32:	d002      	beq.n	8004f3a <I2C_ITError+0x116>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b22      	cmp	r3, #34	; 0x22
 8004f38:	d133      	bne.n	8004fa2 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f48:	d107      	bne.n	8004f5a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f58:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff f826 	bl	8003fb0 <HAL_DMA_GetState>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d017      	beq.n	8004f9a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f6e:	4a14      	ldr	r2, [pc, #80]	; (8004fc0 <I2C_ITError+0x19c>)
 8004f70:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7fe fe6a 	bl	8003c58 <HAL_DMA_Abort_IT>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d011      	beq.n	8004fae <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f94:	4610      	mov	r0, r2
 8004f96:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004f98:	e009      	b.n	8004fae <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f812 	bl	8004fc4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004fa0:	e005      	b.n	8004fae <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f80e 	bl	8004fc4 <I2C_TreatErrorCallback>
  }
}
 8004fa8:	e002      	b.n	8004fb0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004faa:	bf00      	nop
 8004fac:	e000      	b.n	8004fb0 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004fae:	bf00      	nop
}
 8004fb0:	bf00      	nop
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	ffff0000 	.word	0xffff0000
 8004fbc:	0800479b 	.word	0x0800479b
 8004fc0:	0800505b 	.word	0x0800505b

08004fc4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b60      	cmp	r3, #96	; 0x60
 8004fd6:	d10e      	bne.n	8004ff6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff fbc9 	bl	8004786 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ff4:	e009      	b.n	800500a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f7ff fbb4 	bl	8004772 <HAL_I2C_ErrorCallback>
}
 800500a:	bf00      	nop
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	f003 0302 	and.w	r3, r3, #2
 8005024:	2b02      	cmp	r3, #2
 8005026:	d103      	bne.n	8005030 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2200      	movs	r2, #0
 800502e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d007      	beq.n	800504e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	699a      	ldr	r2, [r3, #24]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0201 	orr.w	r2, r2, #1
 800504c:	619a      	str	r2, [r3, #24]
  }
}
 800504e:	bf00      	nop
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b084      	sub	sp, #16
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005066:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005074:	2200      	movs	r2, #0
 8005076:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800507c:	2b00      	cmp	r3, #0
 800507e:	d003      	beq.n	8005088 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005084:	2200      	movs	r2, #0
 8005086:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f7ff ff9b 	bl	8004fc4 <I2C_TreatErrorCallback>
}
 800508e:	bf00      	nop
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}

08005096 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005096:	b480      	push	{r7}
 8005098:	b085      	sub	sp, #20
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
 800509e:	460b      	mov	r3, r1
 80050a0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80050a6:	887b      	ldrh	r3, [r7, #2]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00f      	beq.n	80050d0 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80050b6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80050c4:	2b28      	cmp	r3, #40	; 0x28
 80050c6:	d003      	beq.n	80050d0 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80050ce:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80050d0:	887b      	ldrh	r3, [r7, #2]
 80050d2:	f003 0302 	and.w	r3, r3, #2
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00f      	beq.n	80050fa <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80050e0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80050ee:	2b28      	cmp	r3, #40	; 0x28
 80050f0:	d003      	beq.n	80050fa <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80050f8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80050fa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	da03      	bge.n	800510a <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005108:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800510a:	887b      	ldrh	r3, [r7, #2]
 800510c:	2b10      	cmp	r3, #16
 800510e:	d103      	bne.n	8005118 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8005116:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005118:	887b      	ldrh	r3, [r7, #2]
 800511a:	2b20      	cmp	r3, #32
 800511c:	d103      	bne.n	8005126 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f043 0320 	orr.w	r3, r3, #32
 8005124:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005126:	887b      	ldrh	r3, [r7, #2]
 8005128:	2b40      	cmp	r3, #64	; 0x40
 800512a:	d103      	bne.n	8005134 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005132:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6819      	ldr	r1, [r3, #0]
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	43da      	mvns	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	400a      	ands	r2, r1
 8005144:	601a      	str	r2, [r3, #0]
}
 8005146:	bf00      	nop
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
 800515a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b20      	cmp	r3, #32
 8005166:	d138      	bne.n	80051da <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800516e:	2b01      	cmp	r3, #1
 8005170:	d101      	bne.n	8005176 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005172:	2302      	movs	r3, #2
 8005174:	e032      	b.n	80051dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2224      	movs	r2, #36	; 0x24
 8005182:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 0201 	bic.w	r2, r2, #1
 8005194:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051a4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6819      	ldr	r1, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f042 0201 	orr.w	r2, r2, #1
 80051c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2220      	movs	r2, #32
 80051ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80051d6:	2300      	movs	r3, #0
 80051d8:	e000      	b.n	80051dc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051da:	2302      	movs	r3, #2
  }
}
 80051dc:	4618      	mov	r0, r3
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	d139      	bne.n	8005272 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005204:	2b01      	cmp	r3, #1
 8005206:	d101      	bne.n	800520c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005208:	2302      	movs	r3, #2
 800520a:	e033      	b.n	8005274 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2224      	movs	r2, #36	; 0x24
 8005218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0201 	bic.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800523a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	021b      	lsls	r3, r3, #8
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f042 0201 	orr.w	r2, r2, #1
 800525c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800526e:	2300      	movs	r3, #0
 8005270:	e000      	b.n	8005274 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005272:	2302      	movs	r3, #2
  }
}
 8005274:	4618      	mov	r0, r3
 8005276:	3714      	adds	r7, #20
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005280:	b480      	push	{r7}
 8005282:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005284:	4b05      	ldr	r3, [pc, #20]	; (800529c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a04      	ldr	r2, [pc, #16]	; (800529c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800528a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800528e:	6013      	str	r3, [r2, #0]
}
 8005290:	bf00      	nop
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40007000 	.word	0x40007000

080052a0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b082      	sub	sp, #8
 80052a4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80052a6:	2300      	movs	r3, #0
 80052a8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80052aa:	4b23      	ldr	r3, [pc, #140]	; (8005338 <HAL_PWREx_EnableOverDrive+0x98>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	4a22      	ldr	r2, [pc, #136]	; (8005338 <HAL_PWREx_EnableOverDrive+0x98>)
 80052b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052b4:	6413      	str	r3, [r2, #64]	; 0x40
 80052b6:	4b20      	ldr	r3, [pc, #128]	; (8005338 <HAL_PWREx_EnableOverDrive+0x98>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052be:	603b      	str	r3, [r7, #0]
 80052c0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80052c2:	4b1e      	ldr	r3, [pc, #120]	; (800533c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a1d      	ldr	r2, [pc, #116]	; (800533c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052cc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052ce:	f7fd fd0b 	bl	8002ce8 <HAL_GetTick>
 80052d2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052d4:	e009      	b.n	80052ea <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80052d6:	f7fd fd07 	bl	8002ce8 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052e4:	d901      	bls.n	80052ea <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e022      	b.n	8005330 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80052ea:	4b14      	ldr	r3, [pc, #80]	; (800533c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f6:	d1ee      	bne.n	80052d6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80052f8:	4b10      	ldr	r3, [pc, #64]	; (800533c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a0f      	ldr	r2, [pc, #60]	; (800533c <HAL_PWREx_EnableOverDrive+0x9c>)
 80052fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005302:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005304:	f7fd fcf0 	bl	8002ce8 <HAL_GetTick>
 8005308:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800530a:	e009      	b.n	8005320 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800530c:	f7fd fcec 	bl	8002ce8 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800531a:	d901      	bls.n	8005320 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e007      	b.n	8005330 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005320:	4b06      	ldr	r3, [pc, #24]	; (800533c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005328:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800532c:	d1ee      	bne.n	800530c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3708      	adds	r7, #8
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	40023800 	.word	0x40023800
 800533c:	40007000 	.word	0x40007000

08005340 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005348:	2300      	movs	r3, #0
 800534a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d101      	bne.n	8005356 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e291      	b.n	800587a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b00      	cmp	r3, #0
 8005360:	f000 8087 	beq.w	8005472 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005364:	4b96      	ldr	r3, [pc, #600]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 030c 	and.w	r3, r3, #12
 800536c:	2b04      	cmp	r3, #4
 800536e:	d00c      	beq.n	800538a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005370:	4b93      	ldr	r3, [pc, #588]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f003 030c 	and.w	r3, r3, #12
 8005378:	2b08      	cmp	r3, #8
 800537a:	d112      	bne.n	80053a2 <HAL_RCC_OscConfig+0x62>
 800537c:	4b90      	ldr	r3, [pc, #576]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005384:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005388:	d10b      	bne.n	80053a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800538a:	4b8d      	ldr	r3, [pc, #564]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d06c      	beq.n	8005470 <HAL_RCC_OscConfig+0x130>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d168      	bne.n	8005470 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e26b      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053aa:	d106      	bne.n	80053ba <HAL_RCC_OscConfig+0x7a>
 80053ac:	4b84      	ldr	r3, [pc, #528]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a83      	ldr	r2, [pc, #524]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053b6:	6013      	str	r3, [r2, #0]
 80053b8:	e02e      	b.n	8005418 <HAL_RCC_OscConfig+0xd8>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10c      	bne.n	80053dc <HAL_RCC_OscConfig+0x9c>
 80053c2:	4b7f      	ldr	r3, [pc, #508]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a7e      	ldr	r2, [pc, #504]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	4b7c      	ldr	r3, [pc, #496]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a7b      	ldr	r2, [pc, #492]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	e01d      	b.n	8005418 <HAL_RCC_OscConfig+0xd8>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80053e4:	d10c      	bne.n	8005400 <HAL_RCC_OscConfig+0xc0>
 80053e6:	4b76      	ldr	r3, [pc, #472]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a75      	ldr	r2, [pc, #468]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80053f0:	6013      	str	r3, [r2, #0]
 80053f2:	4b73      	ldr	r3, [pc, #460]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a72      	ldr	r2, [pc, #456]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80053f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	e00b      	b.n	8005418 <HAL_RCC_OscConfig+0xd8>
 8005400:	4b6f      	ldr	r3, [pc, #444]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a6e      	ldr	r2, [pc, #440]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	4b6c      	ldr	r3, [pc, #432]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a6b      	ldr	r2, [pc, #428]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005416:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d013      	beq.n	8005448 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005420:	f7fd fc62 	bl	8002ce8 <HAL_GetTick>
 8005424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005426:	e008      	b.n	800543a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005428:	f7fd fc5e 	bl	8002ce8 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b64      	cmp	r3, #100	; 0x64
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e21f      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800543a:	4b61      	ldr	r3, [pc, #388]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d0f0      	beq.n	8005428 <HAL_RCC_OscConfig+0xe8>
 8005446:	e014      	b.n	8005472 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005448:	f7fd fc4e 	bl	8002ce8 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005450:	f7fd fc4a 	bl	8002ce8 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b64      	cmp	r3, #100	; 0x64
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e20b      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005462:	4b57      	ldr	r3, [pc, #348]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x110>
 800546e:	e000      	b.n	8005472 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d069      	beq.n	8005552 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800547e:	4b50      	ldr	r3, [pc, #320]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f003 030c 	and.w	r3, r3, #12
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00b      	beq.n	80054a2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800548a:	4b4d      	ldr	r3, [pc, #308]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	f003 030c 	and.w	r3, r3, #12
 8005492:	2b08      	cmp	r3, #8
 8005494:	d11c      	bne.n	80054d0 <HAL_RCC_OscConfig+0x190>
 8005496:	4b4a      	ldr	r3, [pc, #296]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d116      	bne.n	80054d0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054a2:	4b47      	ldr	r3, [pc, #284]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 0302 	and.w	r3, r3, #2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d005      	beq.n	80054ba <HAL_RCC_OscConfig+0x17a>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d001      	beq.n	80054ba <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e1df      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ba:	4b41      	ldr	r3, [pc, #260]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	00db      	lsls	r3, r3, #3
 80054c8:	493d      	ldr	r1, [pc, #244]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80054ca:	4313      	orrs	r3, r2
 80054cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054ce:	e040      	b.n	8005552 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d023      	beq.n	8005520 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054d8:	4b39      	ldr	r3, [pc, #228]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a38      	ldr	r2, [pc, #224]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80054de:	f043 0301 	orr.w	r3, r3, #1
 80054e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fd fc00 	bl	8002ce8 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ec:	f7fd fbfc 	bl	8002ce8 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e1bd      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054fe:	4b30      	ldr	r3, [pc, #192]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d0f0      	beq.n	80054ec <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800550a:	4b2d      	ldr	r3, [pc, #180]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	00db      	lsls	r3, r3, #3
 8005518:	4929      	ldr	r1, [pc, #164]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800551a:	4313      	orrs	r3, r2
 800551c:	600b      	str	r3, [r1, #0]
 800551e:	e018      	b.n	8005552 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005520:	4b27      	ldr	r3, [pc, #156]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a26      	ldr	r2, [pc, #152]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005526:	f023 0301 	bic.w	r3, r3, #1
 800552a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800552c:	f7fd fbdc 	bl	8002ce8 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005534:	f7fd fbd8 	bl	8002ce8 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b02      	cmp	r3, #2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e199      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005546:	4b1e      	ldr	r3, [pc, #120]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f0      	bne.n	8005534 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0308 	and.w	r3, r3, #8
 800555a:	2b00      	cmp	r3, #0
 800555c:	d038      	beq.n	80055d0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d019      	beq.n	800559a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005566:	4b16      	ldr	r3, [pc, #88]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 8005568:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800556a:	4a15      	ldr	r2, [pc, #84]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800556c:	f043 0301 	orr.w	r3, r3, #1
 8005570:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005572:	f7fd fbb9 	bl	8002ce8 <HAL_GetTick>
 8005576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005578:	e008      	b.n	800558c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800557a:	f7fd fbb5 	bl	8002ce8 <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b02      	cmp	r3, #2
 8005586:	d901      	bls.n	800558c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005588:	2303      	movs	r3, #3
 800558a:	e176      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800558c:	4b0c      	ldr	r3, [pc, #48]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800558e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0f0      	beq.n	800557a <HAL_RCC_OscConfig+0x23a>
 8005598:	e01a      	b.n	80055d0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800559a:	4b09      	ldr	r3, [pc, #36]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 800559c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800559e:	4a08      	ldr	r2, [pc, #32]	; (80055c0 <HAL_RCC_OscConfig+0x280>)
 80055a0:	f023 0301 	bic.w	r3, r3, #1
 80055a4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a6:	f7fd fb9f 	bl	8002ce8 <HAL_GetTick>
 80055aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055ac:	e00a      	b.n	80055c4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055ae:	f7fd fb9b 	bl	8002ce8 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d903      	bls.n	80055c4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e15c      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
 80055c0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055c4:	4b91      	ldr	r3, [pc, #580]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80055c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1ee      	bne.n	80055ae <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 80a4 	beq.w	8005726 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055de:	4b8b      	ldr	r3, [pc, #556]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80055e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10d      	bne.n	8005606 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80055ea:	4b88      	ldr	r3, [pc, #544]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	4a87      	ldr	r2, [pc, #540]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80055f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f4:	6413      	str	r3, [r2, #64]	; 0x40
 80055f6:	4b85      	ldr	r3, [pc, #532]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80055f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055fe:	60bb      	str	r3, [r7, #8]
 8005600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005602:	2301      	movs	r3, #1
 8005604:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005606:	4b82      	ldr	r3, [pc, #520]	; (8005810 <HAL_RCC_OscConfig+0x4d0>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560e:	2b00      	cmp	r3, #0
 8005610:	d118      	bne.n	8005644 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005612:	4b7f      	ldr	r3, [pc, #508]	; (8005810 <HAL_RCC_OscConfig+0x4d0>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a7e      	ldr	r2, [pc, #504]	; (8005810 <HAL_RCC_OscConfig+0x4d0>)
 8005618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800561c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800561e:	f7fd fb63 	bl	8002ce8 <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005624:	e008      	b.n	8005638 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005626:	f7fd fb5f 	bl	8002ce8 <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b64      	cmp	r3, #100	; 0x64
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e120      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005638:	4b75      	ldr	r3, [pc, #468]	; (8005810 <HAL_RCC_OscConfig+0x4d0>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0f0      	beq.n	8005626 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d106      	bne.n	800565a <HAL_RCC_OscConfig+0x31a>
 800564c:	4b6f      	ldr	r3, [pc, #444]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800564e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005650:	4a6e      	ldr	r2, [pc, #440]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005652:	f043 0301 	orr.w	r3, r3, #1
 8005656:	6713      	str	r3, [r2, #112]	; 0x70
 8005658:	e02d      	b.n	80056b6 <HAL_RCC_OscConfig+0x376>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10c      	bne.n	800567c <HAL_RCC_OscConfig+0x33c>
 8005662:	4b6a      	ldr	r3, [pc, #424]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005666:	4a69      	ldr	r2, [pc, #420]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005668:	f023 0301 	bic.w	r3, r3, #1
 800566c:	6713      	str	r3, [r2, #112]	; 0x70
 800566e:	4b67      	ldr	r3, [pc, #412]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005672:	4a66      	ldr	r2, [pc, #408]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005674:	f023 0304 	bic.w	r3, r3, #4
 8005678:	6713      	str	r3, [r2, #112]	; 0x70
 800567a:	e01c      	b.n	80056b6 <HAL_RCC_OscConfig+0x376>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	2b05      	cmp	r3, #5
 8005682:	d10c      	bne.n	800569e <HAL_RCC_OscConfig+0x35e>
 8005684:	4b61      	ldr	r3, [pc, #388]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005688:	4a60      	ldr	r2, [pc, #384]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800568a:	f043 0304 	orr.w	r3, r3, #4
 800568e:	6713      	str	r3, [r2, #112]	; 0x70
 8005690:	4b5e      	ldr	r3, [pc, #376]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005694:	4a5d      	ldr	r2, [pc, #372]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6713      	str	r3, [r2, #112]	; 0x70
 800569c:	e00b      	b.n	80056b6 <HAL_RCC_OscConfig+0x376>
 800569e:	4b5b      	ldr	r3, [pc, #364]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80056a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a2:	4a5a      	ldr	r2, [pc, #360]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80056a4:	f023 0301 	bic.w	r3, r3, #1
 80056a8:	6713      	str	r3, [r2, #112]	; 0x70
 80056aa:	4b58      	ldr	r3, [pc, #352]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80056ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ae:	4a57      	ldr	r2, [pc, #348]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80056b0:	f023 0304 	bic.w	r3, r3, #4
 80056b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d015      	beq.n	80056ea <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056be:	f7fd fb13 	bl	8002ce8 <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056c4:	e00a      	b.n	80056dc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056c6:	f7fd fb0f 	bl	8002ce8 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e0ce      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056dc:	4b4b      	ldr	r3, [pc, #300]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80056de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d0ee      	beq.n	80056c6 <HAL_RCC_OscConfig+0x386>
 80056e8:	e014      	b.n	8005714 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ea:	f7fd fafd 	bl	8002ce8 <HAL_GetTick>
 80056ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056f0:	e00a      	b.n	8005708 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056f2:	f7fd faf9 	bl	8002ce8 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005700:	4293      	cmp	r3, r2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e0b8      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005708:	4b40      	ldr	r3, [pc, #256]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800570a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1ee      	bne.n	80056f2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005714:	7dfb      	ldrb	r3, [r7, #23]
 8005716:	2b01      	cmp	r3, #1
 8005718:	d105      	bne.n	8005726 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800571a:	4b3c      	ldr	r3, [pc, #240]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	4a3b      	ldr	r2, [pc, #236]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005720:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005724:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 80a4 	beq.w	8005878 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005730:	4b36      	ldr	r3, [pc, #216]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f003 030c 	and.w	r3, r3, #12
 8005738:	2b08      	cmp	r3, #8
 800573a:	d06b      	beq.n	8005814 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	2b02      	cmp	r3, #2
 8005742:	d149      	bne.n	80057d8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005744:	4b31      	ldr	r3, [pc, #196]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a30      	ldr	r2, [pc, #192]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800574a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800574e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005750:	f7fd faca 	bl	8002ce8 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005758:	f7fd fac6 	bl	8002ce8 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e087      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576a:	4b28      	ldr	r3, [pc, #160]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1f0      	bne.n	8005758 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	69da      	ldr	r2, [r3, #28]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	431a      	orrs	r2, r3
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	019b      	lsls	r3, r3, #6
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800578c:	085b      	lsrs	r3, r3, #1
 800578e:	3b01      	subs	r3, #1
 8005790:	041b      	lsls	r3, r3, #16
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005798:	061b      	lsls	r3, r3, #24
 800579a:	4313      	orrs	r3, r2
 800579c:	4a1b      	ldr	r2, [pc, #108]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 800579e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80057a2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057a4:	4b19      	ldr	r3, [pc, #100]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a18      	ldr	r2, [pc, #96]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80057aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b0:	f7fd fa9a 	bl	8002ce8 <HAL_GetTick>
 80057b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057b6:	e008      	b.n	80057ca <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057b8:	f7fd fa96 	bl	8002ce8 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e057      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ca:	4b10      	ldr	r3, [pc, #64]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d0f0      	beq.n	80057b8 <HAL_RCC_OscConfig+0x478>
 80057d6:	e04f      	b.n	8005878 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057d8:	4b0c      	ldr	r3, [pc, #48]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a0b      	ldr	r2, [pc, #44]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 80057de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e4:	f7fd fa80 	bl	8002ce8 <HAL_GetTick>
 80057e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ec:	f7fd fa7c 	bl	8002ce8 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e03d      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057fe:	4b03      	ldr	r3, [pc, #12]	; (800580c <HAL_RCC_OscConfig+0x4cc>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1f0      	bne.n	80057ec <HAL_RCC_OscConfig+0x4ac>
 800580a:	e035      	b.n	8005878 <HAL_RCC_OscConfig+0x538>
 800580c:	40023800 	.word	0x40023800
 8005810:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005814:	4b1b      	ldr	r3, [pc, #108]	; (8005884 <HAL_RCC_OscConfig+0x544>)
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	699b      	ldr	r3, [r3, #24]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d028      	beq.n	8005874 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800582c:	429a      	cmp	r2, r3
 800582e:	d121      	bne.n	8005874 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583a:	429a      	cmp	r2, r3
 800583c:	d11a      	bne.n	8005874 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005844:	4013      	ands	r3, r2
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800584a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800584c:	4293      	cmp	r3, r2
 800584e:	d111      	bne.n	8005874 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585a:	085b      	lsrs	r3, r3, #1
 800585c:	3b01      	subs	r3, #1
 800585e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005860:	429a      	cmp	r2, r3
 8005862:	d107      	bne.n	8005874 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005870:	429a      	cmp	r2, r3
 8005872:	d001      	beq.n	8005878 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e000      	b.n	800587a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	40023800 	.word	0x40023800

08005888 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d101      	bne.n	80058a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e0d0      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058a0:	4b6a      	ldr	r3, [pc, #424]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 030f 	and.w	r3, r3, #15
 80058a8:	683a      	ldr	r2, [r7, #0]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d910      	bls.n	80058d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ae:	4b67      	ldr	r3, [pc, #412]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f023 020f 	bic.w	r2, r3, #15
 80058b6:	4965      	ldr	r1, [pc, #404]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058be:	4b63      	ldr	r3, [pc, #396]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 030f 	and.w	r3, r3, #15
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d001      	beq.n	80058d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e0b8      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d020      	beq.n	800591e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0304 	and.w	r3, r3, #4
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d005      	beq.n	80058f4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058e8:	4b59      	ldr	r3, [pc, #356]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	4a58      	ldr	r2, [pc, #352]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 80058ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005900:	4b53      	ldr	r3, [pc, #332]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	4a52      	ldr	r2, [pc, #328]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005906:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800590a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800590c:	4b50      	ldr	r3, [pc, #320]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	494d      	ldr	r1, [pc, #308]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 800591a:	4313      	orrs	r3, r2
 800591c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	2b00      	cmp	r3, #0
 8005928:	d040      	beq.n	80059ac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d107      	bne.n	8005942 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005932:	4b47      	ldr	r3, [pc, #284]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800593a:	2b00      	cmp	r3, #0
 800593c:	d115      	bne.n	800596a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e07f      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	2b02      	cmp	r3, #2
 8005948:	d107      	bne.n	800595a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800594a:	4b41      	ldr	r3, [pc, #260]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d109      	bne.n	800596a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e073      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800595a:	4b3d      	ldr	r3, [pc, #244]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e06b      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800596a:	4b39      	ldr	r3, [pc, #228]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	f023 0203 	bic.w	r2, r3, #3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	4936      	ldr	r1, [pc, #216]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005978:	4313      	orrs	r3, r2
 800597a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800597c:	f7fd f9b4 	bl	8002ce8 <HAL_GetTick>
 8005980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005982:	e00a      	b.n	800599a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005984:	f7fd f9b0 	bl	8002ce8 <HAL_GetTick>
 8005988:	4602      	mov	r2, r0
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005992:	4293      	cmp	r3, r2
 8005994:	d901      	bls.n	800599a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e053      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800599a:	4b2d      	ldr	r3, [pc, #180]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	f003 020c 	and.w	r2, r3, #12
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d1eb      	bne.n	8005984 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059ac:	4b27      	ldr	r3, [pc, #156]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 030f 	and.w	r3, r3, #15
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d210      	bcs.n	80059dc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ba:	4b24      	ldr	r3, [pc, #144]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f023 020f 	bic.w	r2, r3, #15
 80059c2:	4922      	ldr	r1, [pc, #136]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059ca:	4b20      	ldr	r3, [pc, #128]	; (8005a4c <HAL_RCC_ClockConfig+0x1c4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 030f 	and.w	r3, r3, #15
 80059d2:	683a      	ldr	r2, [r7, #0]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d001      	beq.n	80059dc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e032      	b.n	8005a42 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0304 	and.w	r3, r3, #4
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d008      	beq.n	80059fa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059e8:	4b19      	ldr	r3, [pc, #100]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	68db      	ldr	r3, [r3, #12]
 80059f4:	4916      	ldr	r1, [pc, #88]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 80059f6:	4313      	orrs	r3, r2
 80059f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0308 	and.w	r3, r3, #8
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d009      	beq.n	8005a1a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005a06:	4b12      	ldr	r3, [pc, #72]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	490e      	ldr	r1, [pc, #56]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a1a:	f000 f821 	bl	8005a60 <HAL_RCC_GetSysClockFreq>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	4b0b      	ldr	r3, [pc, #44]	; (8005a50 <HAL_RCC_ClockConfig+0x1c8>)
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	091b      	lsrs	r3, r3, #4
 8005a26:	f003 030f 	and.w	r3, r3, #15
 8005a2a:	490a      	ldr	r1, [pc, #40]	; (8005a54 <HAL_RCC_ClockConfig+0x1cc>)
 8005a2c:	5ccb      	ldrb	r3, [r1, r3]
 8005a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a32:	4a09      	ldr	r2, [pc, #36]	; (8005a58 <HAL_RCC_ClockConfig+0x1d0>)
 8005a34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005a36:	4b09      	ldr	r3, [pc, #36]	; (8005a5c <HAL_RCC_ClockConfig+0x1d4>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7fd f910 	bl	8002c60 <HAL_InitTick>

  return HAL_OK;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
 8005a4a:	bf00      	nop
 8005a4c:	40023c00 	.word	0x40023c00
 8005a50:	40023800 	.word	0x40023800
 8005a54:	0800dbc4 	.word	0x0800dbc4
 8005a58:	20000070 	.word	0x20000070
 8005a5c:	20000074 	.word	0x20000074

08005a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a64:	b084      	sub	sp, #16
 8005a66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	607b      	str	r3, [r7, #4]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	2300      	movs	r3, #0
 8005a72:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005a74:	2300      	movs	r3, #0
 8005a76:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a78:	4b67      	ldr	r3, [pc, #412]	; (8005c18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 030c 	and.w	r3, r3, #12
 8005a80:	2b08      	cmp	r3, #8
 8005a82:	d00d      	beq.n	8005aa0 <HAL_RCC_GetSysClockFreq+0x40>
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	f200 80bd 	bhi.w	8005c04 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d002      	beq.n	8005a94 <HAL_RCC_GetSysClockFreq+0x34>
 8005a8e:	2b04      	cmp	r3, #4
 8005a90:	d003      	beq.n	8005a9a <HAL_RCC_GetSysClockFreq+0x3a>
 8005a92:	e0b7      	b.n	8005c04 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a94:	4b61      	ldr	r3, [pc, #388]	; (8005c1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005a96:	60bb      	str	r3, [r7, #8]
      break;
 8005a98:	e0b7      	b.n	8005c0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a9a:	4b61      	ldr	r3, [pc, #388]	; (8005c20 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005a9c:	60bb      	str	r3, [r7, #8]
      break;
 8005a9e:	e0b4      	b.n	8005c0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005aa0:	4b5d      	ldr	r3, [pc, #372]	; (8005c18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005aa8:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005aaa:	4b5b      	ldr	r3, [pc, #364]	; (8005c18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d04d      	beq.n	8005b52 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ab6:	4b58      	ldr	r3, [pc, #352]	; (8005c18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	099b      	lsrs	r3, r3, #6
 8005abc:	461a      	mov	r2, r3
 8005abe:	f04f 0300 	mov.w	r3, #0
 8005ac2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005ac6:	f04f 0100 	mov.w	r1, #0
 8005aca:	ea02 0800 	and.w	r8, r2, r0
 8005ace:	ea03 0901 	and.w	r9, r3, r1
 8005ad2:	4640      	mov	r0, r8
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	014b      	lsls	r3, r1, #5
 8005ae0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005ae4:	0142      	lsls	r2, r0, #5
 8005ae6:	4610      	mov	r0, r2
 8005ae8:	4619      	mov	r1, r3
 8005aea:	ebb0 0008 	subs.w	r0, r0, r8
 8005aee:	eb61 0109 	sbc.w	r1, r1, r9
 8005af2:	f04f 0200 	mov.w	r2, #0
 8005af6:	f04f 0300 	mov.w	r3, #0
 8005afa:	018b      	lsls	r3, r1, #6
 8005afc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b00:	0182      	lsls	r2, r0, #6
 8005b02:	1a12      	subs	r2, r2, r0
 8005b04:	eb63 0301 	sbc.w	r3, r3, r1
 8005b08:	f04f 0000 	mov.w	r0, #0
 8005b0c:	f04f 0100 	mov.w	r1, #0
 8005b10:	00d9      	lsls	r1, r3, #3
 8005b12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b16:	00d0      	lsls	r0, r2, #3
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	eb12 0208 	adds.w	r2, r2, r8
 8005b20:	eb43 0309 	adc.w	r3, r3, r9
 8005b24:	f04f 0000 	mov.w	r0, #0
 8005b28:	f04f 0100 	mov.w	r1, #0
 8005b2c:	0259      	lsls	r1, r3, #9
 8005b2e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005b32:	0250      	lsls	r0, r2, #9
 8005b34:	4602      	mov	r2, r0
 8005b36:	460b      	mov	r3, r1
 8005b38:	4610      	mov	r0, r2
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	461a      	mov	r2, r3
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	f7fb f8c0 	bl	8000cc8 <__aeabi_uldivmod>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	60fb      	str	r3, [r7, #12]
 8005b50:	e04a      	b.n	8005be8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b52:	4b31      	ldr	r3, [pc, #196]	; (8005c18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	099b      	lsrs	r3, r3, #6
 8005b58:	461a      	mov	r2, r3
 8005b5a:	f04f 0300 	mov.w	r3, #0
 8005b5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005b62:	f04f 0100 	mov.w	r1, #0
 8005b66:	ea02 0400 	and.w	r4, r2, r0
 8005b6a:	ea03 0501 	and.w	r5, r3, r1
 8005b6e:	4620      	mov	r0, r4
 8005b70:	4629      	mov	r1, r5
 8005b72:	f04f 0200 	mov.w	r2, #0
 8005b76:	f04f 0300 	mov.w	r3, #0
 8005b7a:	014b      	lsls	r3, r1, #5
 8005b7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005b80:	0142      	lsls	r2, r0, #5
 8005b82:	4610      	mov	r0, r2
 8005b84:	4619      	mov	r1, r3
 8005b86:	1b00      	subs	r0, r0, r4
 8005b88:	eb61 0105 	sbc.w	r1, r1, r5
 8005b8c:	f04f 0200 	mov.w	r2, #0
 8005b90:	f04f 0300 	mov.w	r3, #0
 8005b94:	018b      	lsls	r3, r1, #6
 8005b96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b9a:	0182      	lsls	r2, r0, #6
 8005b9c:	1a12      	subs	r2, r2, r0
 8005b9e:	eb63 0301 	sbc.w	r3, r3, r1
 8005ba2:	f04f 0000 	mov.w	r0, #0
 8005ba6:	f04f 0100 	mov.w	r1, #0
 8005baa:	00d9      	lsls	r1, r3, #3
 8005bac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bb0:	00d0      	lsls	r0, r2, #3
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	1912      	adds	r2, r2, r4
 8005bb8:	eb45 0303 	adc.w	r3, r5, r3
 8005bbc:	f04f 0000 	mov.w	r0, #0
 8005bc0:	f04f 0100 	mov.w	r1, #0
 8005bc4:	0299      	lsls	r1, r3, #10
 8005bc6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005bca:	0290      	lsls	r0, r2, #10
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	4610      	mov	r0, r2
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	f7fb f874 	bl	8000cc8 <__aeabi_uldivmod>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4613      	mov	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005be8:	4b0b      	ldr	r3, [pc, #44]	; (8005c18 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	0c1b      	lsrs	r3, r3, #16
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	005b      	lsls	r3, r3, #1
 8005bf6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c00:	60bb      	str	r3, [r7, #8]
      break;
 8005c02:	e002      	b.n	8005c0a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c04:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005c06:	60bb      	str	r3, [r7, #8]
      break;
 8005c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c0a:	68bb      	ldr	r3, [r7, #8]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005c16:	bf00      	nop
 8005c18:	40023800 	.word	0x40023800
 8005c1c:	00f42400 	.word	0x00f42400
 8005c20:	007a1200 	.word	0x007a1200

08005c24 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c28:	4b03      	ldr	r3, [pc, #12]	; (8005c38 <HAL_RCC_GetHCLKFreq+0x14>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000070 	.word	0x20000070

08005c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005c40:	f7ff fff0 	bl	8005c24 <HAL_RCC_GetHCLKFreq>
 8005c44:	4602      	mov	r2, r0
 8005c46:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	0a9b      	lsrs	r3, r3, #10
 8005c4c:	f003 0307 	and.w	r3, r3, #7
 8005c50:	4903      	ldr	r1, [pc, #12]	; (8005c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c52:	5ccb      	ldrb	r3, [r1, r3]
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	40023800 	.word	0x40023800
 8005c60:	0800dbd4 	.word	0x0800dbd4

08005c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c68:	f7ff ffdc 	bl	8005c24 <HAL_RCC_GetHCLKFreq>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	4b05      	ldr	r3, [pc, #20]	; (8005c84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	0b5b      	lsrs	r3, r3, #13
 8005c74:	f003 0307 	and.w	r3, r3, #7
 8005c78:	4903      	ldr	r1, [pc, #12]	; (8005c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c7a:	5ccb      	ldrb	r3, [r1, r3]
 8005c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40023800 	.word	0x40023800
 8005c88:	0800dbd4 	.word	0x0800dbd4

08005c8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b088      	sub	sp, #32
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005c94:	2300      	movs	r3, #0
 8005c96:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d012      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005cb4:	4b69      	ldr	r3, [pc, #420]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	4a68      	ldr	r2, [pc, #416]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005cbe:	6093      	str	r3, [r2, #8]
 8005cc0:	4b66      	ldr	r3, [pc, #408]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cc2:	689a      	ldr	r2, [r3, #8]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc8:	4964      	ldr	r1, [pc, #400]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d017      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ce6:	4b5d      	ldr	r3, [pc, #372]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ce8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cf4:	4959      	ldr	r1, [pc, #356]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005d06:	2301      	movs	r3, #1
 8005d08:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d101      	bne.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005d12:	2301      	movs	r3, #1
 8005d14:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d017      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005d22:	4b4e      	ldr	r3, [pc, #312]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d28:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d30:	494a      	ldr	r1, [pc, #296]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d40:	d101      	bne.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005d42:	2301      	movs	r3, #1
 8005d44:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	f000 808b 	beq.w	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d70:	4b3a      	ldr	r3, [pc, #232]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d74:	4a39      	ldr	r2, [pc, #228]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d7a:	6413      	str	r3, [r2, #64]	; 0x40
 8005d7c:	4b37      	ldr	r3, [pc, #220]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d84:	60bb      	str	r3, [r7, #8]
 8005d86:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d88:	4b35      	ldr	r3, [pc, #212]	; (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a34      	ldr	r2, [pc, #208]	; (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d94:	f7fc ffa8 	bl	8002ce8 <HAL_GetTick>
 8005d98:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d9a:	e008      	b.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d9c:	f7fc ffa4 	bl	8002ce8 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b64      	cmp	r3, #100	; 0x64
 8005da8:	d901      	bls.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e357      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005dae:	4b2c      	ldr	r3, [pc, #176]	; (8005e60 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f0      	beq.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005dba:	4b28      	ldr	r3, [pc, #160]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dc2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d035      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d02e      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dd8:	4b20      	ldr	r3, [pc, #128]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005de2:	4b1e      	ldr	r3, [pc, #120]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005de6:	4a1d      	ldr	r2, [pc, #116]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dec:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dee:	4b1b      	ldr	r3, [pc, #108]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005df2:	4a1a      	ldr	r2, [pc, #104]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005df4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005df8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005dfa:	4a18      	ldr	r2, [pc, #96]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005e00:	4b16      	ldr	r3, [pc, #88]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e04:	f003 0301 	and.w	r3, r3, #1
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d114      	bne.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e0c:	f7fc ff6c 	bl	8002ce8 <HAL_GetTick>
 8005e10:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e12:	e00a      	b.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e14:	f7fc ff68 	bl	8002ce8 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e319      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e2a:	4b0c      	ldr	r3, [pc, #48]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0ee      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e3e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e42:	d111      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005e44:	4b05      	ldr	r3, [pc, #20]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e50:	4b04      	ldr	r3, [pc, #16]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e52:	400b      	ands	r3, r1
 8005e54:	4901      	ldr	r1, [pc, #4]	; (8005e5c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	608b      	str	r3, [r1, #8]
 8005e5a:	e00b      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	40007000 	.word	0x40007000
 8005e64:	0ffffcff 	.word	0x0ffffcff
 8005e68:	4bb1      	ldr	r3, [pc, #708]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	4ab0      	ldr	r2, [pc, #704]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e6e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005e72:	6093      	str	r3, [r2, #8]
 8005e74:	4bae      	ldr	r3, [pc, #696]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e80:	49ab      	ldr	r1, [pc, #684]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0310 	and.w	r3, r3, #16
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d010      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e92:	4ba7      	ldr	r3, [pc, #668]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e98:	4aa5      	ldr	r2, [pc, #660]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e9e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005ea2:	4ba3      	ldr	r3, [pc, #652]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ea4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eac:	49a0      	ldr	r1, [pc, #640]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00a      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ec0:	4b9b      	ldr	r3, [pc, #620]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ece:	4998      	ldr	r1, [pc, #608]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ee2:	4b93      	ldr	r3, [pc, #588]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ef0:	498f      	ldr	r1, [pc, #572]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f04:	4b8a      	ldr	r3, [pc, #552]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f0a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f12:	4987      	ldr	r1, [pc, #540]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00a      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005f26:	4b82      	ldr	r3, [pc, #520]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f34:	497e      	ldr	r1, [pc, #504]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00a      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f48:	4b79      	ldr	r3, [pc, #484]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f4e:	f023 0203 	bic.w	r2, r3, #3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f56:	4976      	ldr	r1, [pc, #472]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00a      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f6a:	4b71      	ldr	r3, [pc, #452]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f70:	f023 020c 	bic.w	r2, r3, #12
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f78:	496d      	ldr	r1, [pc, #436]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f8c:	4b68      	ldr	r3, [pc, #416]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f92:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f9a:	4965      	ldr	r1, [pc, #404]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005fae:	4b60      	ldr	r3, [pc, #384]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fbc:	495c      	ldr	r1, [pc, #368]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00a      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005fd0:	4b57      	ldr	r3, [pc, #348]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fde:	4954      	ldr	r1, [pc, #336]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00a      	beq.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005ff2:	4b4f      	ldr	r3, [pc, #316]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8005ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006000:	494b      	ldr	r1, [pc, #300]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006002:	4313      	orrs	r3, r2
 8006004:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00a      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006014:	4b46      	ldr	r3, [pc, #280]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800601a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006022:	4943      	ldr	r1, [pc, #268]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006024:	4313      	orrs	r3, r2
 8006026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00a      	beq.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006036:	4b3e      	ldr	r3, [pc, #248]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006044:	493a      	ldr	r1, [pc, #232]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006046:	4313      	orrs	r3, r2
 8006048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00a      	beq.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006058:	4b35      	ldr	r3, [pc, #212]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800605a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800605e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006066:	4932      	ldr	r1, [pc, #200]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8006068:	4313      	orrs	r3, r2
 800606a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d011      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800607a:	4b2d      	ldr	r3, [pc, #180]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800607c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006080:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006088:	4929      	ldr	r1, [pc, #164]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800608a:	4313      	orrs	r3, r2
 800608c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006094:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006098:	d101      	bne.n	800609e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800609a:	2301      	movs	r3, #1
 800609c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0308 	and.w	r3, r3, #8
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d001      	beq.n	80060ae <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80060aa:	2301      	movs	r3, #1
 80060ac:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00a      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060ba:	4b1d      	ldr	r3, [pc, #116]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060c8:	4919      	ldr	r1, [pc, #100]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00b      	beq.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80060dc:	4b14      	ldr	r3, [pc, #80]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060e2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060ec:	4910      	ldr	r1, [pc, #64]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d006      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006102:	2b00      	cmp	r3, #0
 8006104:	f000 80d9 	beq.w	80062ba <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006108:	4b09      	ldr	r3, [pc, #36]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a08      	ldr	r2, [pc, #32]	; (8006130 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800610e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006112:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006114:	f7fc fde8 	bl	8002ce8 <HAL_GetTick>
 8006118:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800611a:	e00b      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800611c:	f7fc fde4 	bl	8002ce8 <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b64      	cmp	r3, #100	; 0x64
 8006128:	d904      	bls.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e197      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800612e:	bf00      	nop
 8006130:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006134:	4b6c      	ldr	r3, [pc, #432]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1ed      	bne.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	2b00      	cmp	r3, #0
 800614a:	d021      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006150:	2b00      	cmp	r3, #0
 8006152:	d11d      	bne.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006154:	4b64      	ldr	r3, [pc, #400]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800615a:	0c1b      	lsrs	r3, r3, #16
 800615c:	f003 0303 	and.w	r3, r3, #3
 8006160:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006162:	4b61      	ldr	r3, [pc, #388]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006164:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006168:	0e1b      	lsrs	r3, r3, #24
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	019a      	lsls	r2, r3, #6
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	041b      	lsls	r3, r3, #16
 800617a:	431a      	orrs	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	061b      	lsls	r3, r3, #24
 8006180:	431a      	orrs	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	071b      	lsls	r3, r3, #28
 8006188:	4957      	ldr	r1, [pc, #348]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800618a:	4313      	orrs	r3, r2
 800618c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d004      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061a4:	d00a      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d02e      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ba:	d129      	bne.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80061bc:	4b4a      	ldr	r3, [pc, #296]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061c2:	0c1b      	lsrs	r3, r3, #16
 80061c4:	f003 0303 	and.w	r3, r3, #3
 80061c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061ca:	4b47      	ldr	r3, [pc, #284]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061d0:	0f1b      	lsrs	r3, r3, #28
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	019a      	lsls	r2, r3, #6
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	041b      	lsls	r3, r3, #16
 80061e2:	431a      	orrs	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	061b      	lsls	r3, r3, #24
 80061ea:	431a      	orrs	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	071b      	lsls	r3, r3, #28
 80061f0:	493d      	ldr	r1, [pc, #244]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061f2:	4313      	orrs	r3, r2
 80061f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80061f8:	4b3b      	ldr	r3, [pc, #236]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061fe:	f023 021f 	bic.w	r2, r3, #31
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	3b01      	subs	r3, #1
 8006208:	4937      	ldr	r1, [pc, #220]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006218:	2b00      	cmp	r3, #0
 800621a:	d01d      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800621c:	4b32      	ldr	r3, [pc, #200]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800621e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006222:	0e1b      	lsrs	r3, r3, #24
 8006224:	f003 030f 	and.w	r3, r3, #15
 8006228:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800622a:	4b2f      	ldr	r3, [pc, #188]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800622c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006230:	0f1b      	lsrs	r3, r3, #28
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	019a      	lsls	r2, r3, #6
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	041b      	lsls	r3, r3, #16
 8006244:	431a      	orrs	r2, r3
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	061b      	lsls	r3, r3, #24
 800624a:	431a      	orrs	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	071b      	lsls	r3, r3, #28
 8006250:	4925      	ldr	r1, [pc, #148]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006252:	4313      	orrs	r3, r2
 8006254:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d011      	beq.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	019a      	lsls	r2, r3, #6
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	041b      	lsls	r3, r3, #16
 8006270:	431a      	orrs	r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	061b      	lsls	r3, r3, #24
 8006278:	431a      	orrs	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	071b      	lsls	r3, r3, #28
 8006280:	4919      	ldr	r1, [pc, #100]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006282:	4313      	orrs	r3, r2
 8006284:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006288:	4b17      	ldr	r3, [pc, #92]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a16      	ldr	r2, [pc, #88]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800628e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006294:	f7fc fd28 	bl	8002ce8 <HAL_GetTick>
 8006298:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800629a:	e008      	b.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800629c:	f7fc fd24 	bl	8002ce8 <HAL_GetTick>
 80062a0:	4602      	mov	r2, r0
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	2b64      	cmp	r3, #100	; 0x64
 80062a8:	d901      	bls.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e0d7      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062ae:	4b0e      	ldr	r3, [pc, #56]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d0f0      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	f040 80cd 	bne.w	800645c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80062c2:	4b09      	ldr	r3, [pc, #36]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a08      	ldr	r2, [pc, #32]	; (80062e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062ce:	f7fc fd0b 	bl	8002ce8 <HAL_GetTick>
 80062d2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062d4:	e00a      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80062d6:	f7fc fd07 	bl	8002ce8 <HAL_GetTick>
 80062da:	4602      	mov	r2, r0
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	1ad3      	subs	r3, r2, r3
 80062e0:	2b64      	cmp	r3, #100	; 0x64
 80062e2:	d903      	bls.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e0ba      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80062e8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062ec:	4b5e      	ldr	r3, [pc, #376]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062f8:	d0ed      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800630a:	2b00      	cmp	r3, #0
 800630c:	d009      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006316:	2b00      	cmp	r3, #0
 8006318:	d02e      	beq.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631e:	2b00      	cmp	r3, #0
 8006320:	d12a      	bne.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006322:	4b51      	ldr	r3, [pc, #324]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006328:	0c1b      	lsrs	r3, r3, #16
 800632a:	f003 0303 	and.w	r3, r3, #3
 800632e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006330:	4b4d      	ldr	r3, [pc, #308]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006336:	0f1b      	lsrs	r3, r3, #28
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	019a      	lsls	r2, r3, #6
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	041b      	lsls	r3, r3, #16
 8006348:	431a      	orrs	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	699b      	ldr	r3, [r3, #24]
 800634e:	061b      	lsls	r3, r3, #24
 8006350:	431a      	orrs	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	071b      	lsls	r3, r3, #28
 8006356:	4944      	ldr	r1, [pc, #272]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006358:	4313      	orrs	r3, r2
 800635a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800635e:	4b42      	ldr	r3, [pc, #264]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006360:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006364:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636c:	3b01      	subs	r3, #1
 800636e:	021b      	lsls	r3, r3, #8
 8006370:	493d      	ldr	r1, [pc, #244]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006372:	4313      	orrs	r3, r2
 8006374:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d022      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006388:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800638c:	d11d      	bne.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800638e:	4b36      	ldr	r3, [pc, #216]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006394:	0e1b      	lsrs	r3, r3, #24
 8006396:	f003 030f 	and.w	r3, r3, #15
 800639a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800639c:	4b32      	ldr	r3, [pc, #200]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800639e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a2:	0f1b      	lsrs	r3, r3, #28
 80063a4:	f003 0307 	and.w	r3, r3, #7
 80063a8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	019a      	lsls	r2, r3, #6
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a1b      	ldr	r3, [r3, #32]
 80063b4:	041b      	lsls	r3, r3, #16
 80063b6:	431a      	orrs	r2, r3
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	061b      	lsls	r3, r3, #24
 80063bc:	431a      	orrs	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	071b      	lsls	r3, r3, #28
 80063c2:	4929      	ldr	r1, [pc, #164]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063c4:	4313      	orrs	r3, r2
 80063c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0308 	and.w	r3, r3, #8
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d028      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80063d6:	4b24      	ldr	r3, [pc, #144]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063dc:	0e1b      	lsrs	r3, r3, #24
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80063e4:	4b20      	ldr	r3, [pc, #128]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80063e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ea:	0c1b      	lsrs	r3, r3, #16
 80063ec:	f003 0303 	and.w	r3, r3, #3
 80063f0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	019a      	lsls	r2, r3, #6
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	041b      	lsls	r3, r3, #16
 80063fc:	431a      	orrs	r2, r3
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	061b      	lsls	r3, r3, #24
 8006402:	431a      	orrs	r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69db      	ldr	r3, [r3, #28]
 8006408:	071b      	lsls	r3, r3, #28
 800640a:	4917      	ldr	r1, [pc, #92]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800640c:	4313      	orrs	r3, r2
 800640e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006412:	4b15      	ldr	r3, [pc, #84]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006414:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006418:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006420:	4911      	ldr	r1, [pc, #68]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006422:	4313      	orrs	r3, r2
 8006424:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006428:	4b0f      	ldr	r3, [pc, #60]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a0e      	ldr	r2, [pc, #56]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800642e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006432:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006434:	f7fc fc58 	bl	8002ce8 <HAL_GetTick>
 8006438:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800643a:	e008      	b.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800643c:	f7fc fc54 	bl	8002ce8 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b64      	cmp	r3, #100	; 0x64
 8006448:	d901      	bls.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e007      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800644e:	4b06      	ldr	r3, [pc, #24]	; (8006468 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006456:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800645a:	d1ef      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	3720      	adds	r7, #32
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	40023800 	.word	0x40023800

0800646c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e09d      	b.n	80065ba <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006482:	2b00      	cmp	r3, #0
 8006484:	d108      	bne.n	8006498 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800648e:	d009      	beq.n	80064a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	61da      	str	r2, [r3, #28]
 8006496:	e005      	b.n	80064a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d106      	bne.n	80064c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7fb fe7e 	bl	80021c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2202      	movs	r2, #2
 80064c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064e4:	d902      	bls.n	80064ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80064e6:	2300      	movs	r3, #0
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	e002      	b.n	80064f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80064ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80064fa:	d007      	beq.n	800650c <HAL_SPI_Init+0xa0>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006504:	d002      	beq.n	800650c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800651c:	431a      	orrs	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	431a      	orrs	r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	431a      	orrs	r2, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800653a:	431a      	orrs	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	69db      	ldr	r3, [r3, #28]
 8006540:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006544:	431a      	orrs	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a1b      	ldr	r3, [r3, #32]
 800654a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800654e:	ea42 0103 	orr.w	r1, r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006556:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	0c1b      	lsrs	r3, r3, #16
 8006568:	f003 0204 	and.w	r2, r3, #4
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	f003 0310 	and.w	r3, r3, #16
 8006574:	431a      	orrs	r2, r3
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800657a:	f003 0308 	and.w	r3, r3, #8
 800657e:	431a      	orrs	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006588:	ea42 0103 	orr.w	r1, r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69da      	ldr	r2, [r3, #28]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3710      	adds	r7, #16
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
	...

080065c4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b088      	sub	sp, #32
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	099b      	lsrs	r3, r3, #6
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10f      	bne.n	8006608 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065e8:	69bb      	ldr	r3, [r7, #24]
 80065ea:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d00a      	beq.n	8006608 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	099b      	lsrs	r3, r3, #6
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d004      	beq.n	8006608 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	4798      	blx	r3
    return;
 8006606:	e0d7      	b.n	80067b8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	085b      	lsrs	r3, r3, #1
 800660c:	f003 0301 	and.w	r3, r3, #1
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00a      	beq.n	800662a <HAL_SPI_IRQHandler+0x66>
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	09db      	lsrs	r3, r3, #7
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d004      	beq.n	800662a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	4798      	blx	r3
    return;
 8006628:	e0c6      	b.n	80067b8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	095b      	lsrs	r3, r3, #5
 800662e:	f003 0301 	and.w	r3, r3, #1
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10c      	bne.n	8006650 <HAL_SPI_IRQHandler+0x8c>
 8006636:	69bb      	ldr	r3, [r7, #24]
 8006638:	099b      	lsrs	r3, r3, #6
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b00      	cmp	r3, #0
 8006640:	d106      	bne.n	8006650 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	0a1b      	lsrs	r3, r3, #8
 8006646:	f003 0301 	and.w	r3, r3, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 80b4 	beq.w	80067b8 <HAL_SPI_IRQHandler+0x1f4>
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 80ad 	beq.w	80067b8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	099b      	lsrs	r3, r3, #6
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d023      	beq.n	80066b2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b03      	cmp	r3, #3
 8006674:	d011      	beq.n	800669a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800667a:	f043 0204 	orr.w	r2, r3, #4
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006682:	2300      	movs	r3, #0
 8006684:	617b      	str	r3, [r7, #20]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	617b      	str	r3, [r7, #20]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	617b      	str	r3, [r7, #20]
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	e00b      	b.n	80066b2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800669a:	2300      	movs	r3, #0
 800669c:	613b      	str	r3, [r7, #16]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	613b      	str	r3, [r7, #16]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	613b      	str	r3, [r7, #16]
 80066ae:	693b      	ldr	r3, [r7, #16]
        return;
 80066b0:	e082      	b.n	80067b8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	095b      	lsrs	r3, r3, #5
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d014      	beq.n	80066e8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066c2:	f043 0201 	orr.w	r2, r3, #1
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80066ca:	2300      	movs	r3, #0
 80066cc:	60fb      	str	r3, [r7, #12]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	60fb      	str	r3, [r7, #12]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066e4:	601a      	str	r2, [r3, #0]
 80066e6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	0a1b      	lsrs	r3, r3, #8
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00c      	beq.n	800670e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066f8:	f043 0208 	orr.w	r2, r3, #8
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006700:	2300      	movs	r3, #0
 8006702:	60bb      	str	r3, [r7, #8]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	60bb      	str	r3, [r7, #8]
 800670c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006712:	2b00      	cmp	r3, #0
 8006714:	d04f      	beq.n	80067b6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006724:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	f003 0302 	and.w	r3, r3, #2
 8006734:	2b00      	cmp	r3, #0
 8006736:	d104      	bne.n	8006742 <HAL_SPI_IRQHandler+0x17e>
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d034      	beq.n	80067ac <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 0203 	bic.w	r2, r2, #3
 8006750:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006756:	2b00      	cmp	r3, #0
 8006758:	d011      	beq.n	800677e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800675e:	4a18      	ldr	r2, [pc, #96]	; (80067c0 <HAL_SPI_IRQHandler+0x1fc>)
 8006760:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006766:	4618      	mov	r0, r3
 8006768:	f7fd fa76 	bl	8003c58 <HAL_DMA_Abort_IT>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d005      	beq.n	800677e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006776:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006782:	2b00      	cmp	r3, #0
 8006784:	d016      	beq.n	80067b4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800678a:	4a0d      	ldr	r2, [pc, #52]	; (80067c0 <HAL_SPI_IRQHandler+0x1fc>)
 800678c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006792:	4618      	mov	r0, r3
 8006794:	f7fd fa60 	bl	8003c58 <HAL_DMA_Abort_IT>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00a      	beq.n	80067b4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80067aa:	e003      	b.n	80067b4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 f809 	bl	80067c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80067b2:	e000      	b.n	80067b6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80067b4:	bf00      	nop
    return;
 80067b6:	bf00      	nop
  }
}
 80067b8:	3720      	adds	r7, #32
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}
 80067be:	bf00      	nop
 80067c0:	080067d9 	.word	0x080067d9

080067c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067e4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f7ff ffe5 	bl	80067c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80067fa:	bf00      	nop
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}

08006802 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b082      	sub	sp, #8
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e049      	b.n	80068a8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800681a:	b2db      	uxtb	r3, r3
 800681c:	2b00      	cmp	r3, #0
 800681e:	d106      	bne.n	800682e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7fc f871 	bl	8002910 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2202      	movs	r2, #2
 8006832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	3304      	adds	r3, #4
 800683e:	4619      	mov	r1, r3
 8006840:	4610      	mov	r0, r2
 8006842:	f001 f853 	bl	80078ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2201      	movs	r2, #1
 800685a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2201      	movs	r2, #1
 800688a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3708      	adds	r7, #8
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d001      	beq.n	80068c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e04c      	b.n	8006962 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a26      	ldr	r2, [pc, #152]	; (8006970 <HAL_TIM_Base_Start+0xc0>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d022      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068e2:	d01d      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a22      	ldr	r2, [pc, #136]	; (8006974 <HAL_TIM_Base_Start+0xc4>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d018      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a21      	ldr	r2, [pc, #132]	; (8006978 <HAL_TIM_Base_Start+0xc8>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d013      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a1f      	ldr	r2, [pc, #124]	; (800697c <HAL_TIM_Base_Start+0xcc>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d00e      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a1e      	ldr	r2, [pc, #120]	; (8006980 <HAL_TIM_Base_Start+0xd0>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d009      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a1c      	ldr	r2, [pc, #112]	; (8006984 <HAL_TIM_Base_Start+0xd4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d004      	beq.n	8006920 <HAL_TIM_Base_Start+0x70>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a1b      	ldr	r2, [pc, #108]	; (8006988 <HAL_TIM_Base_Start+0xd8>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d115      	bne.n	800694c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	689a      	ldr	r2, [r3, #8]
 8006926:	4b19      	ldr	r3, [pc, #100]	; (800698c <HAL_TIM_Base_Start+0xdc>)
 8006928:	4013      	ands	r3, r2
 800692a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2b06      	cmp	r3, #6
 8006930:	d015      	beq.n	800695e <HAL_TIM_Base_Start+0xae>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006938:	d011      	beq.n	800695e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f042 0201 	orr.w	r2, r2, #1
 8006948:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800694a:	e008      	b.n	800695e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f042 0201 	orr.w	r2, r2, #1
 800695a:	601a      	str	r2, [r3, #0]
 800695c:	e000      	b.n	8006960 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800695e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3714      	adds	r7, #20
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40010000 	.word	0x40010000
 8006974:	40000400 	.word	0x40000400
 8006978:	40000800 	.word	0x40000800
 800697c:	40000c00 	.word	0x40000c00
 8006980:	40010400 	.word	0x40010400
 8006984:	40014000 	.word	0x40014000
 8006988:	40001800 	.word	0x40001800
 800698c:	00010007 	.word	0x00010007

08006990 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6a1a      	ldr	r2, [r3, #32]
 800699e:	f241 1311 	movw	r3, #4369	; 0x1111
 80069a2:	4013      	ands	r3, r2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d10f      	bne.n	80069c8 <HAL_TIM_Base_Stop+0x38>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	6a1a      	ldr	r2, [r3, #32]
 80069ae:	f240 4344 	movw	r3, #1092	; 0x444
 80069b2:	4013      	ands	r3, r2
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d107      	bne.n	80069c8 <HAL_TIM_Base_Stop+0x38>
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f022 0201 	bic.w	r2, r2, #1
 80069c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	370c      	adds	r7, #12
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
	...

080069e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ee:	b2db      	uxtb	r3, r3
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d001      	beq.n	80069f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e054      	b.n	8006aa2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68da      	ldr	r2, [r3, #12]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f042 0201 	orr.w	r2, r2, #1
 8006a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a26      	ldr	r2, [pc, #152]	; (8006ab0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d022      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a22:	d01d      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a22      	ldr	r2, [pc, #136]	; (8006ab4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d018      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a21      	ldr	r2, [pc, #132]	; (8006ab8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d013      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1f      	ldr	r2, [pc, #124]	; (8006abc <HAL_TIM_Base_Start_IT+0xdc>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d00e      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a1e      	ldr	r2, [pc, #120]	; (8006ac0 <HAL_TIM_Base_Start_IT+0xe0>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d009      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a1c      	ldr	r2, [pc, #112]	; (8006ac4 <HAL_TIM_Base_Start_IT+0xe4>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d004      	beq.n	8006a60 <HAL_TIM_Base_Start_IT+0x80>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a1b      	ldr	r2, [pc, #108]	; (8006ac8 <HAL_TIM_Base_Start_IT+0xe8>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d115      	bne.n	8006a8c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	689a      	ldr	r2, [r3, #8]
 8006a66:	4b19      	ldr	r3, [pc, #100]	; (8006acc <HAL_TIM_Base_Start_IT+0xec>)
 8006a68:	4013      	ands	r3, r2
 8006a6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2b06      	cmp	r3, #6
 8006a70:	d015      	beq.n	8006a9e <HAL_TIM_Base_Start_IT+0xbe>
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a78:	d011      	beq.n	8006a9e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f042 0201 	orr.w	r2, r2, #1
 8006a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8a:	e008      	b.n	8006a9e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0201 	orr.w	r2, r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	e000      	b.n	8006aa0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a9e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr
 8006aae:	bf00      	nop
 8006ab0:	40010000 	.word	0x40010000
 8006ab4:	40000400 	.word	0x40000400
 8006ab8:	40000800 	.word	0x40000800
 8006abc:	40000c00 	.word	0x40000c00
 8006ac0:	40010400 	.word	0x40010400
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40001800 	.word	0x40001800
 8006acc:	00010007 	.word	0x00010007

08006ad0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68da      	ldr	r2, [r3, #12]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f022 0201 	bic.w	r2, r2, #1
 8006ae6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6a1a      	ldr	r2, [r3, #32]
 8006aee:	f241 1311 	movw	r3, #4369	; 0x1111
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10f      	bne.n	8006b18 <HAL_TIM_Base_Stop_IT+0x48>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6a1a      	ldr	r2, [r3, #32]
 8006afe:	f240 4344 	movw	r3, #1092	; 0x444
 8006b02:	4013      	ands	r3, r2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d107      	bne.n	8006b18 <HAL_TIM_Base_Stop_IT+0x48>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0201 	bic.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006b20:	2300      	movs	r3, #0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b2e:	b580      	push	{r7, lr}
 8006b30:	b082      	sub	sp, #8
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e049      	b.n	8006bd4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d106      	bne.n	8006b5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f7fb feb7 	bl	80028c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2202      	movs	r2, #2
 8006b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	3304      	adds	r3, #4
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	f000 febd 	bl	80078ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2201      	movs	r2, #1
 8006b96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d109      	bne.n	8006c00 <HAL_TIM_PWM_Start+0x24>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	bf14      	ite	ne
 8006bf8:	2301      	movne	r3, #1
 8006bfa:	2300      	moveq	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	e03c      	b.n	8006c7a <HAL_TIM_PWM_Start+0x9e>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b04      	cmp	r3, #4
 8006c04:	d109      	bne.n	8006c1a <HAL_TIM_PWM_Start+0x3e>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	bf14      	ite	ne
 8006c12:	2301      	movne	r3, #1
 8006c14:	2300      	moveq	r3, #0
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	e02f      	b.n	8006c7a <HAL_TIM_PWM_Start+0x9e>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b08      	cmp	r3, #8
 8006c1e:	d109      	bne.n	8006c34 <HAL_TIM_PWM_Start+0x58>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	bf14      	ite	ne
 8006c2c:	2301      	movne	r3, #1
 8006c2e:	2300      	moveq	r3, #0
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	e022      	b.n	8006c7a <HAL_TIM_PWM_Start+0x9e>
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	2b0c      	cmp	r3, #12
 8006c38:	d109      	bne.n	8006c4e <HAL_TIM_PWM_Start+0x72>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	bf14      	ite	ne
 8006c46:	2301      	movne	r3, #1
 8006c48:	2300      	moveq	r3, #0
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	e015      	b.n	8006c7a <HAL_TIM_PWM_Start+0x9e>
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	2b10      	cmp	r3, #16
 8006c52:	d109      	bne.n	8006c68 <HAL_TIM_PWM_Start+0x8c>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	bf14      	ite	ne
 8006c60:	2301      	movne	r3, #1
 8006c62:	2300      	moveq	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	e008      	b.n	8006c7a <HAL_TIM_PWM_Start+0x9e>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	bf14      	ite	ne
 8006c74:	2301      	movne	r3, #1
 8006c76:	2300      	moveq	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d001      	beq.n	8006c82 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e092      	b.n	8006da8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d104      	bne.n	8006c92 <HAL_TIM_PWM_Start+0xb6>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2202      	movs	r2, #2
 8006c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c90:	e023      	b.n	8006cda <HAL_TIM_PWM_Start+0xfe>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b04      	cmp	r3, #4
 8006c96:	d104      	bne.n	8006ca2 <HAL_TIM_PWM_Start+0xc6>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2202      	movs	r2, #2
 8006c9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ca0:	e01b      	b.n	8006cda <HAL_TIM_PWM_Start+0xfe>
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	2b08      	cmp	r3, #8
 8006ca6:	d104      	bne.n	8006cb2 <HAL_TIM_PWM_Start+0xd6>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2202      	movs	r2, #2
 8006cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cb0:	e013      	b.n	8006cda <HAL_TIM_PWM_Start+0xfe>
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	2b0c      	cmp	r3, #12
 8006cb6:	d104      	bne.n	8006cc2 <HAL_TIM_PWM_Start+0xe6>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2202      	movs	r2, #2
 8006cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cc0:	e00b      	b.n	8006cda <HAL_TIM_PWM_Start+0xfe>
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2b10      	cmp	r3, #16
 8006cc6:	d104      	bne.n	8006cd2 <HAL_TIM_PWM_Start+0xf6>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2202      	movs	r2, #2
 8006ccc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cd0:	e003      	b.n	8006cda <HAL_TIM_PWM_Start+0xfe>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2202      	movs	r2, #2
 8006cd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	6839      	ldr	r1, [r7, #0]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f001 fac4 	bl	8008270 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a30      	ldr	r2, [pc, #192]	; (8006db0 <HAL_TIM_PWM_Start+0x1d4>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d004      	beq.n	8006cfc <HAL_TIM_PWM_Start+0x120>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a2f      	ldr	r2, [pc, #188]	; (8006db4 <HAL_TIM_PWM_Start+0x1d8>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d101      	bne.n	8006d00 <HAL_TIM_PWM_Start+0x124>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e000      	b.n	8006d02 <HAL_TIM_PWM_Start+0x126>
 8006d00:	2300      	movs	r3, #0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d007      	beq.n	8006d16 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a25      	ldr	r2, [pc, #148]	; (8006db0 <HAL_TIM_PWM_Start+0x1d4>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d022      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d28:	d01d      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a22      	ldr	r2, [pc, #136]	; (8006db8 <HAL_TIM_PWM_Start+0x1dc>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d018      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a20      	ldr	r2, [pc, #128]	; (8006dbc <HAL_TIM_PWM_Start+0x1e0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d013      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a1f      	ldr	r2, [pc, #124]	; (8006dc0 <HAL_TIM_PWM_Start+0x1e4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00e      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a19      	ldr	r2, [pc, #100]	; (8006db4 <HAL_TIM_PWM_Start+0x1d8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d009      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a1b      	ldr	r2, [pc, #108]	; (8006dc4 <HAL_TIM_PWM_Start+0x1e8>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d004      	beq.n	8006d66 <HAL_TIM_PWM_Start+0x18a>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a19      	ldr	r2, [pc, #100]	; (8006dc8 <HAL_TIM_PWM_Start+0x1ec>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d115      	bne.n	8006d92 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	689a      	ldr	r2, [r3, #8]
 8006d6c:	4b17      	ldr	r3, [pc, #92]	; (8006dcc <HAL_TIM_PWM_Start+0x1f0>)
 8006d6e:	4013      	ands	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2b06      	cmp	r3, #6
 8006d76:	d015      	beq.n	8006da4 <HAL_TIM_PWM_Start+0x1c8>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d7e:	d011      	beq.n	8006da4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f042 0201 	orr.w	r2, r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d90:	e008      	b.n	8006da4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f042 0201 	orr.w	r2, r2, #1
 8006da0:	601a      	str	r2, [r3, #0]
 8006da2:	e000      	b.n	8006da6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006da4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3710      	adds	r7, #16
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}
 8006db0:	40010000 	.word	0x40010000
 8006db4:	40010400 	.word	0x40010400
 8006db8:	40000400 	.word	0x40000400
 8006dbc:	40000800 	.word	0x40000800
 8006dc0:	40000c00 	.word	0x40000c00
 8006dc4:	40014000 	.word	0x40014000
 8006dc8:	40001800 	.word	0x40001800
 8006dcc:	00010007 	.word	0x00010007

08006dd0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d101      	bne.n	8006de2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e049      	b.n	8006e76 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d106      	bne.n	8006dfc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f7fb fdcc 	bl	8002994 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	3304      	adds	r3, #4
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	4610      	mov	r0, r2
 8006e10:	f000 fd6c 	bl	80078ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
	...

08006e80 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d104      	bne.n	8006e9a <HAL_TIM_IC_Start_IT+0x1a>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	e023      	b.n	8006ee2 <HAL_TIM_IC_Start_IT+0x62>
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	2b04      	cmp	r3, #4
 8006e9e:	d104      	bne.n	8006eaa <HAL_TIM_IC_Start_IT+0x2a>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	e01b      	b.n	8006ee2 <HAL_TIM_IC_Start_IT+0x62>
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	2b08      	cmp	r3, #8
 8006eae:	d104      	bne.n	8006eba <HAL_TIM_IC_Start_IT+0x3a>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	e013      	b.n	8006ee2 <HAL_TIM_IC_Start_IT+0x62>
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b0c      	cmp	r3, #12
 8006ebe:	d104      	bne.n	8006eca <HAL_TIM_IC_Start_IT+0x4a>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	e00b      	b.n	8006ee2 <HAL_TIM_IC_Start_IT+0x62>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2b10      	cmp	r3, #16
 8006ece:	d104      	bne.n	8006eda <HAL_TIM_IC_Start_IT+0x5a>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	e003      	b.n	8006ee2 <HAL_TIM_IC_Start_IT+0x62>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d104      	bne.n	8006ef4 <HAL_TIM_IC_Start_IT+0x74>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	e013      	b.n	8006f1c <HAL_TIM_IC_Start_IT+0x9c>
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	2b04      	cmp	r3, #4
 8006ef8:	d104      	bne.n	8006f04 <HAL_TIM_IC_Start_IT+0x84>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f00:	b2db      	uxtb	r3, r3
 8006f02:	e00b      	b.n	8006f1c <HAL_TIM_IC_Start_IT+0x9c>
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	2b08      	cmp	r3, #8
 8006f08:	d104      	bne.n	8006f14 <HAL_TIM_IC_Start_IT+0x94>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	e003      	b.n	8006f1c <HAL_TIM_IC_Start_IT+0x9c>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d102      	bne.n	8006f2a <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006f24:	7bbb      	ldrb	r3, [r7, #14]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d001      	beq.n	8006f2e <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e0dd      	b.n	80070ea <HAL_TIM_IC_Start_IT+0x26a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d104      	bne.n	8006f3e <HAL_TIM_IC_Start_IT+0xbe>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2202      	movs	r2, #2
 8006f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f3c:	e023      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x106>
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	2b04      	cmp	r3, #4
 8006f42:	d104      	bne.n	8006f4e <HAL_TIM_IC_Start_IT+0xce>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f4c:	e01b      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x106>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	d104      	bne.n	8006f5e <HAL_TIM_IC_Start_IT+0xde>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f5c:	e013      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x106>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b0c      	cmp	r3, #12
 8006f62:	d104      	bne.n	8006f6e <HAL_TIM_IC_Start_IT+0xee>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f6c:	e00b      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x106>
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	2b10      	cmp	r3, #16
 8006f72:	d104      	bne.n	8006f7e <HAL_TIM_IC_Start_IT+0xfe>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2202      	movs	r2, #2
 8006f78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f7c:	e003      	b.n	8006f86 <HAL_TIM_IC_Start_IT+0x106>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2202      	movs	r2, #2
 8006f82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d104      	bne.n	8006f96 <HAL_TIM_IC_Start_IT+0x116>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2202      	movs	r2, #2
 8006f90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f94:	e013      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x13e>
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b04      	cmp	r3, #4
 8006f9a:	d104      	bne.n	8006fa6 <HAL_TIM_IC_Start_IT+0x126>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fa4:	e00b      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x13e>
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d104      	bne.n	8006fb6 <HAL_TIM_IC_Start_IT+0x136>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2202      	movs	r2, #2
 8006fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006fb4:	e003      	b.n	8006fbe <HAL_TIM_IC_Start_IT+0x13e>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2202      	movs	r2, #2
 8006fba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	2b0c      	cmp	r3, #12
 8006fc2:	d841      	bhi.n	8007048 <HAL_TIM_IC_Start_IT+0x1c8>
 8006fc4:	a201      	add	r2, pc, #4	; (adr r2, 8006fcc <HAL_TIM_IC_Start_IT+0x14c>)
 8006fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fca:	bf00      	nop
 8006fcc:	08007001 	.word	0x08007001
 8006fd0:	08007049 	.word	0x08007049
 8006fd4:	08007049 	.word	0x08007049
 8006fd8:	08007049 	.word	0x08007049
 8006fdc:	08007013 	.word	0x08007013
 8006fe0:	08007049 	.word	0x08007049
 8006fe4:	08007049 	.word	0x08007049
 8006fe8:	08007049 	.word	0x08007049
 8006fec:	08007025 	.word	0x08007025
 8006ff0:	08007049 	.word	0x08007049
 8006ff4:	08007049 	.word	0x08007049
 8006ff8:	08007049 	.word	0x08007049
 8006ffc:	08007037 	.word	0x08007037
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68da      	ldr	r2, [r3, #12]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f042 0202 	orr.w	r2, r2, #2
 800700e:	60da      	str	r2, [r3, #12]
      break;
 8007010:	e01b      	b.n	800704a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68da      	ldr	r2, [r3, #12]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f042 0204 	orr.w	r2, r2, #4
 8007020:	60da      	str	r2, [r3, #12]
      break;
 8007022:	e012      	b.n	800704a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	68da      	ldr	r2, [r3, #12]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f042 0208 	orr.w	r2, r2, #8
 8007032:	60da      	str	r2, [r3, #12]
      break;
 8007034:	e009      	b.n	800704a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68da      	ldr	r2, [r3, #12]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f042 0210 	orr.w	r2, r2, #16
 8007044:	60da      	str	r2, [r3, #12]
      break;
 8007046:	e000      	b.n	800704a <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8007048:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2201      	movs	r2, #1
 8007050:	6839      	ldr	r1, [r7, #0]
 8007052:	4618      	mov	r0, r3
 8007054:	f001 f90c 	bl	8008270 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a25      	ldr	r2, [pc, #148]	; (80070f4 <HAL_TIM_IC_Start_IT+0x274>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d022      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800706a:	d01d      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a21      	ldr	r2, [pc, #132]	; (80070f8 <HAL_TIM_IC_Start_IT+0x278>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d018      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4a20      	ldr	r2, [pc, #128]	; (80070fc <HAL_TIM_IC_Start_IT+0x27c>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d013      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a1e      	ldr	r2, [pc, #120]	; (8007100 <HAL_TIM_IC_Start_IT+0x280>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d00e      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a1d      	ldr	r2, [pc, #116]	; (8007104 <HAL_TIM_IC_Start_IT+0x284>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d009      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a1b      	ldr	r2, [pc, #108]	; (8007108 <HAL_TIM_IC_Start_IT+0x288>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d004      	beq.n	80070a8 <HAL_TIM_IC_Start_IT+0x228>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a1a      	ldr	r2, [pc, #104]	; (800710c <HAL_TIM_IC_Start_IT+0x28c>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d115      	bne.n	80070d4 <HAL_TIM_IC_Start_IT+0x254>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	689a      	ldr	r2, [r3, #8]
 80070ae:	4b18      	ldr	r3, [pc, #96]	; (8007110 <HAL_TIM_IC_Start_IT+0x290>)
 80070b0:	4013      	ands	r3, r2
 80070b2:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	2b06      	cmp	r3, #6
 80070b8:	d015      	beq.n	80070e6 <HAL_TIM_IC_Start_IT+0x266>
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070c0:	d011      	beq.n	80070e6 <HAL_TIM_IC_Start_IT+0x266>
    {
      __HAL_TIM_ENABLE(htim);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f042 0201 	orr.w	r2, r2, #1
 80070d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d2:	e008      	b.n	80070e6 <HAL_TIM_IC_Start_IT+0x266>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f042 0201 	orr.w	r2, r2, #1
 80070e2:	601a      	str	r2, [r3, #0]
 80070e4:	e000      	b.n	80070e8 <HAL_TIM_IC_Start_IT+0x268>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	40010000 	.word	0x40010000
 80070f8:	40000400 	.word	0x40000400
 80070fc:	40000800 	.word	0x40000800
 8007100:	40000c00 	.word	0x40000c00
 8007104:	40010400 	.word	0x40010400
 8007108:	40014000 	.word	0x40014000
 800710c:	40001800 	.word	0x40001800
 8007110:	00010007 	.word	0x00010007

08007114 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	691b      	ldr	r3, [r3, #16]
 8007122:	f003 0302 	and.w	r3, r3, #2
 8007126:	2b02      	cmp	r3, #2
 8007128:	d122      	bne.n	8007170 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f003 0302 	and.w	r3, r3, #2
 8007134:	2b02      	cmp	r3, #2
 8007136:	d11b      	bne.n	8007170 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f06f 0202 	mvn.w	r2, #2
 8007140:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2201      	movs	r2, #1
 8007146:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	f003 0303 	and.w	r3, r3, #3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f7fa f9e6 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 800715c:	e005      	b.n	800716a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fba6 	bl	80078b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 fbad 	bl	80078c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	f003 0304 	and.w	r3, r3, #4
 800717a:	2b04      	cmp	r3, #4
 800717c:	d122      	bne.n	80071c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b04      	cmp	r3, #4
 800718a:	d11b      	bne.n	80071c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f06f 0204 	mvn.w	r2, #4
 8007194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2202      	movs	r2, #2
 800719a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699b      	ldr	r3, [r3, #24]
 80071a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f7fa f9bc 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 80071b0:	e005      	b.n	80071be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 fb7c 	bl	80078b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fb83 	bl	80078c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	f003 0308 	and.w	r3, r3, #8
 80071ce:	2b08      	cmp	r3, #8
 80071d0:	d122      	bne.n	8007218 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f003 0308 	and.w	r3, r3, #8
 80071dc:	2b08      	cmp	r3, #8
 80071de:	d11b      	bne.n	8007218 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f06f 0208 	mvn.w	r2, #8
 80071e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2204      	movs	r2, #4
 80071ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	f003 0303 	and.w	r3, r3, #3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d003      	beq.n	8007206 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7fa f992 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8007204:	e005      	b.n	8007212 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 fb52 	bl	80078b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 fb59 	bl	80078c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	f003 0310 	and.w	r3, r3, #16
 8007222:	2b10      	cmp	r3, #16
 8007224:	d122      	bne.n	800726c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	f003 0310 	and.w	r3, r3, #16
 8007230:	2b10      	cmp	r3, #16
 8007232:	d11b      	bne.n	800726c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f06f 0210 	mvn.w	r2, #16
 800723c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2208      	movs	r2, #8
 8007242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	69db      	ldr	r3, [r3, #28]
 800724a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f7fa f968 	bl	8001528 <HAL_TIM_IC_CaptureCallback>
 8007258:	e005      	b.n	8007266 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fb28 	bl	80078b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 fb2f 	bl	80078c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	2b01      	cmp	r3, #1
 8007278:	d10e      	bne.n	8007298 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b01      	cmp	r3, #1
 8007286:	d107      	bne.n	8007298 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0201 	mvn.w	r2, #1
 8007290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f7fa fc0c 	bl	8001ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072a2:	2b80      	cmp	r3, #128	; 0x80
 80072a4:	d10e      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072b0:	2b80      	cmp	r3, #128	; 0x80
 80072b2:	d107      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f001 f894 	bl	80083ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072d2:	d10e      	bne.n	80072f2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072de:	2b80      	cmp	r3, #128	; 0x80
 80072e0:	d107      	bne.n	80072f2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80072ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f001 f887 	bl	8008400 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	691b      	ldr	r3, [r3, #16]
 80072f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072fc:	2b40      	cmp	r3, #64	; 0x40
 80072fe:	d10e      	bne.n	800731e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800730a:	2b40      	cmp	r3, #64	; 0x40
 800730c:	d107      	bne.n	800731e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 fadd 	bl	80078d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	f003 0320 	and.w	r3, r3, #32
 8007328:	2b20      	cmp	r3, #32
 800732a:	d10e      	bne.n	800734a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	f003 0320 	and.w	r3, r3, #32
 8007336:	2b20      	cmp	r3, #32
 8007338:	d107      	bne.n	800734a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f06f 0220 	mvn.w	r2, #32
 8007342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007344:	6878      	ldr	r0, [r7, #4]
 8007346:	f001 f847 	bl	80083d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800734a:	bf00      	nop
 800734c:	3708      	adds	r7, #8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}

08007352 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007352:	b580      	push	{r7, lr}
 8007354:	b084      	sub	sp, #16
 8007356:	af00      	add	r7, sp, #0
 8007358:	60f8      	str	r0, [r7, #12]
 800735a:	60b9      	str	r1, [r7, #8]
 800735c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007364:	2b01      	cmp	r3, #1
 8007366:	d101      	bne.n	800736c <HAL_TIM_IC_ConfigChannel+0x1a>
 8007368:	2302      	movs	r3, #2
 800736a:	e082      	b.n	8007472 <HAL_TIM_IC_ConfigChannel+0x120>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d11b      	bne.n	80073b2 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6818      	ldr	r0, [r3, #0]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	6819      	ldr	r1, [r3, #0]
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	f000 fdad 	bl	8007ee8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	699a      	ldr	r2, [r3, #24]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 020c 	bic.w	r2, r2, #12
 800739c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	6999      	ldr	r1, [r3, #24]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	689a      	ldr	r2, [r3, #8]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	430a      	orrs	r2, r1
 80073ae:	619a      	str	r2, [r3, #24]
 80073b0:	e05a      	b.n	8007468 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2b04      	cmp	r3, #4
 80073b6:	d11c      	bne.n	80073f2 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6818      	ldr	r0, [r3, #0]
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	6819      	ldr	r1, [r3, #0]
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	f000 fe31 	bl	800802e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699a      	ldr	r2, [r3, #24]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80073da:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	6999      	ldr	r1, [r3, #24]
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	021a      	lsls	r2, r3, #8
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	430a      	orrs	r2, r1
 80073ee:	619a      	str	r2, [r3, #24]
 80073f0:	e03a      	b.n	8007468 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b08      	cmp	r3, #8
 80073f6:	d11b      	bne.n	8007430 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	6819      	ldr	r1, [r3, #0]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	685a      	ldr	r2, [r3, #4]
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	f000 fe7e 	bl	8008108 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69da      	ldr	r2, [r3, #28]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f022 020c 	bic.w	r2, r2, #12
 800741a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	69d9      	ldr	r1, [r3, #28]
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	689a      	ldr	r2, [r3, #8]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	430a      	orrs	r2, r1
 800742c:	61da      	str	r2, [r3, #28]
 800742e:	e01b      	b.n	8007468 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6818      	ldr	r0, [r3, #0]
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	6819      	ldr	r1, [r3, #0]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f000 fe9e 	bl	8008180 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	69da      	ldr	r2, [r3, #28]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007452:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	69d9      	ldr	r1, [r3, #28]
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	021a      	lsls	r2, r3, #8
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	430a      	orrs	r2, r1
 8007466:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3710      	adds	r7, #16
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
	...

0800747c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800748e:	2b01      	cmp	r3, #1
 8007490:	d101      	bne.n	8007496 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007492:	2302      	movs	r3, #2
 8007494:	e0fd      	b.n	8007692 <HAL_TIM_PWM_ConfigChannel+0x216>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2b14      	cmp	r3, #20
 80074a2:	f200 80f0 	bhi.w	8007686 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80074a6:	a201      	add	r2, pc, #4	; (adr r2, 80074ac <HAL_TIM_PWM_ConfigChannel+0x30>)
 80074a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ac:	08007501 	.word	0x08007501
 80074b0:	08007687 	.word	0x08007687
 80074b4:	08007687 	.word	0x08007687
 80074b8:	08007687 	.word	0x08007687
 80074bc:	08007541 	.word	0x08007541
 80074c0:	08007687 	.word	0x08007687
 80074c4:	08007687 	.word	0x08007687
 80074c8:	08007687 	.word	0x08007687
 80074cc:	08007583 	.word	0x08007583
 80074d0:	08007687 	.word	0x08007687
 80074d4:	08007687 	.word	0x08007687
 80074d8:	08007687 	.word	0x08007687
 80074dc:	080075c3 	.word	0x080075c3
 80074e0:	08007687 	.word	0x08007687
 80074e4:	08007687 	.word	0x08007687
 80074e8:	08007687 	.word	0x08007687
 80074ec:	08007605 	.word	0x08007605
 80074f0:	08007687 	.word	0x08007687
 80074f4:	08007687 	.word	0x08007687
 80074f8:	08007687 	.word	0x08007687
 80074fc:	08007645 	.word	0x08007645
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68b9      	ldr	r1, [r7, #8]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fa90 	bl	8007a2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	699a      	ldr	r2, [r3, #24]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f042 0208 	orr.w	r2, r2, #8
 800751a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	699a      	ldr	r2, [r3, #24]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f022 0204 	bic.w	r2, r2, #4
 800752a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	6999      	ldr	r1, [r3, #24]
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	691a      	ldr	r2, [r3, #16]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	430a      	orrs	r2, r1
 800753c:	619a      	str	r2, [r3, #24]
      break;
 800753e:	e0a3      	b.n	8007688 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	68b9      	ldr	r1, [r7, #8]
 8007546:	4618      	mov	r0, r3
 8007548:	f000 fae2 	bl	8007b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	699a      	ldr	r2, [r3, #24]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800755a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	699a      	ldr	r2, [r3, #24]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800756a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	6999      	ldr	r1, [r3, #24]
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	021a      	lsls	r2, r3, #8
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	430a      	orrs	r2, r1
 800757e:	619a      	str	r2, [r3, #24]
      break;
 8007580:	e082      	b.n	8007688 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68b9      	ldr	r1, [r7, #8]
 8007588:	4618      	mov	r0, r3
 800758a:	f000 fb39 	bl	8007c00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	69da      	ldr	r2, [r3, #28]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0208 	orr.w	r2, r2, #8
 800759c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69da      	ldr	r2, [r3, #28]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f022 0204 	bic.w	r2, r2, #4
 80075ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	69d9      	ldr	r1, [r3, #28]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	691a      	ldr	r2, [r3, #16]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	430a      	orrs	r2, r1
 80075be:	61da      	str	r2, [r3, #28]
      break;
 80075c0:	e062      	b.n	8007688 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	68b9      	ldr	r1, [r7, #8]
 80075c8:	4618      	mov	r0, r3
 80075ca:	f000 fb8f 	bl	8007cec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	69da      	ldr	r2, [r3, #28]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	69da      	ldr	r2, [r3, #28]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	69d9      	ldr	r1, [r3, #28]
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	021a      	lsls	r2, r3, #8
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	430a      	orrs	r2, r1
 8007600:	61da      	str	r2, [r3, #28]
      break;
 8007602:	e041      	b.n	8007688 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68b9      	ldr	r1, [r7, #8]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 fbc6 	bl	8007d9c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0208 	orr.w	r2, r2, #8
 800761e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f022 0204 	bic.w	r2, r2, #4
 800762e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	691a      	ldr	r2, [r3, #16]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	430a      	orrs	r2, r1
 8007640:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007642:	e021      	b.n	8007688 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	68b9      	ldr	r1, [r7, #8]
 800764a:	4618      	mov	r0, r3
 800764c:	f000 fbf8 	bl	8007e40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800765e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800766e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	021a      	lsls	r2, r3, #8
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007684:	e000      	b.n	8007688 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007686:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2200      	movs	r2, #0
 800768c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3710      	adds	r7, #16
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop

0800769c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d101      	bne.n	80076b4 <HAL_TIM_ConfigClockSource+0x18>
 80076b0:	2302      	movs	r3, #2
 80076b2:	e0b3      	b.n	800781c <HAL_TIM_ConfigClockSource+0x180>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2202      	movs	r2, #2
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	4b55      	ldr	r3, [pc, #340]	; (8007824 <HAL_TIM_ConfigClockSource+0x188>)
 80076d0:	4013      	ands	r3, r2
 80076d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ec:	d03e      	beq.n	800776c <HAL_TIM_ConfigClockSource+0xd0>
 80076ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076f2:	f200 8087 	bhi.w	8007804 <HAL_TIM_ConfigClockSource+0x168>
 80076f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076fa:	f000 8085 	beq.w	8007808 <HAL_TIM_ConfigClockSource+0x16c>
 80076fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007702:	d87f      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 8007704:	2b70      	cmp	r3, #112	; 0x70
 8007706:	d01a      	beq.n	800773e <HAL_TIM_ConfigClockSource+0xa2>
 8007708:	2b70      	cmp	r3, #112	; 0x70
 800770a:	d87b      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 800770c:	2b60      	cmp	r3, #96	; 0x60
 800770e:	d050      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x116>
 8007710:	2b60      	cmp	r3, #96	; 0x60
 8007712:	d877      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 8007714:	2b50      	cmp	r3, #80	; 0x50
 8007716:	d03c      	beq.n	8007792 <HAL_TIM_ConfigClockSource+0xf6>
 8007718:	2b50      	cmp	r3, #80	; 0x50
 800771a:	d873      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 800771c:	2b40      	cmp	r3, #64	; 0x40
 800771e:	d058      	beq.n	80077d2 <HAL_TIM_ConfigClockSource+0x136>
 8007720:	2b40      	cmp	r3, #64	; 0x40
 8007722:	d86f      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 8007724:	2b30      	cmp	r3, #48	; 0x30
 8007726:	d064      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x156>
 8007728:	2b30      	cmp	r3, #48	; 0x30
 800772a:	d86b      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 800772c:	2b20      	cmp	r3, #32
 800772e:	d060      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x156>
 8007730:	2b20      	cmp	r3, #32
 8007732:	d867      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
 8007734:	2b00      	cmp	r3, #0
 8007736:	d05c      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x156>
 8007738:	2b10      	cmp	r3, #16
 800773a:	d05a      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800773c:	e062      	b.n	8007804 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	6899      	ldr	r1, [r3, #8]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	f000 fd6f 	bl	8008230 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007760:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	609a      	str	r2, [r3, #8]
      break;
 800776a:	e04e      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6818      	ldr	r0, [r3, #0]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	6899      	ldr	r1, [r3, #8]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f000 fd58 	bl	8008230 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689a      	ldr	r2, [r3, #8]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800778e:	609a      	str	r2, [r3, #8]
      break;
 8007790:	e03b      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6818      	ldr	r0, [r3, #0]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	6859      	ldr	r1, [r3, #4]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	461a      	mov	r2, r3
 80077a0:	f000 fc16 	bl	8007fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2150      	movs	r1, #80	; 0x50
 80077aa:	4618      	mov	r0, r3
 80077ac:	f000 fd25 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 80077b0:	e02b      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	6859      	ldr	r1, [r3, #4]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	461a      	mov	r2, r3
 80077c0:	f000 fc72 	bl	80080a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2160      	movs	r1, #96	; 0x60
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 fd15 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 80077d0:	e01b      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6818      	ldr	r0, [r3, #0]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	6859      	ldr	r1, [r3, #4]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	461a      	mov	r2, r3
 80077e0:	f000 fbf6 	bl	8007fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2140      	movs	r1, #64	; 0x40
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 fd05 	bl	80081fa <TIM_ITRx_SetConfig>
      break;
 80077f0:	e00b      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4619      	mov	r1, r3
 80077fc:	4610      	mov	r0, r2
 80077fe:	f000 fcfc 	bl	80081fa <TIM_ITRx_SetConfig>
        break;
 8007802:	e002      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007804:	bf00      	nop
 8007806:	e000      	b.n	800780a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007808:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2200      	movs	r2, #0
 8007816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800781a:	2300      	movs	r3, #0
}
 800781c:	4618      	mov	r0, r3
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	fffeff88 	.word	0xfffeff88

08007828 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007832:	2300      	movs	r3, #0
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b0c      	cmp	r3, #12
 800783a:	d831      	bhi.n	80078a0 <HAL_TIM_ReadCapturedValue+0x78>
 800783c:	a201      	add	r2, pc, #4	; (adr r2, 8007844 <HAL_TIM_ReadCapturedValue+0x1c>)
 800783e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007842:	bf00      	nop
 8007844:	08007879 	.word	0x08007879
 8007848:	080078a1 	.word	0x080078a1
 800784c:	080078a1 	.word	0x080078a1
 8007850:	080078a1 	.word	0x080078a1
 8007854:	08007883 	.word	0x08007883
 8007858:	080078a1 	.word	0x080078a1
 800785c:	080078a1 	.word	0x080078a1
 8007860:	080078a1 	.word	0x080078a1
 8007864:	0800788d 	.word	0x0800788d
 8007868:	080078a1 	.word	0x080078a1
 800786c:	080078a1 	.word	0x080078a1
 8007870:	080078a1 	.word	0x080078a1
 8007874:	08007897 	.word	0x08007897
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800787e:	60fb      	str	r3, [r7, #12]

      break;
 8007880:	e00f      	b.n	80078a2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007888:	60fb      	str	r3, [r7, #12]

      break;
 800788a:	e00a      	b.n	80078a2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007892:	60fb      	str	r3, [r7, #12]

      break;
 8007894:	e005      	b.n	80078a2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800789c:	60fb      	str	r3, [r7, #12]

      break;
 800789e:	e000      	b.n	80078a2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80078a0:	bf00      	nop
  }

  return tmpreg;
 80078a2:	68fb      	ldr	r3, [r7, #12]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3714      	adds	r7, #20
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr

080078b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078b8:	bf00      	nop
 80078ba:	370c      	adds	r7, #12
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr

080078c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078cc:	bf00      	nop
 80078ce:	370c      	adds	r7, #12
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr

080078d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078e0:	bf00      	nop
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a40      	ldr	r2, [pc, #256]	; (8007a00 <TIM_Base_SetConfig+0x114>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d013      	beq.n	800792c <TIM_Base_SetConfig+0x40>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800790a:	d00f      	beq.n	800792c <TIM_Base_SetConfig+0x40>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a3d      	ldr	r2, [pc, #244]	; (8007a04 <TIM_Base_SetConfig+0x118>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d00b      	beq.n	800792c <TIM_Base_SetConfig+0x40>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	4a3c      	ldr	r2, [pc, #240]	; (8007a08 <TIM_Base_SetConfig+0x11c>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d007      	beq.n	800792c <TIM_Base_SetConfig+0x40>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a3b      	ldr	r2, [pc, #236]	; (8007a0c <TIM_Base_SetConfig+0x120>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d003      	beq.n	800792c <TIM_Base_SetConfig+0x40>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a3a      	ldr	r2, [pc, #232]	; (8007a10 <TIM_Base_SetConfig+0x124>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d108      	bne.n	800793e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	4313      	orrs	r3, r2
 800793c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a2f      	ldr	r2, [pc, #188]	; (8007a00 <TIM_Base_SetConfig+0x114>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d02b      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800794c:	d027      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a2c      	ldr	r2, [pc, #176]	; (8007a04 <TIM_Base_SetConfig+0x118>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d023      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a2b      	ldr	r2, [pc, #172]	; (8007a08 <TIM_Base_SetConfig+0x11c>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d01f      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a2a      	ldr	r2, [pc, #168]	; (8007a0c <TIM_Base_SetConfig+0x120>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d01b      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a29      	ldr	r2, [pc, #164]	; (8007a10 <TIM_Base_SetConfig+0x124>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d017      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a28      	ldr	r2, [pc, #160]	; (8007a14 <TIM_Base_SetConfig+0x128>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d013      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a27      	ldr	r2, [pc, #156]	; (8007a18 <TIM_Base_SetConfig+0x12c>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d00f      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a26      	ldr	r2, [pc, #152]	; (8007a1c <TIM_Base_SetConfig+0x130>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d00b      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a25      	ldr	r2, [pc, #148]	; (8007a20 <TIM_Base_SetConfig+0x134>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d007      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a24      	ldr	r2, [pc, #144]	; (8007a24 <TIM_Base_SetConfig+0x138>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d003      	beq.n	800799e <TIM_Base_SetConfig+0xb2>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a23      	ldr	r2, [pc, #140]	; (8007a28 <TIM_Base_SetConfig+0x13c>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d108      	bne.n	80079b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	689a      	ldr	r2, [r3, #8]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a0a      	ldr	r2, [pc, #40]	; (8007a00 <TIM_Base_SetConfig+0x114>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d003      	beq.n	80079e4 <TIM_Base_SetConfig+0xf8>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a0c      	ldr	r2, [pc, #48]	; (8007a10 <TIM_Base_SetConfig+0x124>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d103      	bne.n	80079ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	691a      	ldr	r2, [r3, #16]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	615a      	str	r2, [r3, #20]
}
 80079f2:	bf00      	nop
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	40010000 	.word	0x40010000
 8007a04:	40000400 	.word	0x40000400
 8007a08:	40000800 	.word	0x40000800
 8007a0c:	40000c00 	.word	0x40000c00
 8007a10:	40010400 	.word	0x40010400
 8007a14:	40014000 	.word	0x40014000
 8007a18:	40014400 	.word	0x40014400
 8007a1c:	40014800 	.word	0x40014800
 8007a20:	40001800 	.word	0x40001800
 8007a24:	40001c00 	.word	0x40001c00
 8007a28:	40002000 	.word	0x40002000

08007a2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a1b      	ldr	r3, [r3, #32]
 8007a3a:	f023 0201 	bic.w	r2, r3, #1
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	4b2b      	ldr	r3, [pc, #172]	; (8007b04 <TIM_OC1_SetConfig+0xd8>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f023 0303 	bic.w	r3, r3, #3
 8007a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f023 0302 	bic.w	r3, r3, #2
 8007a74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a21      	ldr	r2, [pc, #132]	; (8007b08 <TIM_OC1_SetConfig+0xdc>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d003      	beq.n	8007a90 <TIM_OC1_SetConfig+0x64>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a20      	ldr	r2, [pc, #128]	; (8007b0c <TIM_OC1_SetConfig+0xe0>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d10c      	bne.n	8007aaa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	f023 0308 	bic.w	r3, r3, #8
 8007a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	697a      	ldr	r2, [r7, #20]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	f023 0304 	bic.w	r3, r3, #4
 8007aa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a16      	ldr	r2, [pc, #88]	; (8007b08 <TIM_OC1_SetConfig+0xdc>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d003      	beq.n	8007aba <TIM_OC1_SetConfig+0x8e>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a15      	ldr	r2, [pc, #84]	; (8007b0c <TIM_OC1_SetConfig+0xe0>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d111      	bne.n	8007ade <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007aba:	693b      	ldr	r3, [r7, #16]
 8007abc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	693a      	ldr	r2, [r7, #16]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	685a      	ldr	r2, [r3, #4]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	621a      	str	r2, [r3, #32]
}
 8007af8:	bf00      	nop
 8007afa:	371c      	adds	r7, #28
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	fffeff8f 	.word	0xfffeff8f
 8007b08:	40010000 	.word	0x40010000
 8007b0c:	40010400 	.word	0x40010400

08007b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f023 0210 	bic.w	r2, r3, #16
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	4b2e      	ldr	r3, [pc, #184]	; (8007bf4 <TIM_OC2_SetConfig+0xe4>)
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	021b      	lsls	r3, r3, #8
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f023 0320 	bic.w	r3, r3, #32
 8007b5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a23      	ldr	r2, [pc, #140]	; (8007bf8 <TIM_OC2_SetConfig+0xe8>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d003      	beq.n	8007b78 <TIM_OC2_SetConfig+0x68>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a22      	ldr	r2, [pc, #136]	; (8007bfc <TIM_OC2_SetConfig+0xec>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d10d      	bne.n	8007b94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	011b      	lsls	r3, r3, #4
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a18      	ldr	r2, [pc, #96]	; (8007bf8 <TIM_OC2_SetConfig+0xe8>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d003      	beq.n	8007ba4 <TIM_OC2_SetConfig+0x94>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a17      	ldr	r2, [pc, #92]	; (8007bfc <TIM_OC2_SetConfig+0xec>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d113      	bne.n	8007bcc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007baa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	695b      	ldr	r3, [r3, #20]
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	693a      	ldr	r2, [r7, #16]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	693a      	ldr	r2, [r7, #16]
 8007bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	68fa      	ldr	r2, [r7, #12]
 8007bd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	697a      	ldr	r2, [r7, #20]
 8007be4:	621a      	str	r2, [r3, #32]
}
 8007be6:	bf00      	nop
 8007be8:	371c      	adds	r7, #28
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	feff8fff 	.word	0xfeff8fff
 8007bf8:	40010000 	.word	0x40010000
 8007bfc:	40010400 	.word	0x40010400

08007c00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b087      	sub	sp, #28
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a1b      	ldr	r3, [r3, #32]
 8007c1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	69db      	ldr	r3, [r3, #28]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	4b2d      	ldr	r3, [pc, #180]	; (8007ce0 <TIM_OC3_SetConfig+0xe0>)
 8007c2c:	4013      	ands	r3, r2
 8007c2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f023 0303 	bic.w	r3, r3, #3
 8007c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	021b      	lsls	r3, r3, #8
 8007c50:	697a      	ldr	r2, [r7, #20]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a22      	ldr	r2, [pc, #136]	; (8007ce4 <TIM_OC3_SetConfig+0xe4>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d003      	beq.n	8007c66 <TIM_OC3_SetConfig+0x66>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a21      	ldr	r2, [pc, #132]	; (8007ce8 <TIM_OC3_SetConfig+0xe8>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d10d      	bne.n	8007c82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	021b      	lsls	r3, r3, #8
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	4a17      	ldr	r2, [pc, #92]	; (8007ce4 <TIM_OC3_SetConfig+0xe4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d003      	beq.n	8007c92 <TIM_OC3_SetConfig+0x92>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	4a16      	ldr	r2, [pc, #88]	; (8007ce8 <TIM_OC3_SetConfig+0xe8>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d113      	bne.n	8007cba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007ca0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	695b      	ldr	r3, [r3, #20]
 8007ca6:	011b      	lsls	r3, r3, #4
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	621a      	str	r2, [r3, #32]
}
 8007cd4:	bf00      	nop
 8007cd6:	371c      	adds	r7, #28
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr
 8007ce0:	fffeff8f 	.word	0xfffeff8f
 8007ce4:	40010000 	.word	0x40010000
 8007ce8:	40010400 	.word	0x40010400

08007cec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b087      	sub	sp, #28
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a1b      	ldr	r3, [r3, #32]
 8007d06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	69db      	ldr	r3, [r3, #28]
 8007d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4b1e      	ldr	r3, [pc, #120]	; (8007d90 <TIM_OC4_SetConfig+0xa4>)
 8007d18:	4013      	ands	r3, r2
 8007d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	021b      	lsls	r3, r3, #8
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	031b      	lsls	r3, r3, #12
 8007d3e:	693a      	ldr	r2, [r7, #16]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a13      	ldr	r2, [pc, #76]	; (8007d94 <TIM_OC4_SetConfig+0xa8>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d003      	beq.n	8007d54 <TIM_OC4_SetConfig+0x68>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a12      	ldr	r2, [pc, #72]	; (8007d98 <TIM_OC4_SetConfig+0xac>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d109      	bne.n	8007d68 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	695b      	ldr	r3, [r3, #20]
 8007d60:	019b      	lsls	r3, r3, #6
 8007d62:	697a      	ldr	r2, [r7, #20]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	621a      	str	r2, [r3, #32]
}
 8007d82:	bf00      	nop
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	feff8fff 	.word	0xfeff8fff
 8007d94:	40010000 	.word	0x40010000
 8007d98:	40010400 	.word	0x40010400

08007d9c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b087      	sub	sp, #28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a1b      	ldr	r3, [r3, #32]
 8007db6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	4b1b      	ldr	r3, [pc, #108]	; (8007e34 <TIM_OC5_SetConfig+0x98>)
 8007dc8:	4013      	ands	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007ddc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	041b      	lsls	r3, r3, #16
 8007de4:	693a      	ldr	r2, [r7, #16]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a12      	ldr	r2, [pc, #72]	; (8007e38 <TIM_OC5_SetConfig+0x9c>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d003      	beq.n	8007dfa <TIM_OC5_SetConfig+0x5e>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a11      	ldr	r2, [pc, #68]	; (8007e3c <TIM_OC5_SetConfig+0xa0>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d109      	bne.n	8007e0e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	021b      	lsls	r3, r3, #8
 8007e08:	697a      	ldr	r2, [r7, #20]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	685a      	ldr	r2, [r3, #4]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	693a      	ldr	r2, [r7, #16]
 8007e26:	621a      	str	r2, [r3, #32]
}
 8007e28:	bf00      	nop
 8007e2a:	371c      	adds	r7, #28
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr
 8007e34:	fffeff8f 	.word	0xfffeff8f
 8007e38:	40010000 	.word	0x40010000
 8007e3c:	40010400 	.word	0x40010400

08007e40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b087      	sub	sp, #28
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a1b      	ldr	r3, [r3, #32]
 8007e4e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	4b1c      	ldr	r3, [pc, #112]	; (8007edc <TIM_OC6_SetConfig+0x9c>)
 8007e6c:	4013      	ands	r3, r2
 8007e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	021b      	lsls	r3, r3, #8
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	051b      	lsls	r3, r3, #20
 8007e8a:	693a      	ldr	r2, [r7, #16]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a13      	ldr	r2, [pc, #76]	; (8007ee0 <TIM_OC6_SetConfig+0xa0>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d003      	beq.n	8007ea0 <TIM_OC6_SetConfig+0x60>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a12      	ldr	r2, [pc, #72]	; (8007ee4 <TIM_OC6_SetConfig+0xa4>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d109      	bne.n	8007eb4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	695b      	ldr	r3, [r3, #20]
 8007eac:	029b      	lsls	r3, r3, #10
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	621a      	str	r2, [r3, #32]
}
 8007ece:	bf00      	nop
 8007ed0:	371c      	adds	r7, #28
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	feff8fff 	.word	0xfeff8fff
 8007ee0:	40010000 	.word	0x40010000
 8007ee4:	40010400 	.word	0x40010400

08007ee8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b087      	sub	sp, #28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	607a      	str	r2, [r7, #4]
 8007ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6a1b      	ldr	r3, [r3, #32]
 8007efa:	f023 0201 	bic.w	r2, r3, #1
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	699b      	ldr	r3, [r3, #24]
 8007f06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6a1b      	ldr	r3, [r3, #32]
 8007f0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a28      	ldr	r2, [pc, #160]	; (8007fb4 <TIM_TI1_SetConfig+0xcc>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d01b      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f1c:	d017      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	4a25      	ldr	r2, [pc, #148]	; (8007fb8 <TIM_TI1_SetConfig+0xd0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d013      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	4a24      	ldr	r2, [pc, #144]	; (8007fbc <TIM_TI1_SetConfig+0xd4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d00f      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	4a23      	ldr	r2, [pc, #140]	; (8007fc0 <TIM_TI1_SetConfig+0xd8>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d00b      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	4a22      	ldr	r2, [pc, #136]	; (8007fc4 <TIM_TI1_SetConfig+0xdc>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d007      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4a21      	ldr	r2, [pc, #132]	; (8007fc8 <TIM_TI1_SetConfig+0xe0>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d003      	beq.n	8007f4e <TIM_TI1_SetConfig+0x66>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4a20      	ldr	r2, [pc, #128]	; (8007fcc <TIM_TI1_SetConfig+0xe4>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d101      	bne.n	8007f52 <TIM_TI1_SetConfig+0x6a>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	e000      	b.n	8007f54 <TIM_TI1_SetConfig+0x6c>
 8007f52:	2300      	movs	r3, #0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d008      	beq.n	8007f6a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	f023 0303 	bic.w	r3, r3, #3
 8007f5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f60:	697a      	ldr	r2, [r7, #20]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	617b      	str	r3, [r7, #20]
 8007f68:	e003      	b.n	8007f72 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f043 0301 	orr.w	r3, r3, #1
 8007f70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	011b      	lsls	r3, r3, #4
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	697a      	ldr	r2, [r7, #20]
 8007f82:	4313      	orrs	r3, r2
 8007f84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	f023 030a 	bic.w	r3, r3, #10
 8007f8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	f003 030a 	and.w	r3, r3, #10
 8007f94:	693a      	ldr	r2, [r7, #16]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	697a      	ldr	r2, [r7, #20]
 8007f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	621a      	str	r2, [r3, #32]
}
 8007fa6:	bf00      	nop
 8007fa8:	371c      	adds	r7, #28
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	40010000 	.word	0x40010000
 8007fb8:	40000400 	.word	0x40000400
 8007fbc:	40000800 	.word	0x40000800
 8007fc0:	40000c00 	.word	0x40000c00
 8007fc4:	40010400 	.word	0x40010400
 8007fc8:	40014000 	.word	0x40014000
 8007fcc:	40001800 	.word	0x40001800

08007fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b087      	sub	sp, #28
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6a1b      	ldr	r3, [r3, #32]
 8007fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6a1b      	ldr	r3, [r3, #32]
 8007fe6:	f023 0201 	bic.w	r2, r3, #1
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	699b      	ldr	r3, [r3, #24]
 8007ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	011b      	lsls	r3, r3, #4
 8008000:	693a      	ldr	r2, [r7, #16]
 8008002:	4313      	orrs	r3, r2
 8008004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f023 030a 	bic.w	r3, r3, #10
 800800c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	4313      	orrs	r3, r2
 8008014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	693a      	ldr	r2, [r7, #16]
 800801a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	621a      	str	r2, [r3, #32]
}
 8008022:	bf00      	nop
 8008024:	371c      	adds	r7, #28
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr

0800802e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800802e:	b480      	push	{r7}
 8008030:	b087      	sub	sp, #28
 8008032:	af00      	add	r7, sp, #0
 8008034:	60f8      	str	r0, [r7, #12]
 8008036:	60b9      	str	r1, [r7, #8]
 8008038:	607a      	str	r2, [r7, #4]
 800803a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6a1b      	ldr	r3, [r3, #32]
 8008040:	f023 0210 	bic.w	r2, r3, #16
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	699b      	ldr	r3, [r3, #24]
 800804c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6a1b      	ldr	r3, [r3, #32]
 8008052:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800805a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	021b      	lsls	r3, r3, #8
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800806c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	031b      	lsls	r3, r3, #12
 8008072:	b29b      	uxth	r3, r3
 8008074:	697a      	ldr	r2, [r7, #20]
 8008076:	4313      	orrs	r3, r2
 8008078:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008080:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	011b      	lsls	r3, r3, #4
 8008086:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	4313      	orrs	r3, r2
 800808e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	697a      	ldr	r2, [r7, #20]
 8008094:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	621a      	str	r2, [r3, #32]
}
 800809c:	bf00      	nop
 800809e:	371c      	adds	r7, #28
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b087      	sub	sp, #28
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6a1b      	ldr	r3, [r3, #32]
 80080b8:	f023 0210 	bic.w	r2, r3, #16
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6a1b      	ldr	r3, [r3, #32]
 80080ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	031b      	lsls	r3, r3, #12
 80080d8:	697a      	ldr	r2, [r7, #20]
 80080da:	4313      	orrs	r3, r2
 80080dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	011b      	lsls	r3, r3, #4
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	621a      	str	r2, [r3, #32]
}
 80080fc:	bf00      	nop
 80080fe:	371c      	adds	r7, #28
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008108:	b480      	push	{r7}
 800810a:	b087      	sub	sp, #28
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a1b      	ldr	r3, [r3, #32]
 800811a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	6a1b      	ldr	r3, [r3, #32]
 800812c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f023 0303 	bic.w	r3, r3, #3
 8008134:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008136:	697a      	ldr	r2, [r7, #20]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4313      	orrs	r3, r2
 800813c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008144:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	011b      	lsls	r3, r3, #4
 800814a:	b2db      	uxtb	r3, r3
 800814c:	697a      	ldr	r2, [r7, #20]
 800814e:	4313      	orrs	r3, r2
 8008150:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008158:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	021b      	lsls	r3, r3, #8
 800815e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008162:	693a      	ldr	r2, [r7, #16]
 8008164:	4313      	orrs	r3, r2
 8008166:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	697a      	ldr	r2, [r7, #20]
 800816c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	621a      	str	r2, [r3, #32]
}
 8008174:	bf00      	nop
 8008176:	371c      	adds	r7, #28
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008180:	b480      	push	{r7}
 8008182:	b087      	sub	sp, #28
 8008184:	af00      	add	r7, sp, #0
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]
 800818c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	6a1b      	ldr	r3, [r3, #32]
 8008192:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	69db      	ldr	r3, [r3, #28]
 800819e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6a1b      	ldr	r3, [r3, #32]
 80081a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081ac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	021b      	lsls	r3, r3, #8
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081be:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	031b      	lsls	r3, r3, #12
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80081d2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	031b      	lsls	r3, r3, #12
 80081d8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80081dc:	693a      	ldr	r2, [r7, #16]
 80081de:	4313      	orrs	r3, r2
 80081e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	697a      	ldr	r2, [r7, #20]
 80081e6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	621a      	str	r2, [r3, #32]
}
 80081ee:	bf00      	nop
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b085      	sub	sp, #20
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008210:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008212:	683a      	ldr	r2, [r7, #0]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4313      	orrs	r3, r2
 8008218:	f043 0307 	orr.w	r3, r3, #7
 800821c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	609a      	str	r2, [r3, #8]
}
 8008224:	bf00      	nop
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	60b9      	str	r1, [r7, #8]
 800823a:	607a      	str	r2, [r7, #4]
 800823c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800824a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	021a      	lsls	r2, r3, #8
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	431a      	orrs	r2, r3
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	4313      	orrs	r3, r2
 8008258:	697a      	ldr	r2, [r7, #20]
 800825a:	4313      	orrs	r3, r2
 800825c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	697a      	ldr	r2, [r7, #20]
 8008262:	609a      	str	r2, [r3, #8]
}
 8008264:	bf00      	nop
 8008266:	371c      	adds	r7, #28
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008270:	b480      	push	{r7}
 8008272:	b087      	sub	sp, #28
 8008274:	af00      	add	r7, sp, #0
 8008276:	60f8      	str	r0, [r7, #12]
 8008278:	60b9      	str	r1, [r7, #8]
 800827a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	f003 031f 	and.w	r3, r3, #31
 8008282:	2201      	movs	r2, #1
 8008284:	fa02 f303 	lsl.w	r3, r2, r3
 8008288:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	6a1a      	ldr	r2, [r3, #32]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	43db      	mvns	r3, r3
 8008292:	401a      	ands	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6a1a      	ldr	r2, [r3, #32]
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	f003 031f 	and.w	r3, r3, #31
 80082a2:	6879      	ldr	r1, [r7, #4]
 80082a4:	fa01 f303 	lsl.w	r3, r1, r3
 80082a8:	431a      	orrs	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	621a      	str	r2, [r3, #32]
}
 80082ae:	bf00      	nop
 80082b0:	371c      	adds	r7, #28
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
	...

080082bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d101      	bne.n	80082d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082d0:	2302      	movs	r3, #2
 80082d2:	e06d      	b.n	80083b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2202      	movs	r2, #2
 80082e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a30      	ldr	r2, [pc, #192]	; (80083bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d004      	beq.n	8008308 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a2f      	ldr	r2, [pc, #188]	; (80083c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d108      	bne.n	800831a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800830e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	4313      	orrs	r3, r2
 8008318:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008320:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68fa      	ldr	r2, [r7, #12]
 8008328:	4313      	orrs	r3, r2
 800832a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a20      	ldr	r2, [pc, #128]	; (80083bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d022      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008346:	d01d      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a1d      	ldr	r2, [pc, #116]	; (80083c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d018      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a1c      	ldr	r2, [pc, #112]	; (80083c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d013      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a1a      	ldr	r2, [pc, #104]	; (80083cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d00e      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a15      	ldr	r2, [pc, #84]	; (80083c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d009      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a16      	ldr	r2, [pc, #88]	; (80083d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d004      	beq.n	8008384 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a15      	ldr	r2, [pc, #84]	; (80083d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d10c      	bne.n	800839e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800838a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	68ba      	ldr	r2, [r7, #8]
 8008392:	4313      	orrs	r3, r2
 8008394:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68ba      	ldr	r2, [r7, #8]
 800839c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2201      	movs	r2, #1
 80083a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr
 80083bc:	40010000 	.word	0x40010000
 80083c0:	40010400 	.word	0x40010400
 80083c4:	40000400 	.word	0x40000400
 80083c8:	40000800 	.word	0x40000800
 80083cc:	40000c00 	.word	0x40000c00
 80083d0:	40014000 	.word	0x40014000
 80083d4:	40001800 	.word	0x40001800

080083d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b082      	sub	sp, #8
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d101      	bne.n	8008426 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e040      	b.n	80084a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800842a:	2b00      	cmp	r3, #0
 800842c:	d106      	bne.n	800843c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f7fa fb90 	bl	8002b5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2224      	movs	r2, #36	; 0x24
 8008440:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f022 0201 	bic.w	r2, r2, #1
 8008450:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fa94 	bl	8008980 <UART_SetConfig>
 8008458:	4603      	mov	r3, r0
 800845a:	2b01      	cmp	r3, #1
 800845c:	d101      	bne.n	8008462 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800845e:	2301      	movs	r3, #1
 8008460:	e022      	b.n	80084a8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008466:	2b00      	cmp	r3, #0
 8008468:	d002      	beq.n	8008470 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fcea 	bl	8008e44 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800847e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	689a      	ldr	r2, [r3, #8]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800848e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f042 0201 	orr.w	r2, r2, #1
 800849e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 fd71 	bl	8008f88 <UART_CheckIdleState>
 80084a6:	4603      	mov	r3, r0
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3708      	adds	r7, #8
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	4613      	mov	r3, r2
 80084bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084c2:	2b20      	cmp	r3, #32
 80084c4:	d145      	bne.n	8008552 <HAL_UART_Transmit_IT+0xa2>
  {
    if ((pData == NULL) || (Size == 0U))
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d002      	beq.n	80084d2 <HAL_UART_Transmit_IT+0x22>
 80084cc:	88fb      	ldrh	r3, [r7, #6]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d101      	bne.n	80084d6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80084d2:	2301      	movs	r3, #1
 80084d4:	e03e      	b.n	8008554 <HAL_UART_Transmit_IT+0xa4>
    }

    __HAL_LOCK(huart);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d101      	bne.n	80084e4 <HAL_UART_Transmit_IT+0x34>
 80084e0:	2302      	movs	r3, #2
 80084e2:	e037      	b.n	8008554 <HAL_UART_Transmit_IT+0xa4>
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	88fa      	ldrh	r2, [r7, #6]
 80084f6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	88fa      	ldrh	r2, [r7, #6]
 80084fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	669a      	str	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2200      	movs	r2, #0
 800850c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2221      	movs	r2, #33	; 0x21
 8008514:	679a      	str	r2, [r3, #120]	; 0x78

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800851e:	d107      	bne.n	8008530 <HAL_UART_Transmit_IT+0x80>
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	691b      	ldr	r3, [r3, #16]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d103      	bne.n	8008530 <HAL_UART_Transmit_IT+0x80>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	4a0d      	ldr	r2, [pc, #52]	; (8008560 <HAL_UART_Transmit_IT+0xb0>)
 800852c:	669a      	str	r2, [r3, #104]	; 0x68
 800852e:	e002      	b.n	8008536 <HAL_UART_Transmit_IT+0x86>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4a0c      	ldr	r2, [pc, #48]	; (8008564 <HAL_UART_Transmit_IT+0xb4>)
 8008534:	669a      	str	r2, [r3, #104]	; 0x68
    }

    __HAL_UNLOCK(huart);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2200      	movs	r2, #0
 800853a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800854c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800854e:	2300      	movs	r3, #0
 8008550:	e000      	b.n	8008554 <HAL_UART_Transmit_IT+0xa4>
  }
  else
  {
    return HAL_BUSY;
 8008552:	2302      	movs	r3, #2
  }
}
 8008554:	4618      	mov	r0, r3
 8008556:	3714      	adds	r7, #20
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr
 8008560:	080091e3 	.word	0x080091e3
 8008564:	08009171 	.word	0x08009171

08008568 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b088      	sub	sp, #32
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	69db      	ldr	r3, [r3, #28]
 8008576:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008588:	69fa      	ldr	r2, [r7, #28]
 800858a:	f640 030f 	movw	r3, #2063	; 0x80f
 800858e:	4013      	ands	r3, r2
 8008590:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008592:	693b      	ldr	r3, [r7, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d113      	bne.n	80085c0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	f003 0320 	and.w	r3, r3, #32
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00e      	beq.n	80085c0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	f003 0320 	and.w	r3, r3, #32
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d009      	beq.n	80085c0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f000 81b9 	beq.w	8008928 <HAL_UART_IRQHandler+0x3c0>
      {
        huart->RxISR(huart);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	4798      	blx	r3
      }
      return;
 80085be:	e1b3      	b.n	8008928 <HAL_UART_IRQHandler+0x3c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f000 80e3 	beq.w	800878e <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d105      	bne.n	80085de <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80085d2:	69ba      	ldr	r2, [r7, #24]
 80085d4:	4ba5      	ldr	r3, [pc, #660]	; (800886c <HAL_UART_IRQHandler+0x304>)
 80085d6:	4013      	ands	r3, r2
 80085d8:	2b00      	cmp	r3, #0
 80085da:	f000 80d8 	beq.w	800878e <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	f003 0301 	and.w	r3, r3, #1
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d010      	beq.n	800860a <HAL_UART_IRQHandler+0xa2>
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00b      	beq.n	800860a <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2201      	movs	r2, #1
 80085f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008600:	f043 0201 	orr.w	r2, r3, #1
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800860a:	69fb      	ldr	r3, [r7, #28]
 800860c:	f003 0302 	and.w	r3, r3, #2
 8008610:	2b00      	cmp	r3, #0
 8008612:	d010      	beq.n	8008636 <HAL_UART_IRQHandler+0xce>
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00b      	beq.n	8008636 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2202      	movs	r2, #2
 8008624:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800862c:	f043 0204 	orr.w	r2, r3, #4
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	f003 0304 	and.w	r3, r3, #4
 800863c:	2b00      	cmp	r3, #0
 800863e:	d010      	beq.n	8008662 <HAL_UART_IRQHandler+0xfa>
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00b      	beq.n	8008662 <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2204      	movs	r2, #4
 8008650:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008658:	f043 0202 	orr.w	r2, r3, #2
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008662:	69fb      	ldr	r3, [r7, #28]
 8008664:	f003 0308 	and.w	r3, r3, #8
 8008668:	2b00      	cmp	r3, #0
 800866a:	d015      	beq.n	8008698 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800866c:	69bb      	ldr	r3, [r7, #24]
 800866e:	f003 0320 	and.w	r3, r3, #32
 8008672:	2b00      	cmp	r3, #0
 8008674:	d104      	bne.n	8008680 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2208      	movs	r2, #8
 8008686:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800868e:	f043 0208 	orr.w	r2, r3, #8
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008698:	69fb      	ldr	r3, [r7, #28]
 800869a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d011      	beq.n	80086c6 <HAL_UART_IRQHandler+0x15e>
 80086a2:	69bb      	ldr	r3, [r7, #24]
 80086a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00c      	beq.n	80086c6 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80086b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80086bc:	f043 0220 	orr.w	r2, r3, #32
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f000 812d 	beq.w	800892c <HAL_UART_IRQHandler+0x3c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80086d2:	69fb      	ldr	r3, [r7, #28]
 80086d4:	f003 0320 	and.w	r3, r3, #32
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00c      	beq.n	80086f6 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	f003 0320 	and.w	r3, r3, #32
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d007      	beq.n	80086f6 <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d003      	beq.n	80086f6 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80086fc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008708:	2b40      	cmp	r3, #64	; 0x40
 800870a:	d004      	beq.n	8008716 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008712:	2b00      	cmp	r3, #0
 8008714:	d031      	beq.n	800877a <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f000 fce5 	bl	80090e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008726:	2b40      	cmp	r3, #64	; 0x40
 8008728:	d123      	bne.n	8008772 <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	689a      	ldr	r2, [r3, #8]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008738:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800873e:	2b00      	cmp	r3, #0
 8008740:	d013      	beq.n	800876a <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008746:	4a4a      	ldr	r2, [pc, #296]	; (8008870 <HAL_UART_IRQHandler+0x308>)
 8008748:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800874e:	4618      	mov	r0, r3
 8008750:	f7fb fa82 	bl	8003c58 <HAL_DMA_Abort_IT>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d017      	beq.n	800878a <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800875e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008760:	687a      	ldr	r2, [r7, #4]
 8008762:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008764:	4610      	mov	r0, r2
 8008766:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008768:	e00f      	b.n	800878a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 f8f2 	bl	8008954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008770:	e00b      	b.n	800878a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f8ee 	bl	8008954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008778:	e007      	b.n	800878a <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f8ea 	bl	8008954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008788:	e0d0      	b.n	800892c <HAL_UART_IRQHandler+0x3c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800878a:	bf00      	nop
    return;
 800878c:	e0ce      	b.n	800892c <HAL_UART_IRQHandler+0x3c4>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008792:	2b01      	cmp	r3, #1
 8008794:	f040 80a7 	bne.w	80088e6 <HAL_UART_IRQHandler+0x37e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	f003 0310 	and.w	r3, r3, #16
 800879e:	2b00      	cmp	r3, #0
 80087a0:	f000 80a1 	beq.w	80088e6 <HAL_UART_IRQHandler+0x37e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80087a4:	69bb      	ldr	r3, [r7, #24]
 80087a6:	f003 0310 	and.w	r3, r3, #16
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f000 809b 	beq.w	80088e6 <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	2210      	movs	r2, #16
 80087b6:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087c2:	2b40      	cmp	r3, #64	; 0x40
 80087c4:	d156      	bne.n	8008874 <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80087d0:	893b      	ldrh	r3, [r7, #8]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	f000 80ac 	beq.w	8008930 <HAL_UART_IRQHandler+0x3c8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80087de:	893a      	ldrh	r2, [r7, #8]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	f080 80a5 	bcs.w	8008930 <HAL_UART_IRQHandler+0x3c8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	893a      	ldrh	r2, [r7, #8]
 80087ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f2:	69db      	ldr	r3, [r3, #28]
 80087f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087f8:	d02a      	beq.n	8008850 <HAL_UART_IRQHandler+0x2e8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008808:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	689a      	ldr	r2, [r3, #8]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f022 0201 	bic.w	r2, r2, #1
 8008818:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008828:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2220      	movs	r2, #32
 800882e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f022 0210 	bic.w	r2, r2, #16
 8008844:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800884a:	4618      	mov	r0, r3
 800884c:	f7fb f994 	bl	8003b78 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800885c:	b29b      	uxth	r3, r3
 800885e:	1ad3      	subs	r3, r2, r3
 8008860:	b29b      	uxth	r3, r3
 8008862:	4619      	mov	r1, r3
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f87f 	bl	8008968 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800886a:	e061      	b.n	8008930 <HAL_UART_IRQHandler+0x3c8>
 800886c:	04000120 	.word	0x04000120
 8008870:	08009145 	.word	0x08009145
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008880:	b29b      	uxth	r3, r3
 8008882:	1ad3      	subs	r3, r2, r3
 8008884:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800888c:	b29b      	uxth	r3, r3
 800888e:	2b00      	cmp	r3, #0
 8008890:	d050      	beq.n	8008934 <HAL_UART_IRQHandler+0x3cc>
          && (nb_rx_data > 0U))
 8008892:	897b      	ldrh	r3, [r7, #10]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d04d      	beq.n	8008934 <HAL_UART_IRQHandler+0x3cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80088a6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	689a      	ldr	r2, [r3, #8]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f022 0201 	bic.w	r2, r2, #1
 80088b6:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2220      	movs	r2, #32
 80088bc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2200      	movs	r2, #0
 80088c8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 0210 	bic.w	r2, r2, #16
 80088d8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088da:	897b      	ldrh	r3, [r7, #10]
 80088dc:	4619      	mov	r1, r3
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 f842 	bl	8008968 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088e4:	e026      	b.n	8008934 <HAL_UART_IRQHandler+0x3cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d00d      	beq.n	800890c <HAL_UART_IRQHandler+0x3a4>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d008      	beq.n	800890c <HAL_UART_IRQHandler+0x3a4>
  {
    if (huart->TxISR != NULL)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d01a      	beq.n	8008938 <HAL_UART_IRQHandler+0x3d0>
    {
      huart->TxISR(huart);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	4798      	blx	r3
    }
    return;
 800890a:	e015      	b.n	8008938 <HAL_UART_IRQHandler+0x3d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008912:	2b00      	cmp	r3, #0
 8008914:	d011      	beq.n	800893a <HAL_UART_IRQHandler+0x3d2>
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00c      	beq.n	800893a <HAL_UART_IRQHandler+0x3d2>
  {
    UART_EndTransmit_IT(huart);
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 fc9c 	bl	800925e <UART_EndTransmit_IT>
    return;
 8008926:	e008      	b.n	800893a <HAL_UART_IRQHandler+0x3d2>
      return;
 8008928:	bf00      	nop
 800892a:	e006      	b.n	800893a <HAL_UART_IRQHandler+0x3d2>
    return;
 800892c:	bf00      	nop
 800892e:	e004      	b.n	800893a <HAL_UART_IRQHandler+0x3d2>
      return;
 8008930:	bf00      	nop
 8008932:	e002      	b.n	800893a <HAL_UART_IRQHandler+0x3d2>
      return;
 8008934:	bf00      	nop
 8008936:	e000      	b.n	800893a <HAL_UART_IRQHandler+0x3d2>
    return;
 8008938:	bf00      	nop
  }

}
 800893a:	3720      	adds	r7, #32
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008948:	bf00      	nop
 800894a:	370c      	adds	r7, #12
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008954:	b480      	push	{r7}
 8008956:	b083      	sub	sp, #12
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800895c:	bf00      	nop
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr

08008968 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	460b      	mov	r3, r1
 8008972:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008974:	bf00      	nop
 8008976:	370c      	adds	r7, #12
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b088      	sub	sp, #32
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008988:	2300      	movs	r3, #0
 800898a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	689a      	ldr	r2, [r3, #8]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	691b      	ldr	r3, [r3, #16]
 8008994:	431a      	orrs	r2, r3
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	431a      	orrs	r2, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	69db      	ldr	r3, [r3, #28]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	4ba7      	ldr	r3, [pc, #668]	; (8008c48 <UART_SetConfig+0x2c8>)
 80089ac:	4013      	ands	r3, r2
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	6812      	ldr	r2, [r2, #0]
 80089b2:	6979      	ldr	r1, [r7, #20]
 80089b4:	430b      	orrs	r3, r1
 80089b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	68da      	ldr	r2, [r3, #12]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	430a      	orrs	r2, r1
 80089cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	699b      	ldr	r3, [r3, #24]
 80089d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6a1b      	ldr	r3, [r3, #32]
 80089d8:	697a      	ldr	r2, [r7, #20]
 80089da:	4313      	orrs	r3, r2
 80089dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	697a      	ldr	r2, [r7, #20]
 80089ee:	430a      	orrs	r2, r1
 80089f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a95      	ldr	r2, [pc, #596]	; (8008c4c <UART_SetConfig+0x2cc>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d120      	bne.n	8008a3e <UART_SetConfig+0xbe>
 80089fc:	4b94      	ldr	r3, [pc, #592]	; (8008c50 <UART_SetConfig+0x2d0>)
 80089fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a02:	f003 0303 	and.w	r3, r3, #3
 8008a06:	2b03      	cmp	r3, #3
 8008a08:	d816      	bhi.n	8008a38 <UART_SetConfig+0xb8>
 8008a0a:	a201      	add	r2, pc, #4	; (adr r2, 8008a10 <UART_SetConfig+0x90>)
 8008a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a10:	08008a21 	.word	0x08008a21
 8008a14:	08008a2d 	.word	0x08008a2d
 8008a18:	08008a27 	.word	0x08008a27
 8008a1c:	08008a33 	.word	0x08008a33
 8008a20:	2301      	movs	r3, #1
 8008a22:	77fb      	strb	r3, [r7, #31]
 8008a24:	e14f      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a26:	2302      	movs	r3, #2
 8008a28:	77fb      	strb	r3, [r7, #31]
 8008a2a:	e14c      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a2c:	2304      	movs	r3, #4
 8008a2e:	77fb      	strb	r3, [r7, #31]
 8008a30:	e149      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a32:	2308      	movs	r3, #8
 8008a34:	77fb      	strb	r3, [r7, #31]
 8008a36:	e146      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a38:	2310      	movs	r3, #16
 8008a3a:	77fb      	strb	r3, [r7, #31]
 8008a3c:	e143      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a84      	ldr	r2, [pc, #528]	; (8008c54 <UART_SetConfig+0x2d4>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d132      	bne.n	8008aae <UART_SetConfig+0x12e>
 8008a48:	4b81      	ldr	r3, [pc, #516]	; (8008c50 <UART_SetConfig+0x2d0>)
 8008a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a4e:	f003 030c 	and.w	r3, r3, #12
 8008a52:	2b0c      	cmp	r3, #12
 8008a54:	d828      	bhi.n	8008aa8 <UART_SetConfig+0x128>
 8008a56:	a201      	add	r2, pc, #4	; (adr r2, 8008a5c <UART_SetConfig+0xdc>)
 8008a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a5c:	08008a91 	.word	0x08008a91
 8008a60:	08008aa9 	.word	0x08008aa9
 8008a64:	08008aa9 	.word	0x08008aa9
 8008a68:	08008aa9 	.word	0x08008aa9
 8008a6c:	08008a9d 	.word	0x08008a9d
 8008a70:	08008aa9 	.word	0x08008aa9
 8008a74:	08008aa9 	.word	0x08008aa9
 8008a78:	08008aa9 	.word	0x08008aa9
 8008a7c:	08008a97 	.word	0x08008a97
 8008a80:	08008aa9 	.word	0x08008aa9
 8008a84:	08008aa9 	.word	0x08008aa9
 8008a88:	08008aa9 	.word	0x08008aa9
 8008a8c:	08008aa3 	.word	0x08008aa3
 8008a90:	2300      	movs	r3, #0
 8008a92:	77fb      	strb	r3, [r7, #31]
 8008a94:	e117      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a96:	2302      	movs	r3, #2
 8008a98:	77fb      	strb	r3, [r7, #31]
 8008a9a:	e114      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008a9c:	2304      	movs	r3, #4
 8008a9e:	77fb      	strb	r3, [r7, #31]
 8008aa0:	e111      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008aa2:	2308      	movs	r3, #8
 8008aa4:	77fb      	strb	r3, [r7, #31]
 8008aa6:	e10e      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008aa8:	2310      	movs	r3, #16
 8008aaa:	77fb      	strb	r3, [r7, #31]
 8008aac:	e10b      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a69      	ldr	r2, [pc, #420]	; (8008c58 <UART_SetConfig+0x2d8>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d120      	bne.n	8008afa <UART_SetConfig+0x17a>
 8008ab8:	4b65      	ldr	r3, [pc, #404]	; (8008c50 <UART_SetConfig+0x2d0>)
 8008aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008abe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008ac2:	2b30      	cmp	r3, #48	; 0x30
 8008ac4:	d013      	beq.n	8008aee <UART_SetConfig+0x16e>
 8008ac6:	2b30      	cmp	r3, #48	; 0x30
 8008ac8:	d814      	bhi.n	8008af4 <UART_SetConfig+0x174>
 8008aca:	2b20      	cmp	r3, #32
 8008acc:	d009      	beq.n	8008ae2 <UART_SetConfig+0x162>
 8008ace:	2b20      	cmp	r3, #32
 8008ad0:	d810      	bhi.n	8008af4 <UART_SetConfig+0x174>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d002      	beq.n	8008adc <UART_SetConfig+0x15c>
 8008ad6:	2b10      	cmp	r3, #16
 8008ad8:	d006      	beq.n	8008ae8 <UART_SetConfig+0x168>
 8008ada:	e00b      	b.n	8008af4 <UART_SetConfig+0x174>
 8008adc:	2300      	movs	r3, #0
 8008ade:	77fb      	strb	r3, [r7, #31]
 8008ae0:	e0f1      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	77fb      	strb	r3, [r7, #31]
 8008ae6:	e0ee      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008ae8:	2304      	movs	r3, #4
 8008aea:	77fb      	strb	r3, [r7, #31]
 8008aec:	e0eb      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008aee:	2308      	movs	r3, #8
 8008af0:	77fb      	strb	r3, [r7, #31]
 8008af2:	e0e8      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008af4:	2310      	movs	r3, #16
 8008af6:	77fb      	strb	r3, [r7, #31]
 8008af8:	e0e5      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a57      	ldr	r2, [pc, #348]	; (8008c5c <UART_SetConfig+0x2dc>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d120      	bne.n	8008b46 <UART_SetConfig+0x1c6>
 8008b04:	4b52      	ldr	r3, [pc, #328]	; (8008c50 <UART_SetConfig+0x2d0>)
 8008b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008b0e:	2bc0      	cmp	r3, #192	; 0xc0
 8008b10:	d013      	beq.n	8008b3a <UART_SetConfig+0x1ba>
 8008b12:	2bc0      	cmp	r3, #192	; 0xc0
 8008b14:	d814      	bhi.n	8008b40 <UART_SetConfig+0x1c0>
 8008b16:	2b80      	cmp	r3, #128	; 0x80
 8008b18:	d009      	beq.n	8008b2e <UART_SetConfig+0x1ae>
 8008b1a:	2b80      	cmp	r3, #128	; 0x80
 8008b1c:	d810      	bhi.n	8008b40 <UART_SetConfig+0x1c0>
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d002      	beq.n	8008b28 <UART_SetConfig+0x1a8>
 8008b22:	2b40      	cmp	r3, #64	; 0x40
 8008b24:	d006      	beq.n	8008b34 <UART_SetConfig+0x1b4>
 8008b26:	e00b      	b.n	8008b40 <UART_SetConfig+0x1c0>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	77fb      	strb	r3, [r7, #31]
 8008b2c:	e0cb      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b2e:	2302      	movs	r3, #2
 8008b30:	77fb      	strb	r3, [r7, #31]
 8008b32:	e0c8      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b34:	2304      	movs	r3, #4
 8008b36:	77fb      	strb	r3, [r7, #31]
 8008b38:	e0c5      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b3a:	2308      	movs	r3, #8
 8008b3c:	77fb      	strb	r3, [r7, #31]
 8008b3e:	e0c2      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b40:	2310      	movs	r3, #16
 8008b42:	77fb      	strb	r3, [r7, #31]
 8008b44:	e0bf      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a45      	ldr	r2, [pc, #276]	; (8008c60 <UART_SetConfig+0x2e0>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d125      	bne.n	8008b9c <UART_SetConfig+0x21c>
 8008b50:	4b3f      	ldr	r3, [pc, #252]	; (8008c50 <UART_SetConfig+0x2d0>)
 8008b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b5e:	d017      	beq.n	8008b90 <UART_SetConfig+0x210>
 8008b60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b64:	d817      	bhi.n	8008b96 <UART_SetConfig+0x216>
 8008b66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b6a:	d00b      	beq.n	8008b84 <UART_SetConfig+0x204>
 8008b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b70:	d811      	bhi.n	8008b96 <UART_SetConfig+0x216>
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d003      	beq.n	8008b7e <UART_SetConfig+0x1fe>
 8008b76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b7a:	d006      	beq.n	8008b8a <UART_SetConfig+0x20a>
 8008b7c:	e00b      	b.n	8008b96 <UART_SetConfig+0x216>
 8008b7e:	2300      	movs	r3, #0
 8008b80:	77fb      	strb	r3, [r7, #31]
 8008b82:	e0a0      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b84:	2302      	movs	r3, #2
 8008b86:	77fb      	strb	r3, [r7, #31]
 8008b88:	e09d      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b8a:	2304      	movs	r3, #4
 8008b8c:	77fb      	strb	r3, [r7, #31]
 8008b8e:	e09a      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b90:	2308      	movs	r3, #8
 8008b92:	77fb      	strb	r3, [r7, #31]
 8008b94:	e097      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b96:	2310      	movs	r3, #16
 8008b98:	77fb      	strb	r3, [r7, #31]
 8008b9a:	e094      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	4a30      	ldr	r2, [pc, #192]	; (8008c64 <UART_SetConfig+0x2e4>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d125      	bne.n	8008bf2 <UART_SetConfig+0x272>
 8008ba6:	4b2a      	ldr	r3, [pc, #168]	; (8008c50 <UART_SetConfig+0x2d0>)
 8008ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008bb0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bb4:	d017      	beq.n	8008be6 <UART_SetConfig+0x266>
 8008bb6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008bba:	d817      	bhi.n	8008bec <UART_SetConfig+0x26c>
 8008bbc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bc0:	d00b      	beq.n	8008bda <UART_SetConfig+0x25a>
 8008bc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bc6:	d811      	bhi.n	8008bec <UART_SetConfig+0x26c>
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d003      	beq.n	8008bd4 <UART_SetConfig+0x254>
 8008bcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bd0:	d006      	beq.n	8008be0 <UART_SetConfig+0x260>
 8008bd2:	e00b      	b.n	8008bec <UART_SetConfig+0x26c>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	77fb      	strb	r3, [r7, #31]
 8008bd8:	e075      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008bda:	2302      	movs	r3, #2
 8008bdc:	77fb      	strb	r3, [r7, #31]
 8008bde:	e072      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008be0:	2304      	movs	r3, #4
 8008be2:	77fb      	strb	r3, [r7, #31]
 8008be4:	e06f      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008be6:	2308      	movs	r3, #8
 8008be8:	77fb      	strb	r3, [r7, #31]
 8008bea:	e06c      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008bec:	2310      	movs	r3, #16
 8008bee:	77fb      	strb	r3, [r7, #31]
 8008bf0:	e069      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4a1c      	ldr	r2, [pc, #112]	; (8008c68 <UART_SetConfig+0x2e8>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d137      	bne.n	8008c6c <UART_SetConfig+0x2ec>
 8008bfc:	4b14      	ldr	r3, [pc, #80]	; (8008c50 <UART_SetConfig+0x2d0>)
 8008bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c02:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008c06:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c0a:	d017      	beq.n	8008c3c <UART_SetConfig+0x2bc>
 8008c0c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008c10:	d817      	bhi.n	8008c42 <UART_SetConfig+0x2c2>
 8008c12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c16:	d00b      	beq.n	8008c30 <UART_SetConfig+0x2b0>
 8008c18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c1c:	d811      	bhi.n	8008c42 <UART_SetConfig+0x2c2>
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d003      	beq.n	8008c2a <UART_SetConfig+0x2aa>
 8008c22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c26:	d006      	beq.n	8008c36 <UART_SetConfig+0x2b6>
 8008c28:	e00b      	b.n	8008c42 <UART_SetConfig+0x2c2>
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	77fb      	strb	r3, [r7, #31]
 8008c2e:	e04a      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008c30:	2302      	movs	r3, #2
 8008c32:	77fb      	strb	r3, [r7, #31]
 8008c34:	e047      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008c36:	2304      	movs	r3, #4
 8008c38:	77fb      	strb	r3, [r7, #31]
 8008c3a:	e044      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008c3c:	2308      	movs	r3, #8
 8008c3e:	77fb      	strb	r3, [r7, #31]
 8008c40:	e041      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008c42:	2310      	movs	r3, #16
 8008c44:	77fb      	strb	r3, [r7, #31]
 8008c46:	e03e      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008c48:	efff69f3 	.word	0xefff69f3
 8008c4c:	40011000 	.word	0x40011000
 8008c50:	40023800 	.word	0x40023800
 8008c54:	40004400 	.word	0x40004400
 8008c58:	40004800 	.word	0x40004800
 8008c5c:	40004c00 	.word	0x40004c00
 8008c60:	40005000 	.word	0x40005000
 8008c64:	40011400 	.word	0x40011400
 8008c68:	40007800 	.word	0x40007800
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	4a71      	ldr	r2, [pc, #452]	; (8008e38 <UART_SetConfig+0x4b8>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d125      	bne.n	8008cc2 <UART_SetConfig+0x342>
 8008c76:	4b71      	ldr	r3, [pc, #452]	; (8008e3c <UART_SetConfig+0x4bc>)
 8008c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c7c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008c80:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008c84:	d017      	beq.n	8008cb6 <UART_SetConfig+0x336>
 8008c86:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008c8a:	d817      	bhi.n	8008cbc <UART_SetConfig+0x33c>
 8008c8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c90:	d00b      	beq.n	8008caa <UART_SetConfig+0x32a>
 8008c92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c96:	d811      	bhi.n	8008cbc <UART_SetConfig+0x33c>
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d003      	beq.n	8008ca4 <UART_SetConfig+0x324>
 8008c9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ca0:	d006      	beq.n	8008cb0 <UART_SetConfig+0x330>
 8008ca2:	e00b      	b.n	8008cbc <UART_SetConfig+0x33c>
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	77fb      	strb	r3, [r7, #31]
 8008ca8:	e00d      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008caa:	2302      	movs	r3, #2
 8008cac:	77fb      	strb	r3, [r7, #31]
 8008cae:	e00a      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008cb0:	2304      	movs	r3, #4
 8008cb2:	77fb      	strb	r3, [r7, #31]
 8008cb4:	e007      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008cb6:	2308      	movs	r3, #8
 8008cb8:	77fb      	strb	r3, [r7, #31]
 8008cba:	e004      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008cbc:	2310      	movs	r3, #16
 8008cbe:	77fb      	strb	r3, [r7, #31]
 8008cc0:	e001      	b.n	8008cc6 <UART_SetConfig+0x346>
 8008cc2:	2310      	movs	r3, #16
 8008cc4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	69db      	ldr	r3, [r3, #28]
 8008cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008cce:	d15b      	bne.n	8008d88 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8008cd0:	7ffb      	ldrb	r3, [r7, #31]
 8008cd2:	2b08      	cmp	r3, #8
 8008cd4:	d827      	bhi.n	8008d26 <UART_SetConfig+0x3a6>
 8008cd6:	a201      	add	r2, pc, #4	; (adr r2, 8008cdc <UART_SetConfig+0x35c>)
 8008cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cdc:	08008d01 	.word	0x08008d01
 8008ce0:	08008d09 	.word	0x08008d09
 8008ce4:	08008d11 	.word	0x08008d11
 8008ce8:	08008d27 	.word	0x08008d27
 8008cec:	08008d17 	.word	0x08008d17
 8008cf0:	08008d27 	.word	0x08008d27
 8008cf4:	08008d27 	.word	0x08008d27
 8008cf8:	08008d27 	.word	0x08008d27
 8008cfc:	08008d1f 	.word	0x08008d1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d00:	f7fc ff9c 	bl	8005c3c <HAL_RCC_GetPCLK1Freq>
 8008d04:	61b8      	str	r0, [r7, #24]
        break;
 8008d06:	e013      	b.n	8008d30 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d08:	f7fc ffac 	bl	8005c64 <HAL_RCC_GetPCLK2Freq>
 8008d0c:	61b8      	str	r0, [r7, #24]
        break;
 8008d0e:	e00f      	b.n	8008d30 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d10:	4b4b      	ldr	r3, [pc, #300]	; (8008e40 <UART_SetConfig+0x4c0>)
 8008d12:	61bb      	str	r3, [r7, #24]
        break;
 8008d14:	e00c      	b.n	8008d30 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d16:	f7fc fea3 	bl	8005a60 <HAL_RCC_GetSysClockFreq>
 8008d1a:	61b8      	str	r0, [r7, #24]
        break;
 8008d1c:	e008      	b.n	8008d30 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d22:	61bb      	str	r3, [r7, #24]
        break;
 8008d24:	e004      	b.n	8008d30 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008d26:	2300      	movs	r3, #0
 8008d28:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	77bb      	strb	r3, [r7, #30]
        break;
 8008d2e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d074      	beq.n	8008e20 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008d36:	69bb      	ldr	r3, [r7, #24]
 8008d38:	005a      	lsls	r2, r3, #1
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	085b      	lsrs	r3, r3, #1
 8008d40:	441a      	add	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	2b0f      	cmp	r3, #15
 8008d52:	d916      	bls.n	8008d82 <UART_SetConfig+0x402>
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d5a:	d212      	bcs.n	8008d82 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	f023 030f 	bic.w	r3, r3, #15
 8008d64:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d66:	693b      	ldr	r3, [r7, #16]
 8008d68:	085b      	lsrs	r3, r3, #1
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	f003 0307 	and.w	r3, r3, #7
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	89fb      	ldrh	r3, [r7, #14]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	89fa      	ldrh	r2, [r7, #14]
 8008d7e:	60da      	str	r2, [r3, #12]
 8008d80:	e04e      	b.n	8008e20 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	77bb      	strb	r3, [r7, #30]
 8008d86:	e04b      	b.n	8008e20 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008d88:	7ffb      	ldrb	r3, [r7, #31]
 8008d8a:	2b08      	cmp	r3, #8
 8008d8c:	d827      	bhi.n	8008dde <UART_SetConfig+0x45e>
 8008d8e:	a201      	add	r2, pc, #4	; (adr r2, 8008d94 <UART_SetConfig+0x414>)
 8008d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d94:	08008db9 	.word	0x08008db9
 8008d98:	08008dc1 	.word	0x08008dc1
 8008d9c:	08008dc9 	.word	0x08008dc9
 8008da0:	08008ddf 	.word	0x08008ddf
 8008da4:	08008dcf 	.word	0x08008dcf
 8008da8:	08008ddf 	.word	0x08008ddf
 8008dac:	08008ddf 	.word	0x08008ddf
 8008db0:	08008ddf 	.word	0x08008ddf
 8008db4:	08008dd7 	.word	0x08008dd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008db8:	f7fc ff40 	bl	8005c3c <HAL_RCC_GetPCLK1Freq>
 8008dbc:	61b8      	str	r0, [r7, #24]
        break;
 8008dbe:	e013      	b.n	8008de8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dc0:	f7fc ff50 	bl	8005c64 <HAL_RCC_GetPCLK2Freq>
 8008dc4:	61b8      	str	r0, [r7, #24]
        break;
 8008dc6:	e00f      	b.n	8008de8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008dc8:	4b1d      	ldr	r3, [pc, #116]	; (8008e40 <UART_SetConfig+0x4c0>)
 8008dca:	61bb      	str	r3, [r7, #24]
        break;
 8008dcc:	e00c      	b.n	8008de8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dce:	f7fc fe47 	bl	8005a60 <HAL_RCC_GetSysClockFreq>
 8008dd2:	61b8      	str	r0, [r7, #24]
        break;
 8008dd4:	e008      	b.n	8008de8 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008dd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008dda:	61bb      	str	r3, [r7, #24]
        break;
 8008ddc:	e004      	b.n	8008de8 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8008dde:	2300      	movs	r3, #0
 8008de0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	77bb      	strb	r3, [r7, #30]
        break;
 8008de6:	bf00      	nop
    }

    if (pclk != 0U)
 8008de8:	69bb      	ldr	r3, [r7, #24]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d018      	beq.n	8008e20 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	085a      	lsrs	r2, r3, #1
 8008df4:	69bb      	ldr	r3, [r7, #24]
 8008df6:	441a      	add	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	685b      	ldr	r3, [r3, #4]
 8008dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	2b0f      	cmp	r3, #15
 8008e08:	d908      	bls.n	8008e1c <UART_SetConfig+0x49c>
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e10:	d204      	bcs.n	8008e1c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	60da      	str	r2, [r3, #12]
 8008e1a:	e001      	b.n	8008e20 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2200      	movs	r2, #0
 8008e24:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008e2c:	7fbb      	ldrb	r3, [r7, #30]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3720      	adds	r7, #32
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	40007c00 	.word	0x40007c00
 8008e3c:	40023800 	.word	0x40023800
 8008e40:	00f42400 	.word	0x00f42400

08008e44 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e50:	f003 0301 	and.w	r3, r3, #1
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d00a      	beq.n	8008e6e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	430a      	orrs	r2, r1
 8008e6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e72:	f003 0302 	and.w	r3, r3, #2
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d00a      	beq.n	8008e90 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	430a      	orrs	r2, r1
 8008e8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e94:	f003 0304 	and.w	r3, r3, #4
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d00a      	beq.n	8008eb2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	685b      	ldr	r3, [r3, #4]
 8008ea2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	430a      	orrs	r2, r1
 8008eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb6:	f003 0308 	and.w	r3, r3, #8
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00a      	beq.n	8008ed4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	685b      	ldr	r3, [r3, #4]
 8008ec4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	430a      	orrs	r2, r1
 8008ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed8:	f003 0310 	and.w	r3, r3, #16
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00a      	beq.n	8008ef6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efa:	f003 0320 	and.w	r3, r3, #32
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00a      	beq.n	8008f18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	430a      	orrs	r2, r1
 8008f16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d01a      	beq.n	8008f5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f42:	d10a      	bne.n	8008f5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	430a      	orrs	r2, r1
 8008f58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d00a      	beq.n	8008f7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	605a      	str	r2, [r3, #4]
  }
}
 8008f7c:	bf00      	nop
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b086      	sub	sp, #24
 8008f8c:	af02      	add	r7, sp, #8
 8008f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008f98:	f7f9 fea6 	bl	8002ce8 <HAL_GetTick>
 8008f9c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f003 0308 	and.w	r3, r3, #8
 8008fa8:	2b08      	cmp	r3, #8
 8008faa:	d10e      	bne.n	8008fca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fb0:	9300      	str	r3, [sp, #0]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 f817 	bl	8008fee <UART_WaitOnFlagUntilTimeout>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d001      	beq.n	8008fca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fc6:	2303      	movs	r3, #3
 8008fc8:	e00d      	b.n	8008fe6 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2220      	movs	r2, #32
 8008fce:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2220      	movs	r2, #32
 8008fd4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3710      	adds	r7, #16
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b084      	sub	sp, #16
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	60f8      	str	r0, [r7, #12]
 8008ff6:	60b9      	str	r1, [r7, #8]
 8008ff8:	603b      	str	r3, [r7, #0]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ffe:	e05e      	b.n	80090be <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009006:	d05a      	beq.n	80090be <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009008:	f7f9 fe6e 	bl	8002ce8 <HAL_GetTick>
 800900c:	4602      	mov	r2, r0
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	69ba      	ldr	r2, [r7, #24]
 8009014:	429a      	cmp	r2, r3
 8009016:	d302      	bcc.n	800901e <UART_WaitOnFlagUntilTimeout+0x30>
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d11b      	bne.n	8009056 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800902c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689a      	ldr	r2, [r3, #8]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f022 0201 	bic.w	r2, r2, #1
 800903c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2220      	movs	r2, #32
 8009042:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2220      	movs	r2, #32
 8009048:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009052:	2303      	movs	r3, #3
 8009054:	e043      	b.n	80090de <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 0304 	and.w	r3, r3, #4
 8009060:	2b00      	cmp	r3, #0
 8009062:	d02c      	beq.n	80090be <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	69db      	ldr	r3, [r3, #28]
 800906a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800906e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009072:	d124      	bne.n	80090be <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800907c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800908c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	689a      	ldr	r2, [r3, #8]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f022 0201 	bic.w	r2, r2, #1
 800909c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2220      	movs	r2, #32
 80090a2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2220      	movs	r2, #32
 80090a8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2220      	movs	r2, #32
 80090ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80090ba:	2303      	movs	r3, #3
 80090bc:	e00f      	b.n	80090de <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	69da      	ldr	r2, [r3, #28]
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	4013      	ands	r3, r2
 80090c8:	68ba      	ldr	r2, [r7, #8]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	bf0c      	ite	eq
 80090ce:	2301      	moveq	r3, #1
 80090d0:	2300      	movne	r3, #0
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	461a      	mov	r2, r3
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	429a      	cmp	r2, r3
 80090da:	d091      	beq.n	8009000 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090e6:	b480      	push	{r7}
 80090e8:	b083      	sub	sp, #12
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80090fc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	689a      	ldr	r2, [r3, #8]
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f022 0201 	bic.w	r2, r2, #1
 800910c:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009112:	2b01      	cmp	r3, #1
 8009114:	d107      	bne.n	8009126 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f022 0210 	bic.w	r2, r2, #16
 8009124:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2220      	movs	r2, #32
 800912a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009138:	bf00      	nop
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b084      	sub	sp, #16
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009150:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	2200      	movs	r2, #0
 8009156:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2200      	movs	r2, #0
 800915e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f7ff fbf6 	bl	8008954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009168:	bf00      	nop
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800917c:	2b21      	cmp	r3, #33	; 0x21
 800917e:	d12a      	bne.n	80091d6 <UART_TxISR_8BIT+0x66>
  {
    if (huart->TxXferCount == 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009186:	b29b      	uxth	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	d110      	bne.n	80091ae <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681a      	ldr	r2, [r3, #0]
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800919a:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	681a      	ldr	r2, [r3, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091aa:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80091ac:	e013      	b.n	80091d6 <UART_TxISR_8BIT+0x66>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091b2:	781a      	ldrb	r2, [r3, #0]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091be:	1c5a      	adds	r2, r3, #1
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	3b01      	subs	r3, #1
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80091d6:	bf00      	nop
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b085      	sub	sp, #20
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80091ee:	2b21      	cmp	r3, #33	; 0x21
 80091f0:	d12f      	bne.n	8009252 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d110      	bne.n	8009220 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	681a      	ldr	r2, [r3, #0]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800920c:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800921c:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800921e:	e018      	b.n	8009252 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009224:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	881b      	ldrh	r3, [r3, #0]
 800922a:	461a      	mov	r2, r3
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009234:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800923a:	1c9a      	adds	r2, r3, #2
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009246:	b29b      	uxth	r3, r3
 8009248:	3b01      	subs	r3, #1
 800924a:	b29a      	uxth	r2, r3
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8009252:	bf00      	nop
 8009254:	3714      	adds	r7, #20
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b082      	sub	sp, #8
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	681a      	ldr	r2, [r3, #0]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009274:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2220      	movs	r2, #32
 800927a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f7ff fb5c 	bl	8008940 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009288:	bf00      	nop
 800928a:	3708      	adds	r7, #8
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <arm_pid_init_f32>:
 8009290:	ed90 7a08 	vldr	s14, [r0, #32]
 8009294:	edd0 7a06 	vldr	s15, [r0, #24]
 8009298:	ed90 6a07 	vldr	s12, [r0, #28]
 800929c:	eef1 6a67 	vneg.f32	s13, s15
 80092a0:	ed80 7a02 	vstr	s14, [r0, #8]
 80092a4:	ee77 7a86 	vadd.f32	s15, s15, s12
 80092a8:	ee37 6a07 	vadd.f32	s12, s14, s14
 80092ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80092b0:	ee36 7ac6 	vsub.f32	s14, s13, s12
 80092b4:	edc0 7a00 	vstr	s15, [r0]
 80092b8:	ed80 7a01 	vstr	s14, [r0, #4]
 80092bc:	b901      	cbnz	r1, 80092c0 <arm_pid_init_f32+0x30>
 80092be:	4770      	bx	lr
 80092c0:	2300      	movs	r3, #0
 80092c2:	60c3      	str	r3, [r0, #12]
 80092c4:	6103      	str	r3, [r0, #16]
 80092c6:	6143      	str	r3, [r0, #20]
 80092c8:	4770      	bx	lr
 80092ca:	bf00      	nop

080092cc <__errno>:
 80092cc:	4b01      	ldr	r3, [pc, #4]	; (80092d4 <__errno+0x8>)
 80092ce:	6818      	ldr	r0, [r3, #0]
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	2000007c 	.word	0x2000007c

080092d8 <__libc_init_array>:
 80092d8:	b570      	push	{r4, r5, r6, lr}
 80092da:	4d0d      	ldr	r5, [pc, #52]	; (8009310 <__libc_init_array+0x38>)
 80092dc:	4c0d      	ldr	r4, [pc, #52]	; (8009314 <__libc_init_array+0x3c>)
 80092de:	1b64      	subs	r4, r4, r5
 80092e0:	10a4      	asrs	r4, r4, #2
 80092e2:	2600      	movs	r6, #0
 80092e4:	42a6      	cmp	r6, r4
 80092e6:	d109      	bne.n	80092fc <__libc_init_array+0x24>
 80092e8:	4d0b      	ldr	r5, [pc, #44]	; (8009318 <__libc_init_array+0x40>)
 80092ea:	4c0c      	ldr	r4, [pc, #48]	; (800931c <__libc_init_array+0x44>)
 80092ec:	f004 fc44 	bl	800db78 <_init>
 80092f0:	1b64      	subs	r4, r4, r5
 80092f2:	10a4      	asrs	r4, r4, #2
 80092f4:	2600      	movs	r6, #0
 80092f6:	42a6      	cmp	r6, r4
 80092f8:	d105      	bne.n	8009306 <__libc_init_array+0x2e>
 80092fa:	bd70      	pop	{r4, r5, r6, pc}
 80092fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009300:	4798      	blx	r3
 8009302:	3601      	adds	r6, #1
 8009304:	e7ee      	b.n	80092e4 <__libc_init_array+0xc>
 8009306:	f855 3b04 	ldr.w	r3, [r5], #4
 800930a:	4798      	blx	r3
 800930c:	3601      	adds	r6, #1
 800930e:	e7f2      	b.n	80092f6 <__libc_init_array+0x1e>
 8009310:	0800e0a4 	.word	0x0800e0a4
 8009314:	0800e0a4 	.word	0x0800e0a4
 8009318:	0800e0a4 	.word	0x0800e0a4
 800931c:	0800e0a8 	.word	0x0800e0a8

08009320 <memset>:
 8009320:	4402      	add	r2, r0
 8009322:	4603      	mov	r3, r0
 8009324:	4293      	cmp	r3, r2
 8009326:	d100      	bne.n	800932a <memset+0xa>
 8009328:	4770      	bx	lr
 800932a:	f803 1b01 	strb.w	r1, [r3], #1
 800932e:	e7f9      	b.n	8009324 <memset+0x4>

08009330 <__cvt>:
 8009330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009334:	ec55 4b10 	vmov	r4, r5, d0
 8009338:	2d00      	cmp	r5, #0
 800933a:	460e      	mov	r6, r1
 800933c:	4619      	mov	r1, r3
 800933e:	462b      	mov	r3, r5
 8009340:	bfbb      	ittet	lt
 8009342:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009346:	461d      	movlt	r5, r3
 8009348:	2300      	movge	r3, #0
 800934a:	232d      	movlt	r3, #45	; 0x2d
 800934c:	700b      	strb	r3, [r1, #0]
 800934e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009350:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009354:	4691      	mov	r9, r2
 8009356:	f023 0820 	bic.w	r8, r3, #32
 800935a:	bfbc      	itt	lt
 800935c:	4622      	movlt	r2, r4
 800935e:	4614      	movlt	r4, r2
 8009360:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009364:	d005      	beq.n	8009372 <__cvt+0x42>
 8009366:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800936a:	d100      	bne.n	800936e <__cvt+0x3e>
 800936c:	3601      	adds	r6, #1
 800936e:	2102      	movs	r1, #2
 8009370:	e000      	b.n	8009374 <__cvt+0x44>
 8009372:	2103      	movs	r1, #3
 8009374:	ab03      	add	r3, sp, #12
 8009376:	9301      	str	r3, [sp, #4]
 8009378:	ab02      	add	r3, sp, #8
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	ec45 4b10 	vmov	d0, r4, r5
 8009380:	4653      	mov	r3, sl
 8009382:	4632      	mov	r2, r6
 8009384:	f001 fdb4 	bl	800aef0 <_dtoa_r>
 8009388:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800938c:	4607      	mov	r7, r0
 800938e:	d102      	bne.n	8009396 <__cvt+0x66>
 8009390:	f019 0f01 	tst.w	r9, #1
 8009394:	d022      	beq.n	80093dc <__cvt+0xac>
 8009396:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800939a:	eb07 0906 	add.w	r9, r7, r6
 800939e:	d110      	bne.n	80093c2 <__cvt+0x92>
 80093a0:	783b      	ldrb	r3, [r7, #0]
 80093a2:	2b30      	cmp	r3, #48	; 0x30
 80093a4:	d10a      	bne.n	80093bc <__cvt+0x8c>
 80093a6:	2200      	movs	r2, #0
 80093a8:	2300      	movs	r3, #0
 80093aa:	4620      	mov	r0, r4
 80093ac:	4629      	mov	r1, r5
 80093ae:	f7f7 fbab 	bl	8000b08 <__aeabi_dcmpeq>
 80093b2:	b918      	cbnz	r0, 80093bc <__cvt+0x8c>
 80093b4:	f1c6 0601 	rsb	r6, r6, #1
 80093b8:	f8ca 6000 	str.w	r6, [sl]
 80093bc:	f8da 3000 	ldr.w	r3, [sl]
 80093c0:	4499      	add	r9, r3
 80093c2:	2200      	movs	r2, #0
 80093c4:	2300      	movs	r3, #0
 80093c6:	4620      	mov	r0, r4
 80093c8:	4629      	mov	r1, r5
 80093ca:	f7f7 fb9d 	bl	8000b08 <__aeabi_dcmpeq>
 80093ce:	b108      	cbz	r0, 80093d4 <__cvt+0xa4>
 80093d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80093d4:	2230      	movs	r2, #48	; 0x30
 80093d6:	9b03      	ldr	r3, [sp, #12]
 80093d8:	454b      	cmp	r3, r9
 80093da:	d307      	bcc.n	80093ec <__cvt+0xbc>
 80093dc:	9b03      	ldr	r3, [sp, #12]
 80093de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093e0:	1bdb      	subs	r3, r3, r7
 80093e2:	4638      	mov	r0, r7
 80093e4:	6013      	str	r3, [r2, #0]
 80093e6:	b004      	add	sp, #16
 80093e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ec:	1c59      	adds	r1, r3, #1
 80093ee:	9103      	str	r1, [sp, #12]
 80093f0:	701a      	strb	r2, [r3, #0]
 80093f2:	e7f0      	b.n	80093d6 <__cvt+0xa6>

080093f4 <__exponent>:
 80093f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093f6:	4603      	mov	r3, r0
 80093f8:	2900      	cmp	r1, #0
 80093fa:	bfb8      	it	lt
 80093fc:	4249      	neglt	r1, r1
 80093fe:	f803 2b02 	strb.w	r2, [r3], #2
 8009402:	bfb4      	ite	lt
 8009404:	222d      	movlt	r2, #45	; 0x2d
 8009406:	222b      	movge	r2, #43	; 0x2b
 8009408:	2909      	cmp	r1, #9
 800940a:	7042      	strb	r2, [r0, #1]
 800940c:	dd2a      	ble.n	8009464 <__exponent+0x70>
 800940e:	f10d 0407 	add.w	r4, sp, #7
 8009412:	46a4      	mov	ip, r4
 8009414:	270a      	movs	r7, #10
 8009416:	46a6      	mov	lr, r4
 8009418:	460a      	mov	r2, r1
 800941a:	fb91 f6f7 	sdiv	r6, r1, r7
 800941e:	fb07 1516 	mls	r5, r7, r6, r1
 8009422:	3530      	adds	r5, #48	; 0x30
 8009424:	2a63      	cmp	r2, #99	; 0x63
 8009426:	f104 34ff 	add.w	r4, r4, #4294967295
 800942a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800942e:	4631      	mov	r1, r6
 8009430:	dcf1      	bgt.n	8009416 <__exponent+0x22>
 8009432:	3130      	adds	r1, #48	; 0x30
 8009434:	f1ae 0502 	sub.w	r5, lr, #2
 8009438:	f804 1c01 	strb.w	r1, [r4, #-1]
 800943c:	1c44      	adds	r4, r0, #1
 800943e:	4629      	mov	r1, r5
 8009440:	4561      	cmp	r1, ip
 8009442:	d30a      	bcc.n	800945a <__exponent+0x66>
 8009444:	f10d 0209 	add.w	r2, sp, #9
 8009448:	eba2 020e 	sub.w	r2, r2, lr
 800944c:	4565      	cmp	r5, ip
 800944e:	bf88      	it	hi
 8009450:	2200      	movhi	r2, #0
 8009452:	4413      	add	r3, r2
 8009454:	1a18      	subs	r0, r3, r0
 8009456:	b003      	add	sp, #12
 8009458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800945a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800945e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009462:	e7ed      	b.n	8009440 <__exponent+0x4c>
 8009464:	2330      	movs	r3, #48	; 0x30
 8009466:	3130      	adds	r1, #48	; 0x30
 8009468:	7083      	strb	r3, [r0, #2]
 800946a:	70c1      	strb	r1, [r0, #3]
 800946c:	1d03      	adds	r3, r0, #4
 800946e:	e7f1      	b.n	8009454 <__exponent+0x60>

08009470 <_printf_float>:
 8009470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009474:	ed2d 8b02 	vpush	{d8}
 8009478:	b08d      	sub	sp, #52	; 0x34
 800947a:	460c      	mov	r4, r1
 800947c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009480:	4616      	mov	r6, r2
 8009482:	461f      	mov	r7, r3
 8009484:	4605      	mov	r5, r0
 8009486:	f002 fe8f 	bl	800c1a8 <_localeconv_r>
 800948a:	f8d0 a000 	ldr.w	sl, [r0]
 800948e:	4650      	mov	r0, sl
 8009490:	f7f6 febe 	bl	8000210 <strlen>
 8009494:	2300      	movs	r3, #0
 8009496:	930a      	str	r3, [sp, #40]	; 0x28
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	9305      	str	r3, [sp, #20]
 800949c:	f8d8 3000 	ldr.w	r3, [r8]
 80094a0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80094a4:	3307      	adds	r3, #7
 80094a6:	f023 0307 	bic.w	r3, r3, #7
 80094aa:	f103 0208 	add.w	r2, r3, #8
 80094ae:	f8c8 2000 	str.w	r2, [r8]
 80094b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80094ba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80094be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80094c2:	9307      	str	r3, [sp, #28]
 80094c4:	f8cd 8018 	str.w	r8, [sp, #24]
 80094c8:	ee08 0a10 	vmov	s16, r0
 80094cc:	4b9f      	ldr	r3, [pc, #636]	; (800974c <_printf_float+0x2dc>)
 80094ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094d2:	f04f 32ff 	mov.w	r2, #4294967295
 80094d6:	f7f7 fb49 	bl	8000b6c <__aeabi_dcmpun>
 80094da:	bb88      	cbnz	r0, 8009540 <_printf_float+0xd0>
 80094dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094e0:	4b9a      	ldr	r3, [pc, #616]	; (800974c <_printf_float+0x2dc>)
 80094e2:	f04f 32ff 	mov.w	r2, #4294967295
 80094e6:	f7f7 fb23 	bl	8000b30 <__aeabi_dcmple>
 80094ea:	bb48      	cbnz	r0, 8009540 <_printf_float+0xd0>
 80094ec:	2200      	movs	r2, #0
 80094ee:	2300      	movs	r3, #0
 80094f0:	4640      	mov	r0, r8
 80094f2:	4649      	mov	r1, r9
 80094f4:	f7f7 fb12 	bl	8000b1c <__aeabi_dcmplt>
 80094f8:	b110      	cbz	r0, 8009500 <_printf_float+0x90>
 80094fa:	232d      	movs	r3, #45	; 0x2d
 80094fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009500:	4b93      	ldr	r3, [pc, #588]	; (8009750 <_printf_float+0x2e0>)
 8009502:	4894      	ldr	r0, [pc, #592]	; (8009754 <_printf_float+0x2e4>)
 8009504:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009508:	bf94      	ite	ls
 800950a:	4698      	movls	r8, r3
 800950c:	4680      	movhi	r8, r0
 800950e:	2303      	movs	r3, #3
 8009510:	6123      	str	r3, [r4, #16]
 8009512:	9b05      	ldr	r3, [sp, #20]
 8009514:	f023 0204 	bic.w	r2, r3, #4
 8009518:	6022      	str	r2, [r4, #0]
 800951a:	f04f 0900 	mov.w	r9, #0
 800951e:	9700      	str	r7, [sp, #0]
 8009520:	4633      	mov	r3, r6
 8009522:	aa0b      	add	r2, sp, #44	; 0x2c
 8009524:	4621      	mov	r1, r4
 8009526:	4628      	mov	r0, r5
 8009528:	f000 f9d8 	bl	80098dc <_printf_common>
 800952c:	3001      	adds	r0, #1
 800952e:	f040 8090 	bne.w	8009652 <_printf_float+0x1e2>
 8009532:	f04f 30ff 	mov.w	r0, #4294967295
 8009536:	b00d      	add	sp, #52	; 0x34
 8009538:	ecbd 8b02 	vpop	{d8}
 800953c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009540:	4642      	mov	r2, r8
 8009542:	464b      	mov	r3, r9
 8009544:	4640      	mov	r0, r8
 8009546:	4649      	mov	r1, r9
 8009548:	f7f7 fb10 	bl	8000b6c <__aeabi_dcmpun>
 800954c:	b140      	cbz	r0, 8009560 <_printf_float+0xf0>
 800954e:	464b      	mov	r3, r9
 8009550:	2b00      	cmp	r3, #0
 8009552:	bfbc      	itt	lt
 8009554:	232d      	movlt	r3, #45	; 0x2d
 8009556:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800955a:	487f      	ldr	r0, [pc, #508]	; (8009758 <_printf_float+0x2e8>)
 800955c:	4b7f      	ldr	r3, [pc, #508]	; (800975c <_printf_float+0x2ec>)
 800955e:	e7d1      	b.n	8009504 <_printf_float+0x94>
 8009560:	6863      	ldr	r3, [r4, #4]
 8009562:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009566:	9206      	str	r2, [sp, #24]
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	d13f      	bne.n	80095ec <_printf_float+0x17c>
 800956c:	2306      	movs	r3, #6
 800956e:	6063      	str	r3, [r4, #4]
 8009570:	9b05      	ldr	r3, [sp, #20]
 8009572:	6861      	ldr	r1, [r4, #4]
 8009574:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009578:	2300      	movs	r3, #0
 800957a:	9303      	str	r3, [sp, #12]
 800957c:	ab0a      	add	r3, sp, #40	; 0x28
 800957e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009582:	ab09      	add	r3, sp, #36	; 0x24
 8009584:	ec49 8b10 	vmov	d0, r8, r9
 8009588:	9300      	str	r3, [sp, #0]
 800958a:	6022      	str	r2, [r4, #0]
 800958c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009590:	4628      	mov	r0, r5
 8009592:	f7ff fecd 	bl	8009330 <__cvt>
 8009596:	9b06      	ldr	r3, [sp, #24]
 8009598:	9909      	ldr	r1, [sp, #36]	; 0x24
 800959a:	2b47      	cmp	r3, #71	; 0x47
 800959c:	4680      	mov	r8, r0
 800959e:	d108      	bne.n	80095b2 <_printf_float+0x142>
 80095a0:	1cc8      	adds	r0, r1, #3
 80095a2:	db02      	blt.n	80095aa <_printf_float+0x13a>
 80095a4:	6863      	ldr	r3, [r4, #4]
 80095a6:	4299      	cmp	r1, r3
 80095a8:	dd41      	ble.n	800962e <_printf_float+0x1be>
 80095aa:	f1ab 0b02 	sub.w	fp, fp, #2
 80095ae:	fa5f fb8b 	uxtb.w	fp, fp
 80095b2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80095b6:	d820      	bhi.n	80095fa <_printf_float+0x18a>
 80095b8:	3901      	subs	r1, #1
 80095ba:	465a      	mov	r2, fp
 80095bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80095c0:	9109      	str	r1, [sp, #36]	; 0x24
 80095c2:	f7ff ff17 	bl	80093f4 <__exponent>
 80095c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095c8:	1813      	adds	r3, r2, r0
 80095ca:	2a01      	cmp	r2, #1
 80095cc:	4681      	mov	r9, r0
 80095ce:	6123      	str	r3, [r4, #16]
 80095d0:	dc02      	bgt.n	80095d8 <_printf_float+0x168>
 80095d2:	6822      	ldr	r2, [r4, #0]
 80095d4:	07d2      	lsls	r2, r2, #31
 80095d6:	d501      	bpl.n	80095dc <_printf_float+0x16c>
 80095d8:	3301      	adds	r3, #1
 80095da:	6123      	str	r3, [r4, #16]
 80095dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d09c      	beq.n	800951e <_printf_float+0xae>
 80095e4:	232d      	movs	r3, #45	; 0x2d
 80095e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095ea:	e798      	b.n	800951e <_printf_float+0xae>
 80095ec:	9a06      	ldr	r2, [sp, #24]
 80095ee:	2a47      	cmp	r2, #71	; 0x47
 80095f0:	d1be      	bne.n	8009570 <_printf_float+0x100>
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d1bc      	bne.n	8009570 <_printf_float+0x100>
 80095f6:	2301      	movs	r3, #1
 80095f8:	e7b9      	b.n	800956e <_printf_float+0xfe>
 80095fa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80095fe:	d118      	bne.n	8009632 <_printf_float+0x1c2>
 8009600:	2900      	cmp	r1, #0
 8009602:	6863      	ldr	r3, [r4, #4]
 8009604:	dd0b      	ble.n	800961e <_printf_float+0x1ae>
 8009606:	6121      	str	r1, [r4, #16]
 8009608:	b913      	cbnz	r3, 8009610 <_printf_float+0x1a0>
 800960a:	6822      	ldr	r2, [r4, #0]
 800960c:	07d0      	lsls	r0, r2, #31
 800960e:	d502      	bpl.n	8009616 <_printf_float+0x1a6>
 8009610:	3301      	adds	r3, #1
 8009612:	440b      	add	r3, r1
 8009614:	6123      	str	r3, [r4, #16]
 8009616:	65a1      	str	r1, [r4, #88]	; 0x58
 8009618:	f04f 0900 	mov.w	r9, #0
 800961c:	e7de      	b.n	80095dc <_printf_float+0x16c>
 800961e:	b913      	cbnz	r3, 8009626 <_printf_float+0x1b6>
 8009620:	6822      	ldr	r2, [r4, #0]
 8009622:	07d2      	lsls	r2, r2, #31
 8009624:	d501      	bpl.n	800962a <_printf_float+0x1ba>
 8009626:	3302      	adds	r3, #2
 8009628:	e7f4      	b.n	8009614 <_printf_float+0x1a4>
 800962a:	2301      	movs	r3, #1
 800962c:	e7f2      	b.n	8009614 <_printf_float+0x1a4>
 800962e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009634:	4299      	cmp	r1, r3
 8009636:	db05      	blt.n	8009644 <_printf_float+0x1d4>
 8009638:	6823      	ldr	r3, [r4, #0]
 800963a:	6121      	str	r1, [r4, #16]
 800963c:	07d8      	lsls	r0, r3, #31
 800963e:	d5ea      	bpl.n	8009616 <_printf_float+0x1a6>
 8009640:	1c4b      	adds	r3, r1, #1
 8009642:	e7e7      	b.n	8009614 <_printf_float+0x1a4>
 8009644:	2900      	cmp	r1, #0
 8009646:	bfd4      	ite	le
 8009648:	f1c1 0202 	rsble	r2, r1, #2
 800964c:	2201      	movgt	r2, #1
 800964e:	4413      	add	r3, r2
 8009650:	e7e0      	b.n	8009614 <_printf_float+0x1a4>
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	055a      	lsls	r2, r3, #21
 8009656:	d407      	bmi.n	8009668 <_printf_float+0x1f8>
 8009658:	6923      	ldr	r3, [r4, #16]
 800965a:	4642      	mov	r2, r8
 800965c:	4631      	mov	r1, r6
 800965e:	4628      	mov	r0, r5
 8009660:	47b8      	blx	r7
 8009662:	3001      	adds	r0, #1
 8009664:	d12c      	bne.n	80096c0 <_printf_float+0x250>
 8009666:	e764      	b.n	8009532 <_printf_float+0xc2>
 8009668:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800966c:	f240 80e0 	bls.w	8009830 <_printf_float+0x3c0>
 8009670:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009674:	2200      	movs	r2, #0
 8009676:	2300      	movs	r3, #0
 8009678:	f7f7 fa46 	bl	8000b08 <__aeabi_dcmpeq>
 800967c:	2800      	cmp	r0, #0
 800967e:	d034      	beq.n	80096ea <_printf_float+0x27a>
 8009680:	4a37      	ldr	r2, [pc, #220]	; (8009760 <_printf_float+0x2f0>)
 8009682:	2301      	movs	r3, #1
 8009684:	4631      	mov	r1, r6
 8009686:	4628      	mov	r0, r5
 8009688:	47b8      	blx	r7
 800968a:	3001      	adds	r0, #1
 800968c:	f43f af51 	beq.w	8009532 <_printf_float+0xc2>
 8009690:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009694:	429a      	cmp	r2, r3
 8009696:	db02      	blt.n	800969e <_printf_float+0x22e>
 8009698:	6823      	ldr	r3, [r4, #0]
 800969a:	07d8      	lsls	r0, r3, #31
 800969c:	d510      	bpl.n	80096c0 <_printf_float+0x250>
 800969e:	ee18 3a10 	vmov	r3, s16
 80096a2:	4652      	mov	r2, sl
 80096a4:	4631      	mov	r1, r6
 80096a6:	4628      	mov	r0, r5
 80096a8:	47b8      	blx	r7
 80096aa:	3001      	adds	r0, #1
 80096ac:	f43f af41 	beq.w	8009532 <_printf_float+0xc2>
 80096b0:	f04f 0800 	mov.w	r8, #0
 80096b4:	f104 091a 	add.w	r9, r4, #26
 80096b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ba:	3b01      	subs	r3, #1
 80096bc:	4543      	cmp	r3, r8
 80096be:	dc09      	bgt.n	80096d4 <_printf_float+0x264>
 80096c0:	6823      	ldr	r3, [r4, #0]
 80096c2:	079b      	lsls	r3, r3, #30
 80096c4:	f100 8105 	bmi.w	80098d2 <_printf_float+0x462>
 80096c8:	68e0      	ldr	r0, [r4, #12]
 80096ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096cc:	4298      	cmp	r0, r3
 80096ce:	bfb8      	it	lt
 80096d0:	4618      	movlt	r0, r3
 80096d2:	e730      	b.n	8009536 <_printf_float+0xc6>
 80096d4:	2301      	movs	r3, #1
 80096d6:	464a      	mov	r2, r9
 80096d8:	4631      	mov	r1, r6
 80096da:	4628      	mov	r0, r5
 80096dc:	47b8      	blx	r7
 80096de:	3001      	adds	r0, #1
 80096e0:	f43f af27 	beq.w	8009532 <_printf_float+0xc2>
 80096e4:	f108 0801 	add.w	r8, r8, #1
 80096e8:	e7e6      	b.n	80096b8 <_printf_float+0x248>
 80096ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	dc39      	bgt.n	8009764 <_printf_float+0x2f4>
 80096f0:	4a1b      	ldr	r2, [pc, #108]	; (8009760 <_printf_float+0x2f0>)
 80096f2:	2301      	movs	r3, #1
 80096f4:	4631      	mov	r1, r6
 80096f6:	4628      	mov	r0, r5
 80096f8:	47b8      	blx	r7
 80096fa:	3001      	adds	r0, #1
 80096fc:	f43f af19 	beq.w	8009532 <_printf_float+0xc2>
 8009700:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009704:	4313      	orrs	r3, r2
 8009706:	d102      	bne.n	800970e <_printf_float+0x29e>
 8009708:	6823      	ldr	r3, [r4, #0]
 800970a:	07d9      	lsls	r1, r3, #31
 800970c:	d5d8      	bpl.n	80096c0 <_printf_float+0x250>
 800970e:	ee18 3a10 	vmov	r3, s16
 8009712:	4652      	mov	r2, sl
 8009714:	4631      	mov	r1, r6
 8009716:	4628      	mov	r0, r5
 8009718:	47b8      	blx	r7
 800971a:	3001      	adds	r0, #1
 800971c:	f43f af09 	beq.w	8009532 <_printf_float+0xc2>
 8009720:	f04f 0900 	mov.w	r9, #0
 8009724:	f104 0a1a 	add.w	sl, r4, #26
 8009728:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800972a:	425b      	negs	r3, r3
 800972c:	454b      	cmp	r3, r9
 800972e:	dc01      	bgt.n	8009734 <_printf_float+0x2c4>
 8009730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009732:	e792      	b.n	800965a <_printf_float+0x1ea>
 8009734:	2301      	movs	r3, #1
 8009736:	4652      	mov	r2, sl
 8009738:	4631      	mov	r1, r6
 800973a:	4628      	mov	r0, r5
 800973c:	47b8      	blx	r7
 800973e:	3001      	adds	r0, #1
 8009740:	f43f aef7 	beq.w	8009532 <_printf_float+0xc2>
 8009744:	f109 0901 	add.w	r9, r9, #1
 8009748:	e7ee      	b.n	8009728 <_printf_float+0x2b8>
 800974a:	bf00      	nop
 800974c:	7fefffff 	.word	0x7fefffff
 8009750:	0800dbe8 	.word	0x0800dbe8
 8009754:	0800dbec 	.word	0x0800dbec
 8009758:	0800dbf4 	.word	0x0800dbf4
 800975c:	0800dbf0 	.word	0x0800dbf0
 8009760:	0800dbf8 	.word	0x0800dbf8
 8009764:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009766:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009768:	429a      	cmp	r2, r3
 800976a:	bfa8      	it	ge
 800976c:	461a      	movge	r2, r3
 800976e:	2a00      	cmp	r2, #0
 8009770:	4691      	mov	r9, r2
 8009772:	dc37      	bgt.n	80097e4 <_printf_float+0x374>
 8009774:	f04f 0b00 	mov.w	fp, #0
 8009778:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800977c:	f104 021a 	add.w	r2, r4, #26
 8009780:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009782:	9305      	str	r3, [sp, #20]
 8009784:	eba3 0309 	sub.w	r3, r3, r9
 8009788:	455b      	cmp	r3, fp
 800978a:	dc33      	bgt.n	80097f4 <_printf_float+0x384>
 800978c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009790:	429a      	cmp	r2, r3
 8009792:	db3b      	blt.n	800980c <_printf_float+0x39c>
 8009794:	6823      	ldr	r3, [r4, #0]
 8009796:	07da      	lsls	r2, r3, #31
 8009798:	d438      	bmi.n	800980c <_printf_float+0x39c>
 800979a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800979c:	9b05      	ldr	r3, [sp, #20]
 800979e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80097a0:	1ad3      	subs	r3, r2, r3
 80097a2:	eba2 0901 	sub.w	r9, r2, r1
 80097a6:	4599      	cmp	r9, r3
 80097a8:	bfa8      	it	ge
 80097aa:	4699      	movge	r9, r3
 80097ac:	f1b9 0f00 	cmp.w	r9, #0
 80097b0:	dc35      	bgt.n	800981e <_printf_float+0x3ae>
 80097b2:	f04f 0800 	mov.w	r8, #0
 80097b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097ba:	f104 0a1a 	add.w	sl, r4, #26
 80097be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80097c2:	1a9b      	subs	r3, r3, r2
 80097c4:	eba3 0309 	sub.w	r3, r3, r9
 80097c8:	4543      	cmp	r3, r8
 80097ca:	f77f af79 	ble.w	80096c0 <_printf_float+0x250>
 80097ce:	2301      	movs	r3, #1
 80097d0:	4652      	mov	r2, sl
 80097d2:	4631      	mov	r1, r6
 80097d4:	4628      	mov	r0, r5
 80097d6:	47b8      	blx	r7
 80097d8:	3001      	adds	r0, #1
 80097da:	f43f aeaa 	beq.w	8009532 <_printf_float+0xc2>
 80097de:	f108 0801 	add.w	r8, r8, #1
 80097e2:	e7ec      	b.n	80097be <_printf_float+0x34e>
 80097e4:	4613      	mov	r3, r2
 80097e6:	4631      	mov	r1, r6
 80097e8:	4642      	mov	r2, r8
 80097ea:	4628      	mov	r0, r5
 80097ec:	47b8      	blx	r7
 80097ee:	3001      	adds	r0, #1
 80097f0:	d1c0      	bne.n	8009774 <_printf_float+0x304>
 80097f2:	e69e      	b.n	8009532 <_printf_float+0xc2>
 80097f4:	2301      	movs	r3, #1
 80097f6:	4631      	mov	r1, r6
 80097f8:	4628      	mov	r0, r5
 80097fa:	9205      	str	r2, [sp, #20]
 80097fc:	47b8      	blx	r7
 80097fe:	3001      	adds	r0, #1
 8009800:	f43f ae97 	beq.w	8009532 <_printf_float+0xc2>
 8009804:	9a05      	ldr	r2, [sp, #20]
 8009806:	f10b 0b01 	add.w	fp, fp, #1
 800980a:	e7b9      	b.n	8009780 <_printf_float+0x310>
 800980c:	ee18 3a10 	vmov	r3, s16
 8009810:	4652      	mov	r2, sl
 8009812:	4631      	mov	r1, r6
 8009814:	4628      	mov	r0, r5
 8009816:	47b8      	blx	r7
 8009818:	3001      	adds	r0, #1
 800981a:	d1be      	bne.n	800979a <_printf_float+0x32a>
 800981c:	e689      	b.n	8009532 <_printf_float+0xc2>
 800981e:	9a05      	ldr	r2, [sp, #20]
 8009820:	464b      	mov	r3, r9
 8009822:	4442      	add	r2, r8
 8009824:	4631      	mov	r1, r6
 8009826:	4628      	mov	r0, r5
 8009828:	47b8      	blx	r7
 800982a:	3001      	adds	r0, #1
 800982c:	d1c1      	bne.n	80097b2 <_printf_float+0x342>
 800982e:	e680      	b.n	8009532 <_printf_float+0xc2>
 8009830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009832:	2a01      	cmp	r2, #1
 8009834:	dc01      	bgt.n	800983a <_printf_float+0x3ca>
 8009836:	07db      	lsls	r3, r3, #31
 8009838:	d538      	bpl.n	80098ac <_printf_float+0x43c>
 800983a:	2301      	movs	r3, #1
 800983c:	4642      	mov	r2, r8
 800983e:	4631      	mov	r1, r6
 8009840:	4628      	mov	r0, r5
 8009842:	47b8      	blx	r7
 8009844:	3001      	adds	r0, #1
 8009846:	f43f ae74 	beq.w	8009532 <_printf_float+0xc2>
 800984a:	ee18 3a10 	vmov	r3, s16
 800984e:	4652      	mov	r2, sl
 8009850:	4631      	mov	r1, r6
 8009852:	4628      	mov	r0, r5
 8009854:	47b8      	blx	r7
 8009856:	3001      	adds	r0, #1
 8009858:	f43f ae6b 	beq.w	8009532 <_printf_float+0xc2>
 800985c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009860:	2200      	movs	r2, #0
 8009862:	2300      	movs	r3, #0
 8009864:	f7f7 f950 	bl	8000b08 <__aeabi_dcmpeq>
 8009868:	b9d8      	cbnz	r0, 80098a2 <_printf_float+0x432>
 800986a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800986c:	f108 0201 	add.w	r2, r8, #1
 8009870:	3b01      	subs	r3, #1
 8009872:	4631      	mov	r1, r6
 8009874:	4628      	mov	r0, r5
 8009876:	47b8      	blx	r7
 8009878:	3001      	adds	r0, #1
 800987a:	d10e      	bne.n	800989a <_printf_float+0x42a>
 800987c:	e659      	b.n	8009532 <_printf_float+0xc2>
 800987e:	2301      	movs	r3, #1
 8009880:	4652      	mov	r2, sl
 8009882:	4631      	mov	r1, r6
 8009884:	4628      	mov	r0, r5
 8009886:	47b8      	blx	r7
 8009888:	3001      	adds	r0, #1
 800988a:	f43f ae52 	beq.w	8009532 <_printf_float+0xc2>
 800988e:	f108 0801 	add.w	r8, r8, #1
 8009892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009894:	3b01      	subs	r3, #1
 8009896:	4543      	cmp	r3, r8
 8009898:	dcf1      	bgt.n	800987e <_printf_float+0x40e>
 800989a:	464b      	mov	r3, r9
 800989c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80098a0:	e6dc      	b.n	800965c <_printf_float+0x1ec>
 80098a2:	f04f 0800 	mov.w	r8, #0
 80098a6:	f104 0a1a 	add.w	sl, r4, #26
 80098aa:	e7f2      	b.n	8009892 <_printf_float+0x422>
 80098ac:	2301      	movs	r3, #1
 80098ae:	4642      	mov	r2, r8
 80098b0:	e7df      	b.n	8009872 <_printf_float+0x402>
 80098b2:	2301      	movs	r3, #1
 80098b4:	464a      	mov	r2, r9
 80098b6:	4631      	mov	r1, r6
 80098b8:	4628      	mov	r0, r5
 80098ba:	47b8      	blx	r7
 80098bc:	3001      	adds	r0, #1
 80098be:	f43f ae38 	beq.w	8009532 <_printf_float+0xc2>
 80098c2:	f108 0801 	add.w	r8, r8, #1
 80098c6:	68e3      	ldr	r3, [r4, #12]
 80098c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098ca:	1a5b      	subs	r3, r3, r1
 80098cc:	4543      	cmp	r3, r8
 80098ce:	dcf0      	bgt.n	80098b2 <_printf_float+0x442>
 80098d0:	e6fa      	b.n	80096c8 <_printf_float+0x258>
 80098d2:	f04f 0800 	mov.w	r8, #0
 80098d6:	f104 0919 	add.w	r9, r4, #25
 80098da:	e7f4      	b.n	80098c6 <_printf_float+0x456>

080098dc <_printf_common>:
 80098dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098e0:	4616      	mov	r6, r2
 80098e2:	4699      	mov	r9, r3
 80098e4:	688a      	ldr	r2, [r1, #8]
 80098e6:	690b      	ldr	r3, [r1, #16]
 80098e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098ec:	4293      	cmp	r3, r2
 80098ee:	bfb8      	it	lt
 80098f0:	4613      	movlt	r3, r2
 80098f2:	6033      	str	r3, [r6, #0]
 80098f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80098f8:	4607      	mov	r7, r0
 80098fa:	460c      	mov	r4, r1
 80098fc:	b10a      	cbz	r2, 8009902 <_printf_common+0x26>
 80098fe:	3301      	adds	r3, #1
 8009900:	6033      	str	r3, [r6, #0]
 8009902:	6823      	ldr	r3, [r4, #0]
 8009904:	0699      	lsls	r1, r3, #26
 8009906:	bf42      	ittt	mi
 8009908:	6833      	ldrmi	r3, [r6, #0]
 800990a:	3302      	addmi	r3, #2
 800990c:	6033      	strmi	r3, [r6, #0]
 800990e:	6825      	ldr	r5, [r4, #0]
 8009910:	f015 0506 	ands.w	r5, r5, #6
 8009914:	d106      	bne.n	8009924 <_printf_common+0x48>
 8009916:	f104 0a19 	add.w	sl, r4, #25
 800991a:	68e3      	ldr	r3, [r4, #12]
 800991c:	6832      	ldr	r2, [r6, #0]
 800991e:	1a9b      	subs	r3, r3, r2
 8009920:	42ab      	cmp	r3, r5
 8009922:	dc26      	bgt.n	8009972 <_printf_common+0x96>
 8009924:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009928:	1e13      	subs	r3, r2, #0
 800992a:	6822      	ldr	r2, [r4, #0]
 800992c:	bf18      	it	ne
 800992e:	2301      	movne	r3, #1
 8009930:	0692      	lsls	r2, r2, #26
 8009932:	d42b      	bmi.n	800998c <_printf_common+0xb0>
 8009934:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009938:	4649      	mov	r1, r9
 800993a:	4638      	mov	r0, r7
 800993c:	47c0      	blx	r8
 800993e:	3001      	adds	r0, #1
 8009940:	d01e      	beq.n	8009980 <_printf_common+0xa4>
 8009942:	6823      	ldr	r3, [r4, #0]
 8009944:	68e5      	ldr	r5, [r4, #12]
 8009946:	6832      	ldr	r2, [r6, #0]
 8009948:	f003 0306 	and.w	r3, r3, #6
 800994c:	2b04      	cmp	r3, #4
 800994e:	bf08      	it	eq
 8009950:	1aad      	subeq	r5, r5, r2
 8009952:	68a3      	ldr	r3, [r4, #8]
 8009954:	6922      	ldr	r2, [r4, #16]
 8009956:	bf0c      	ite	eq
 8009958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800995c:	2500      	movne	r5, #0
 800995e:	4293      	cmp	r3, r2
 8009960:	bfc4      	itt	gt
 8009962:	1a9b      	subgt	r3, r3, r2
 8009964:	18ed      	addgt	r5, r5, r3
 8009966:	2600      	movs	r6, #0
 8009968:	341a      	adds	r4, #26
 800996a:	42b5      	cmp	r5, r6
 800996c:	d11a      	bne.n	80099a4 <_printf_common+0xc8>
 800996e:	2000      	movs	r0, #0
 8009970:	e008      	b.n	8009984 <_printf_common+0xa8>
 8009972:	2301      	movs	r3, #1
 8009974:	4652      	mov	r2, sl
 8009976:	4649      	mov	r1, r9
 8009978:	4638      	mov	r0, r7
 800997a:	47c0      	blx	r8
 800997c:	3001      	adds	r0, #1
 800997e:	d103      	bne.n	8009988 <_printf_common+0xac>
 8009980:	f04f 30ff 	mov.w	r0, #4294967295
 8009984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009988:	3501      	adds	r5, #1
 800998a:	e7c6      	b.n	800991a <_printf_common+0x3e>
 800998c:	18e1      	adds	r1, r4, r3
 800998e:	1c5a      	adds	r2, r3, #1
 8009990:	2030      	movs	r0, #48	; 0x30
 8009992:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009996:	4422      	add	r2, r4
 8009998:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800999c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80099a0:	3302      	adds	r3, #2
 80099a2:	e7c7      	b.n	8009934 <_printf_common+0x58>
 80099a4:	2301      	movs	r3, #1
 80099a6:	4622      	mov	r2, r4
 80099a8:	4649      	mov	r1, r9
 80099aa:	4638      	mov	r0, r7
 80099ac:	47c0      	blx	r8
 80099ae:	3001      	adds	r0, #1
 80099b0:	d0e6      	beq.n	8009980 <_printf_common+0xa4>
 80099b2:	3601      	adds	r6, #1
 80099b4:	e7d9      	b.n	800996a <_printf_common+0x8e>
	...

080099b8 <_printf_i>:
 80099b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099bc:	460c      	mov	r4, r1
 80099be:	4691      	mov	r9, r2
 80099c0:	7e27      	ldrb	r7, [r4, #24]
 80099c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80099c4:	2f78      	cmp	r7, #120	; 0x78
 80099c6:	4680      	mov	r8, r0
 80099c8:	469a      	mov	sl, r3
 80099ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099ce:	d807      	bhi.n	80099e0 <_printf_i+0x28>
 80099d0:	2f62      	cmp	r7, #98	; 0x62
 80099d2:	d80a      	bhi.n	80099ea <_printf_i+0x32>
 80099d4:	2f00      	cmp	r7, #0
 80099d6:	f000 80d8 	beq.w	8009b8a <_printf_i+0x1d2>
 80099da:	2f58      	cmp	r7, #88	; 0x58
 80099dc:	f000 80a3 	beq.w	8009b26 <_printf_i+0x16e>
 80099e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80099e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80099e8:	e03a      	b.n	8009a60 <_printf_i+0xa8>
 80099ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80099ee:	2b15      	cmp	r3, #21
 80099f0:	d8f6      	bhi.n	80099e0 <_printf_i+0x28>
 80099f2:	a001      	add	r0, pc, #4	; (adr r0, 80099f8 <_printf_i+0x40>)
 80099f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80099f8:	08009a51 	.word	0x08009a51
 80099fc:	08009a65 	.word	0x08009a65
 8009a00:	080099e1 	.word	0x080099e1
 8009a04:	080099e1 	.word	0x080099e1
 8009a08:	080099e1 	.word	0x080099e1
 8009a0c:	080099e1 	.word	0x080099e1
 8009a10:	08009a65 	.word	0x08009a65
 8009a14:	080099e1 	.word	0x080099e1
 8009a18:	080099e1 	.word	0x080099e1
 8009a1c:	080099e1 	.word	0x080099e1
 8009a20:	080099e1 	.word	0x080099e1
 8009a24:	08009b71 	.word	0x08009b71
 8009a28:	08009a95 	.word	0x08009a95
 8009a2c:	08009b53 	.word	0x08009b53
 8009a30:	080099e1 	.word	0x080099e1
 8009a34:	080099e1 	.word	0x080099e1
 8009a38:	08009b93 	.word	0x08009b93
 8009a3c:	080099e1 	.word	0x080099e1
 8009a40:	08009a95 	.word	0x08009a95
 8009a44:	080099e1 	.word	0x080099e1
 8009a48:	080099e1 	.word	0x080099e1
 8009a4c:	08009b5b 	.word	0x08009b5b
 8009a50:	680b      	ldr	r3, [r1, #0]
 8009a52:	1d1a      	adds	r2, r3, #4
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	600a      	str	r2, [r1, #0]
 8009a58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009a5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a60:	2301      	movs	r3, #1
 8009a62:	e0a3      	b.n	8009bac <_printf_i+0x1f4>
 8009a64:	6825      	ldr	r5, [r4, #0]
 8009a66:	6808      	ldr	r0, [r1, #0]
 8009a68:	062e      	lsls	r6, r5, #24
 8009a6a:	f100 0304 	add.w	r3, r0, #4
 8009a6e:	d50a      	bpl.n	8009a86 <_printf_i+0xce>
 8009a70:	6805      	ldr	r5, [r0, #0]
 8009a72:	600b      	str	r3, [r1, #0]
 8009a74:	2d00      	cmp	r5, #0
 8009a76:	da03      	bge.n	8009a80 <_printf_i+0xc8>
 8009a78:	232d      	movs	r3, #45	; 0x2d
 8009a7a:	426d      	negs	r5, r5
 8009a7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a80:	485e      	ldr	r0, [pc, #376]	; (8009bfc <_printf_i+0x244>)
 8009a82:	230a      	movs	r3, #10
 8009a84:	e019      	b.n	8009aba <_printf_i+0x102>
 8009a86:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009a8a:	6805      	ldr	r5, [r0, #0]
 8009a8c:	600b      	str	r3, [r1, #0]
 8009a8e:	bf18      	it	ne
 8009a90:	b22d      	sxthne	r5, r5
 8009a92:	e7ef      	b.n	8009a74 <_printf_i+0xbc>
 8009a94:	680b      	ldr	r3, [r1, #0]
 8009a96:	6825      	ldr	r5, [r4, #0]
 8009a98:	1d18      	adds	r0, r3, #4
 8009a9a:	6008      	str	r0, [r1, #0]
 8009a9c:	0628      	lsls	r0, r5, #24
 8009a9e:	d501      	bpl.n	8009aa4 <_printf_i+0xec>
 8009aa0:	681d      	ldr	r5, [r3, #0]
 8009aa2:	e002      	b.n	8009aaa <_printf_i+0xf2>
 8009aa4:	0669      	lsls	r1, r5, #25
 8009aa6:	d5fb      	bpl.n	8009aa0 <_printf_i+0xe8>
 8009aa8:	881d      	ldrh	r5, [r3, #0]
 8009aaa:	4854      	ldr	r0, [pc, #336]	; (8009bfc <_printf_i+0x244>)
 8009aac:	2f6f      	cmp	r7, #111	; 0x6f
 8009aae:	bf0c      	ite	eq
 8009ab0:	2308      	moveq	r3, #8
 8009ab2:	230a      	movne	r3, #10
 8009ab4:	2100      	movs	r1, #0
 8009ab6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009aba:	6866      	ldr	r6, [r4, #4]
 8009abc:	60a6      	str	r6, [r4, #8]
 8009abe:	2e00      	cmp	r6, #0
 8009ac0:	bfa2      	ittt	ge
 8009ac2:	6821      	ldrge	r1, [r4, #0]
 8009ac4:	f021 0104 	bicge.w	r1, r1, #4
 8009ac8:	6021      	strge	r1, [r4, #0]
 8009aca:	b90d      	cbnz	r5, 8009ad0 <_printf_i+0x118>
 8009acc:	2e00      	cmp	r6, #0
 8009ace:	d04d      	beq.n	8009b6c <_printf_i+0x1b4>
 8009ad0:	4616      	mov	r6, r2
 8009ad2:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ad6:	fb03 5711 	mls	r7, r3, r1, r5
 8009ada:	5dc7      	ldrb	r7, [r0, r7]
 8009adc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ae0:	462f      	mov	r7, r5
 8009ae2:	42bb      	cmp	r3, r7
 8009ae4:	460d      	mov	r5, r1
 8009ae6:	d9f4      	bls.n	8009ad2 <_printf_i+0x11a>
 8009ae8:	2b08      	cmp	r3, #8
 8009aea:	d10b      	bne.n	8009b04 <_printf_i+0x14c>
 8009aec:	6823      	ldr	r3, [r4, #0]
 8009aee:	07df      	lsls	r7, r3, #31
 8009af0:	d508      	bpl.n	8009b04 <_printf_i+0x14c>
 8009af2:	6923      	ldr	r3, [r4, #16]
 8009af4:	6861      	ldr	r1, [r4, #4]
 8009af6:	4299      	cmp	r1, r3
 8009af8:	bfde      	ittt	le
 8009afa:	2330      	movle	r3, #48	; 0x30
 8009afc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009b00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009b04:	1b92      	subs	r2, r2, r6
 8009b06:	6122      	str	r2, [r4, #16]
 8009b08:	f8cd a000 	str.w	sl, [sp]
 8009b0c:	464b      	mov	r3, r9
 8009b0e:	aa03      	add	r2, sp, #12
 8009b10:	4621      	mov	r1, r4
 8009b12:	4640      	mov	r0, r8
 8009b14:	f7ff fee2 	bl	80098dc <_printf_common>
 8009b18:	3001      	adds	r0, #1
 8009b1a:	d14c      	bne.n	8009bb6 <_printf_i+0x1fe>
 8009b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b20:	b004      	add	sp, #16
 8009b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b26:	4835      	ldr	r0, [pc, #212]	; (8009bfc <_printf_i+0x244>)
 8009b28:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009b2c:	6823      	ldr	r3, [r4, #0]
 8009b2e:	680e      	ldr	r6, [r1, #0]
 8009b30:	061f      	lsls	r7, r3, #24
 8009b32:	f856 5b04 	ldr.w	r5, [r6], #4
 8009b36:	600e      	str	r6, [r1, #0]
 8009b38:	d514      	bpl.n	8009b64 <_printf_i+0x1ac>
 8009b3a:	07d9      	lsls	r1, r3, #31
 8009b3c:	bf44      	itt	mi
 8009b3e:	f043 0320 	orrmi.w	r3, r3, #32
 8009b42:	6023      	strmi	r3, [r4, #0]
 8009b44:	b91d      	cbnz	r5, 8009b4e <_printf_i+0x196>
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	f023 0320 	bic.w	r3, r3, #32
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	2310      	movs	r3, #16
 8009b50:	e7b0      	b.n	8009ab4 <_printf_i+0xfc>
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	f043 0320 	orr.w	r3, r3, #32
 8009b58:	6023      	str	r3, [r4, #0]
 8009b5a:	2378      	movs	r3, #120	; 0x78
 8009b5c:	4828      	ldr	r0, [pc, #160]	; (8009c00 <_printf_i+0x248>)
 8009b5e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b62:	e7e3      	b.n	8009b2c <_printf_i+0x174>
 8009b64:	065e      	lsls	r6, r3, #25
 8009b66:	bf48      	it	mi
 8009b68:	b2ad      	uxthmi	r5, r5
 8009b6a:	e7e6      	b.n	8009b3a <_printf_i+0x182>
 8009b6c:	4616      	mov	r6, r2
 8009b6e:	e7bb      	b.n	8009ae8 <_printf_i+0x130>
 8009b70:	680b      	ldr	r3, [r1, #0]
 8009b72:	6826      	ldr	r6, [r4, #0]
 8009b74:	6960      	ldr	r0, [r4, #20]
 8009b76:	1d1d      	adds	r5, r3, #4
 8009b78:	600d      	str	r5, [r1, #0]
 8009b7a:	0635      	lsls	r5, r6, #24
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	d501      	bpl.n	8009b84 <_printf_i+0x1cc>
 8009b80:	6018      	str	r0, [r3, #0]
 8009b82:	e002      	b.n	8009b8a <_printf_i+0x1d2>
 8009b84:	0671      	lsls	r1, r6, #25
 8009b86:	d5fb      	bpl.n	8009b80 <_printf_i+0x1c8>
 8009b88:	8018      	strh	r0, [r3, #0]
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	6123      	str	r3, [r4, #16]
 8009b8e:	4616      	mov	r6, r2
 8009b90:	e7ba      	b.n	8009b08 <_printf_i+0x150>
 8009b92:	680b      	ldr	r3, [r1, #0]
 8009b94:	1d1a      	adds	r2, r3, #4
 8009b96:	600a      	str	r2, [r1, #0]
 8009b98:	681e      	ldr	r6, [r3, #0]
 8009b9a:	6862      	ldr	r2, [r4, #4]
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	f7f6 fb3e 	bl	8000220 <memchr>
 8009ba4:	b108      	cbz	r0, 8009baa <_printf_i+0x1f2>
 8009ba6:	1b80      	subs	r0, r0, r6
 8009ba8:	6060      	str	r0, [r4, #4]
 8009baa:	6863      	ldr	r3, [r4, #4]
 8009bac:	6123      	str	r3, [r4, #16]
 8009bae:	2300      	movs	r3, #0
 8009bb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bb4:	e7a8      	b.n	8009b08 <_printf_i+0x150>
 8009bb6:	6923      	ldr	r3, [r4, #16]
 8009bb8:	4632      	mov	r2, r6
 8009bba:	4649      	mov	r1, r9
 8009bbc:	4640      	mov	r0, r8
 8009bbe:	47d0      	blx	sl
 8009bc0:	3001      	adds	r0, #1
 8009bc2:	d0ab      	beq.n	8009b1c <_printf_i+0x164>
 8009bc4:	6823      	ldr	r3, [r4, #0]
 8009bc6:	079b      	lsls	r3, r3, #30
 8009bc8:	d413      	bmi.n	8009bf2 <_printf_i+0x23a>
 8009bca:	68e0      	ldr	r0, [r4, #12]
 8009bcc:	9b03      	ldr	r3, [sp, #12]
 8009bce:	4298      	cmp	r0, r3
 8009bd0:	bfb8      	it	lt
 8009bd2:	4618      	movlt	r0, r3
 8009bd4:	e7a4      	b.n	8009b20 <_printf_i+0x168>
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	4632      	mov	r2, r6
 8009bda:	4649      	mov	r1, r9
 8009bdc:	4640      	mov	r0, r8
 8009bde:	47d0      	blx	sl
 8009be0:	3001      	adds	r0, #1
 8009be2:	d09b      	beq.n	8009b1c <_printf_i+0x164>
 8009be4:	3501      	adds	r5, #1
 8009be6:	68e3      	ldr	r3, [r4, #12]
 8009be8:	9903      	ldr	r1, [sp, #12]
 8009bea:	1a5b      	subs	r3, r3, r1
 8009bec:	42ab      	cmp	r3, r5
 8009bee:	dcf2      	bgt.n	8009bd6 <_printf_i+0x21e>
 8009bf0:	e7eb      	b.n	8009bca <_printf_i+0x212>
 8009bf2:	2500      	movs	r5, #0
 8009bf4:	f104 0619 	add.w	r6, r4, #25
 8009bf8:	e7f5      	b.n	8009be6 <_printf_i+0x22e>
 8009bfa:	bf00      	nop
 8009bfc:	0800dbfa 	.word	0x0800dbfa
 8009c00:	0800dc0b 	.word	0x0800dc0b

08009c04 <_scanf_float>:
 8009c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c08:	b087      	sub	sp, #28
 8009c0a:	4617      	mov	r7, r2
 8009c0c:	9303      	str	r3, [sp, #12]
 8009c0e:	688b      	ldr	r3, [r1, #8]
 8009c10:	1e5a      	subs	r2, r3, #1
 8009c12:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009c16:	bf83      	ittte	hi
 8009c18:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009c1c:	195b      	addhi	r3, r3, r5
 8009c1e:	9302      	strhi	r3, [sp, #8]
 8009c20:	2300      	movls	r3, #0
 8009c22:	bf86      	itte	hi
 8009c24:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009c28:	608b      	strhi	r3, [r1, #8]
 8009c2a:	9302      	strls	r3, [sp, #8]
 8009c2c:	680b      	ldr	r3, [r1, #0]
 8009c2e:	468b      	mov	fp, r1
 8009c30:	2500      	movs	r5, #0
 8009c32:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009c36:	f84b 3b1c 	str.w	r3, [fp], #28
 8009c3a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009c3e:	4680      	mov	r8, r0
 8009c40:	460c      	mov	r4, r1
 8009c42:	465e      	mov	r6, fp
 8009c44:	46aa      	mov	sl, r5
 8009c46:	46a9      	mov	r9, r5
 8009c48:	9501      	str	r5, [sp, #4]
 8009c4a:	68a2      	ldr	r2, [r4, #8]
 8009c4c:	b152      	cbz	r2, 8009c64 <_scanf_float+0x60>
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	2b4e      	cmp	r3, #78	; 0x4e
 8009c54:	d864      	bhi.n	8009d20 <_scanf_float+0x11c>
 8009c56:	2b40      	cmp	r3, #64	; 0x40
 8009c58:	d83c      	bhi.n	8009cd4 <_scanf_float+0xd0>
 8009c5a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009c5e:	b2c8      	uxtb	r0, r1
 8009c60:	280e      	cmp	r0, #14
 8009c62:	d93a      	bls.n	8009cda <_scanf_float+0xd6>
 8009c64:	f1b9 0f00 	cmp.w	r9, #0
 8009c68:	d003      	beq.n	8009c72 <_scanf_float+0x6e>
 8009c6a:	6823      	ldr	r3, [r4, #0]
 8009c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c70:	6023      	str	r3, [r4, #0]
 8009c72:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c76:	f1ba 0f01 	cmp.w	sl, #1
 8009c7a:	f200 8113 	bhi.w	8009ea4 <_scanf_float+0x2a0>
 8009c7e:	455e      	cmp	r6, fp
 8009c80:	f200 8105 	bhi.w	8009e8e <_scanf_float+0x28a>
 8009c84:	2501      	movs	r5, #1
 8009c86:	4628      	mov	r0, r5
 8009c88:	b007      	add	sp, #28
 8009c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c8e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009c92:	2a0d      	cmp	r2, #13
 8009c94:	d8e6      	bhi.n	8009c64 <_scanf_float+0x60>
 8009c96:	a101      	add	r1, pc, #4	; (adr r1, 8009c9c <_scanf_float+0x98>)
 8009c98:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009c9c:	08009ddb 	.word	0x08009ddb
 8009ca0:	08009c65 	.word	0x08009c65
 8009ca4:	08009c65 	.word	0x08009c65
 8009ca8:	08009c65 	.word	0x08009c65
 8009cac:	08009e3b 	.word	0x08009e3b
 8009cb0:	08009e13 	.word	0x08009e13
 8009cb4:	08009c65 	.word	0x08009c65
 8009cb8:	08009c65 	.word	0x08009c65
 8009cbc:	08009de9 	.word	0x08009de9
 8009cc0:	08009c65 	.word	0x08009c65
 8009cc4:	08009c65 	.word	0x08009c65
 8009cc8:	08009c65 	.word	0x08009c65
 8009ccc:	08009c65 	.word	0x08009c65
 8009cd0:	08009da1 	.word	0x08009da1
 8009cd4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009cd8:	e7db      	b.n	8009c92 <_scanf_float+0x8e>
 8009cda:	290e      	cmp	r1, #14
 8009cdc:	d8c2      	bhi.n	8009c64 <_scanf_float+0x60>
 8009cde:	a001      	add	r0, pc, #4	; (adr r0, 8009ce4 <_scanf_float+0xe0>)
 8009ce0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009ce4:	08009d93 	.word	0x08009d93
 8009ce8:	08009c65 	.word	0x08009c65
 8009cec:	08009d93 	.word	0x08009d93
 8009cf0:	08009e27 	.word	0x08009e27
 8009cf4:	08009c65 	.word	0x08009c65
 8009cf8:	08009d41 	.word	0x08009d41
 8009cfc:	08009d7d 	.word	0x08009d7d
 8009d00:	08009d7d 	.word	0x08009d7d
 8009d04:	08009d7d 	.word	0x08009d7d
 8009d08:	08009d7d 	.word	0x08009d7d
 8009d0c:	08009d7d 	.word	0x08009d7d
 8009d10:	08009d7d 	.word	0x08009d7d
 8009d14:	08009d7d 	.word	0x08009d7d
 8009d18:	08009d7d 	.word	0x08009d7d
 8009d1c:	08009d7d 	.word	0x08009d7d
 8009d20:	2b6e      	cmp	r3, #110	; 0x6e
 8009d22:	d809      	bhi.n	8009d38 <_scanf_float+0x134>
 8009d24:	2b60      	cmp	r3, #96	; 0x60
 8009d26:	d8b2      	bhi.n	8009c8e <_scanf_float+0x8a>
 8009d28:	2b54      	cmp	r3, #84	; 0x54
 8009d2a:	d077      	beq.n	8009e1c <_scanf_float+0x218>
 8009d2c:	2b59      	cmp	r3, #89	; 0x59
 8009d2e:	d199      	bne.n	8009c64 <_scanf_float+0x60>
 8009d30:	2d07      	cmp	r5, #7
 8009d32:	d197      	bne.n	8009c64 <_scanf_float+0x60>
 8009d34:	2508      	movs	r5, #8
 8009d36:	e029      	b.n	8009d8c <_scanf_float+0x188>
 8009d38:	2b74      	cmp	r3, #116	; 0x74
 8009d3a:	d06f      	beq.n	8009e1c <_scanf_float+0x218>
 8009d3c:	2b79      	cmp	r3, #121	; 0x79
 8009d3e:	e7f6      	b.n	8009d2e <_scanf_float+0x12a>
 8009d40:	6821      	ldr	r1, [r4, #0]
 8009d42:	05c8      	lsls	r0, r1, #23
 8009d44:	d51a      	bpl.n	8009d7c <_scanf_float+0x178>
 8009d46:	9b02      	ldr	r3, [sp, #8]
 8009d48:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009d4c:	6021      	str	r1, [r4, #0]
 8009d4e:	f109 0901 	add.w	r9, r9, #1
 8009d52:	b11b      	cbz	r3, 8009d5c <_scanf_float+0x158>
 8009d54:	3b01      	subs	r3, #1
 8009d56:	3201      	adds	r2, #1
 8009d58:	9302      	str	r3, [sp, #8]
 8009d5a:	60a2      	str	r2, [r4, #8]
 8009d5c:	68a3      	ldr	r3, [r4, #8]
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	60a3      	str	r3, [r4, #8]
 8009d62:	6923      	ldr	r3, [r4, #16]
 8009d64:	3301      	adds	r3, #1
 8009d66:	6123      	str	r3, [r4, #16]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	607b      	str	r3, [r7, #4]
 8009d70:	f340 8084 	ble.w	8009e7c <_scanf_float+0x278>
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	3301      	adds	r3, #1
 8009d78:	603b      	str	r3, [r7, #0]
 8009d7a:	e766      	b.n	8009c4a <_scanf_float+0x46>
 8009d7c:	eb1a 0f05 	cmn.w	sl, r5
 8009d80:	f47f af70 	bne.w	8009c64 <_scanf_float+0x60>
 8009d84:	6822      	ldr	r2, [r4, #0]
 8009d86:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009d8a:	6022      	str	r2, [r4, #0]
 8009d8c:	f806 3b01 	strb.w	r3, [r6], #1
 8009d90:	e7e4      	b.n	8009d5c <_scanf_float+0x158>
 8009d92:	6822      	ldr	r2, [r4, #0]
 8009d94:	0610      	lsls	r0, r2, #24
 8009d96:	f57f af65 	bpl.w	8009c64 <_scanf_float+0x60>
 8009d9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d9e:	e7f4      	b.n	8009d8a <_scanf_float+0x186>
 8009da0:	f1ba 0f00 	cmp.w	sl, #0
 8009da4:	d10e      	bne.n	8009dc4 <_scanf_float+0x1c0>
 8009da6:	f1b9 0f00 	cmp.w	r9, #0
 8009daa:	d10e      	bne.n	8009dca <_scanf_float+0x1c6>
 8009dac:	6822      	ldr	r2, [r4, #0]
 8009dae:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009db2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009db6:	d108      	bne.n	8009dca <_scanf_float+0x1c6>
 8009db8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009dbc:	6022      	str	r2, [r4, #0]
 8009dbe:	f04f 0a01 	mov.w	sl, #1
 8009dc2:	e7e3      	b.n	8009d8c <_scanf_float+0x188>
 8009dc4:	f1ba 0f02 	cmp.w	sl, #2
 8009dc8:	d055      	beq.n	8009e76 <_scanf_float+0x272>
 8009dca:	2d01      	cmp	r5, #1
 8009dcc:	d002      	beq.n	8009dd4 <_scanf_float+0x1d0>
 8009dce:	2d04      	cmp	r5, #4
 8009dd0:	f47f af48 	bne.w	8009c64 <_scanf_float+0x60>
 8009dd4:	3501      	adds	r5, #1
 8009dd6:	b2ed      	uxtb	r5, r5
 8009dd8:	e7d8      	b.n	8009d8c <_scanf_float+0x188>
 8009dda:	f1ba 0f01 	cmp.w	sl, #1
 8009dde:	f47f af41 	bne.w	8009c64 <_scanf_float+0x60>
 8009de2:	f04f 0a02 	mov.w	sl, #2
 8009de6:	e7d1      	b.n	8009d8c <_scanf_float+0x188>
 8009de8:	b97d      	cbnz	r5, 8009e0a <_scanf_float+0x206>
 8009dea:	f1b9 0f00 	cmp.w	r9, #0
 8009dee:	f47f af3c 	bne.w	8009c6a <_scanf_float+0x66>
 8009df2:	6822      	ldr	r2, [r4, #0]
 8009df4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009df8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009dfc:	f47f af39 	bne.w	8009c72 <_scanf_float+0x6e>
 8009e00:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e04:	6022      	str	r2, [r4, #0]
 8009e06:	2501      	movs	r5, #1
 8009e08:	e7c0      	b.n	8009d8c <_scanf_float+0x188>
 8009e0a:	2d03      	cmp	r5, #3
 8009e0c:	d0e2      	beq.n	8009dd4 <_scanf_float+0x1d0>
 8009e0e:	2d05      	cmp	r5, #5
 8009e10:	e7de      	b.n	8009dd0 <_scanf_float+0x1cc>
 8009e12:	2d02      	cmp	r5, #2
 8009e14:	f47f af26 	bne.w	8009c64 <_scanf_float+0x60>
 8009e18:	2503      	movs	r5, #3
 8009e1a:	e7b7      	b.n	8009d8c <_scanf_float+0x188>
 8009e1c:	2d06      	cmp	r5, #6
 8009e1e:	f47f af21 	bne.w	8009c64 <_scanf_float+0x60>
 8009e22:	2507      	movs	r5, #7
 8009e24:	e7b2      	b.n	8009d8c <_scanf_float+0x188>
 8009e26:	6822      	ldr	r2, [r4, #0]
 8009e28:	0591      	lsls	r1, r2, #22
 8009e2a:	f57f af1b 	bpl.w	8009c64 <_scanf_float+0x60>
 8009e2e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009e32:	6022      	str	r2, [r4, #0]
 8009e34:	f8cd 9004 	str.w	r9, [sp, #4]
 8009e38:	e7a8      	b.n	8009d8c <_scanf_float+0x188>
 8009e3a:	6822      	ldr	r2, [r4, #0]
 8009e3c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009e40:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009e44:	d006      	beq.n	8009e54 <_scanf_float+0x250>
 8009e46:	0550      	lsls	r0, r2, #21
 8009e48:	f57f af0c 	bpl.w	8009c64 <_scanf_float+0x60>
 8009e4c:	f1b9 0f00 	cmp.w	r9, #0
 8009e50:	f43f af0f 	beq.w	8009c72 <_scanf_float+0x6e>
 8009e54:	0591      	lsls	r1, r2, #22
 8009e56:	bf58      	it	pl
 8009e58:	9901      	ldrpl	r1, [sp, #4]
 8009e5a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e5e:	bf58      	it	pl
 8009e60:	eba9 0101 	subpl.w	r1, r9, r1
 8009e64:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009e68:	bf58      	it	pl
 8009e6a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009e6e:	6022      	str	r2, [r4, #0]
 8009e70:	f04f 0900 	mov.w	r9, #0
 8009e74:	e78a      	b.n	8009d8c <_scanf_float+0x188>
 8009e76:	f04f 0a03 	mov.w	sl, #3
 8009e7a:	e787      	b.n	8009d8c <_scanf_float+0x188>
 8009e7c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009e80:	4639      	mov	r1, r7
 8009e82:	4640      	mov	r0, r8
 8009e84:	4798      	blx	r3
 8009e86:	2800      	cmp	r0, #0
 8009e88:	f43f aedf 	beq.w	8009c4a <_scanf_float+0x46>
 8009e8c:	e6ea      	b.n	8009c64 <_scanf_float+0x60>
 8009e8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009e96:	463a      	mov	r2, r7
 8009e98:	4640      	mov	r0, r8
 8009e9a:	4798      	blx	r3
 8009e9c:	6923      	ldr	r3, [r4, #16]
 8009e9e:	3b01      	subs	r3, #1
 8009ea0:	6123      	str	r3, [r4, #16]
 8009ea2:	e6ec      	b.n	8009c7e <_scanf_float+0x7a>
 8009ea4:	1e6b      	subs	r3, r5, #1
 8009ea6:	2b06      	cmp	r3, #6
 8009ea8:	d825      	bhi.n	8009ef6 <_scanf_float+0x2f2>
 8009eaa:	2d02      	cmp	r5, #2
 8009eac:	d836      	bhi.n	8009f1c <_scanf_float+0x318>
 8009eae:	455e      	cmp	r6, fp
 8009eb0:	f67f aee8 	bls.w	8009c84 <_scanf_float+0x80>
 8009eb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009eb8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009ebc:	463a      	mov	r2, r7
 8009ebe:	4640      	mov	r0, r8
 8009ec0:	4798      	blx	r3
 8009ec2:	6923      	ldr	r3, [r4, #16]
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	6123      	str	r3, [r4, #16]
 8009ec8:	e7f1      	b.n	8009eae <_scanf_float+0x2aa>
 8009eca:	9802      	ldr	r0, [sp, #8]
 8009ecc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ed0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009ed4:	9002      	str	r0, [sp, #8]
 8009ed6:	463a      	mov	r2, r7
 8009ed8:	4640      	mov	r0, r8
 8009eda:	4798      	blx	r3
 8009edc:	6923      	ldr	r3, [r4, #16]
 8009ede:	3b01      	subs	r3, #1
 8009ee0:	6123      	str	r3, [r4, #16]
 8009ee2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ee6:	fa5f fa8a 	uxtb.w	sl, sl
 8009eea:	f1ba 0f02 	cmp.w	sl, #2
 8009eee:	d1ec      	bne.n	8009eca <_scanf_float+0x2c6>
 8009ef0:	3d03      	subs	r5, #3
 8009ef2:	b2ed      	uxtb	r5, r5
 8009ef4:	1b76      	subs	r6, r6, r5
 8009ef6:	6823      	ldr	r3, [r4, #0]
 8009ef8:	05da      	lsls	r2, r3, #23
 8009efa:	d52f      	bpl.n	8009f5c <_scanf_float+0x358>
 8009efc:	055b      	lsls	r3, r3, #21
 8009efe:	d510      	bpl.n	8009f22 <_scanf_float+0x31e>
 8009f00:	455e      	cmp	r6, fp
 8009f02:	f67f aebf 	bls.w	8009c84 <_scanf_float+0x80>
 8009f06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f0e:	463a      	mov	r2, r7
 8009f10:	4640      	mov	r0, r8
 8009f12:	4798      	blx	r3
 8009f14:	6923      	ldr	r3, [r4, #16]
 8009f16:	3b01      	subs	r3, #1
 8009f18:	6123      	str	r3, [r4, #16]
 8009f1a:	e7f1      	b.n	8009f00 <_scanf_float+0x2fc>
 8009f1c:	46aa      	mov	sl, r5
 8009f1e:	9602      	str	r6, [sp, #8]
 8009f20:	e7df      	b.n	8009ee2 <_scanf_float+0x2de>
 8009f22:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009f26:	6923      	ldr	r3, [r4, #16]
 8009f28:	2965      	cmp	r1, #101	; 0x65
 8009f2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f2e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009f32:	6123      	str	r3, [r4, #16]
 8009f34:	d00c      	beq.n	8009f50 <_scanf_float+0x34c>
 8009f36:	2945      	cmp	r1, #69	; 0x45
 8009f38:	d00a      	beq.n	8009f50 <_scanf_float+0x34c>
 8009f3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f3e:	463a      	mov	r2, r7
 8009f40:	4640      	mov	r0, r8
 8009f42:	4798      	blx	r3
 8009f44:	6923      	ldr	r3, [r4, #16]
 8009f46:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009f4a:	3b01      	subs	r3, #1
 8009f4c:	1eb5      	subs	r5, r6, #2
 8009f4e:	6123      	str	r3, [r4, #16]
 8009f50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f54:	463a      	mov	r2, r7
 8009f56:	4640      	mov	r0, r8
 8009f58:	4798      	blx	r3
 8009f5a:	462e      	mov	r6, r5
 8009f5c:	6825      	ldr	r5, [r4, #0]
 8009f5e:	f015 0510 	ands.w	r5, r5, #16
 8009f62:	d158      	bne.n	800a016 <_scanf_float+0x412>
 8009f64:	7035      	strb	r5, [r6, #0]
 8009f66:	6823      	ldr	r3, [r4, #0]
 8009f68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009f6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f70:	d11c      	bne.n	8009fac <_scanf_float+0x3a8>
 8009f72:	9b01      	ldr	r3, [sp, #4]
 8009f74:	454b      	cmp	r3, r9
 8009f76:	eba3 0209 	sub.w	r2, r3, r9
 8009f7a:	d124      	bne.n	8009fc6 <_scanf_float+0x3c2>
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	4659      	mov	r1, fp
 8009f80:	4640      	mov	r0, r8
 8009f82:	f000 fe9b 	bl	800acbc <_strtod_r>
 8009f86:	9b03      	ldr	r3, [sp, #12]
 8009f88:	6821      	ldr	r1, [r4, #0]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f011 0f02 	tst.w	r1, #2
 8009f90:	ec57 6b10 	vmov	r6, r7, d0
 8009f94:	f103 0204 	add.w	r2, r3, #4
 8009f98:	d020      	beq.n	8009fdc <_scanf_float+0x3d8>
 8009f9a:	9903      	ldr	r1, [sp, #12]
 8009f9c:	600a      	str	r2, [r1, #0]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	e9c3 6700 	strd	r6, r7, [r3]
 8009fa4:	68e3      	ldr	r3, [r4, #12]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	60e3      	str	r3, [r4, #12]
 8009faa:	e66c      	b.n	8009c86 <_scanf_float+0x82>
 8009fac:	9b04      	ldr	r3, [sp, #16]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d0e4      	beq.n	8009f7c <_scanf_float+0x378>
 8009fb2:	9905      	ldr	r1, [sp, #20]
 8009fb4:	230a      	movs	r3, #10
 8009fb6:	462a      	mov	r2, r5
 8009fb8:	3101      	adds	r1, #1
 8009fba:	4640      	mov	r0, r8
 8009fbc:	f000 ff08 	bl	800add0 <_strtol_r>
 8009fc0:	9b04      	ldr	r3, [sp, #16]
 8009fc2:	9e05      	ldr	r6, [sp, #20]
 8009fc4:	1ac2      	subs	r2, r0, r3
 8009fc6:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009fca:	429e      	cmp	r6, r3
 8009fcc:	bf28      	it	cs
 8009fce:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009fd2:	4912      	ldr	r1, [pc, #72]	; (800a01c <_scanf_float+0x418>)
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f000 f82b 	bl	800a030 <siprintf>
 8009fda:	e7cf      	b.n	8009f7c <_scanf_float+0x378>
 8009fdc:	f011 0f04 	tst.w	r1, #4
 8009fe0:	9903      	ldr	r1, [sp, #12]
 8009fe2:	600a      	str	r2, [r1, #0]
 8009fe4:	d1db      	bne.n	8009f9e <_scanf_float+0x39a>
 8009fe6:	f8d3 8000 	ldr.w	r8, [r3]
 8009fea:	ee10 2a10 	vmov	r2, s0
 8009fee:	ee10 0a10 	vmov	r0, s0
 8009ff2:	463b      	mov	r3, r7
 8009ff4:	4639      	mov	r1, r7
 8009ff6:	f7f6 fdb9 	bl	8000b6c <__aeabi_dcmpun>
 8009ffa:	b128      	cbz	r0, 800a008 <_scanf_float+0x404>
 8009ffc:	4808      	ldr	r0, [pc, #32]	; (800a020 <_scanf_float+0x41c>)
 8009ffe:	f000 f811 	bl	800a024 <nanf>
 800a002:	ed88 0a00 	vstr	s0, [r8]
 800a006:	e7cd      	b.n	8009fa4 <_scanf_float+0x3a0>
 800a008:	4630      	mov	r0, r6
 800a00a:	4639      	mov	r1, r7
 800a00c:	f7f6 fe0c 	bl	8000c28 <__aeabi_d2f>
 800a010:	f8c8 0000 	str.w	r0, [r8]
 800a014:	e7c6      	b.n	8009fa4 <_scanf_float+0x3a0>
 800a016:	2500      	movs	r5, #0
 800a018:	e635      	b.n	8009c86 <_scanf_float+0x82>
 800a01a:	bf00      	nop
 800a01c:	0800dc1c 	.word	0x0800dc1c
 800a020:	0800e038 	.word	0x0800e038

0800a024 <nanf>:
 800a024:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a02c <nanf+0x8>
 800a028:	4770      	bx	lr
 800a02a:	bf00      	nop
 800a02c:	7fc00000 	.word	0x7fc00000

0800a030 <siprintf>:
 800a030:	b40e      	push	{r1, r2, r3}
 800a032:	b500      	push	{lr}
 800a034:	b09c      	sub	sp, #112	; 0x70
 800a036:	ab1d      	add	r3, sp, #116	; 0x74
 800a038:	9002      	str	r0, [sp, #8]
 800a03a:	9006      	str	r0, [sp, #24]
 800a03c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a040:	4809      	ldr	r0, [pc, #36]	; (800a068 <siprintf+0x38>)
 800a042:	9107      	str	r1, [sp, #28]
 800a044:	9104      	str	r1, [sp, #16]
 800a046:	4909      	ldr	r1, [pc, #36]	; (800a06c <siprintf+0x3c>)
 800a048:	f853 2b04 	ldr.w	r2, [r3], #4
 800a04c:	9105      	str	r1, [sp, #20]
 800a04e:	6800      	ldr	r0, [r0, #0]
 800a050:	9301      	str	r3, [sp, #4]
 800a052:	a902      	add	r1, sp, #8
 800a054:	f002 fea4 	bl	800cda0 <_svfiprintf_r>
 800a058:	9b02      	ldr	r3, [sp, #8]
 800a05a:	2200      	movs	r2, #0
 800a05c:	701a      	strb	r2, [r3, #0]
 800a05e:	b01c      	add	sp, #112	; 0x70
 800a060:	f85d eb04 	ldr.w	lr, [sp], #4
 800a064:	b003      	add	sp, #12
 800a066:	4770      	bx	lr
 800a068:	2000007c 	.word	0x2000007c
 800a06c:	ffff0208 	.word	0xffff0208

0800a070 <sulp>:
 800a070:	b570      	push	{r4, r5, r6, lr}
 800a072:	4604      	mov	r4, r0
 800a074:	460d      	mov	r5, r1
 800a076:	ec45 4b10 	vmov	d0, r4, r5
 800a07a:	4616      	mov	r6, r2
 800a07c:	f002 fc2c 	bl	800c8d8 <__ulp>
 800a080:	ec51 0b10 	vmov	r0, r1, d0
 800a084:	b17e      	cbz	r6, 800a0a6 <sulp+0x36>
 800a086:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a08a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a08e:	2b00      	cmp	r3, #0
 800a090:	dd09      	ble.n	800a0a6 <sulp+0x36>
 800a092:	051b      	lsls	r3, r3, #20
 800a094:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a098:	2400      	movs	r4, #0
 800a09a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a09e:	4622      	mov	r2, r4
 800a0a0:	462b      	mov	r3, r5
 800a0a2:	f7f6 fac9 	bl	8000638 <__aeabi_dmul>
 800a0a6:	bd70      	pop	{r4, r5, r6, pc}

0800a0a8 <_strtod_l>:
 800a0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	b0a3      	sub	sp, #140	; 0x8c
 800a0ae:	461f      	mov	r7, r3
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	931e      	str	r3, [sp, #120]	; 0x78
 800a0b4:	4ba4      	ldr	r3, [pc, #656]	; (800a348 <_strtod_l+0x2a0>)
 800a0b6:	9219      	str	r2, [sp, #100]	; 0x64
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	9307      	str	r3, [sp, #28]
 800a0bc:	4604      	mov	r4, r0
 800a0be:	4618      	mov	r0, r3
 800a0c0:	4688      	mov	r8, r1
 800a0c2:	f7f6 f8a5 	bl	8000210 <strlen>
 800a0c6:	f04f 0a00 	mov.w	sl, #0
 800a0ca:	4605      	mov	r5, r0
 800a0cc:	f04f 0b00 	mov.w	fp, #0
 800a0d0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a0d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a0d6:	781a      	ldrb	r2, [r3, #0]
 800a0d8:	2a2b      	cmp	r2, #43	; 0x2b
 800a0da:	d04c      	beq.n	800a176 <_strtod_l+0xce>
 800a0dc:	d839      	bhi.n	800a152 <_strtod_l+0xaa>
 800a0de:	2a0d      	cmp	r2, #13
 800a0e0:	d832      	bhi.n	800a148 <_strtod_l+0xa0>
 800a0e2:	2a08      	cmp	r2, #8
 800a0e4:	d832      	bhi.n	800a14c <_strtod_l+0xa4>
 800a0e6:	2a00      	cmp	r2, #0
 800a0e8:	d03c      	beq.n	800a164 <_strtod_l+0xbc>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	930e      	str	r3, [sp, #56]	; 0x38
 800a0ee:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800a0f0:	7833      	ldrb	r3, [r6, #0]
 800a0f2:	2b30      	cmp	r3, #48	; 0x30
 800a0f4:	f040 80b4 	bne.w	800a260 <_strtod_l+0x1b8>
 800a0f8:	7873      	ldrb	r3, [r6, #1]
 800a0fa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a0fe:	2b58      	cmp	r3, #88	; 0x58
 800a100:	d16c      	bne.n	800a1dc <_strtod_l+0x134>
 800a102:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a104:	9301      	str	r3, [sp, #4]
 800a106:	ab1e      	add	r3, sp, #120	; 0x78
 800a108:	9702      	str	r7, [sp, #8]
 800a10a:	9300      	str	r3, [sp, #0]
 800a10c:	4a8f      	ldr	r2, [pc, #572]	; (800a34c <_strtod_l+0x2a4>)
 800a10e:	ab1f      	add	r3, sp, #124	; 0x7c
 800a110:	a91d      	add	r1, sp, #116	; 0x74
 800a112:	4620      	mov	r0, r4
 800a114:	f001 fd40 	bl	800bb98 <__gethex>
 800a118:	f010 0707 	ands.w	r7, r0, #7
 800a11c:	4605      	mov	r5, r0
 800a11e:	d005      	beq.n	800a12c <_strtod_l+0x84>
 800a120:	2f06      	cmp	r7, #6
 800a122:	d12a      	bne.n	800a17a <_strtod_l+0xd2>
 800a124:	3601      	adds	r6, #1
 800a126:	2300      	movs	r3, #0
 800a128:	961d      	str	r6, [sp, #116]	; 0x74
 800a12a:	930e      	str	r3, [sp, #56]	; 0x38
 800a12c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a12e:	2b00      	cmp	r3, #0
 800a130:	f040 8596 	bne.w	800ac60 <_strtod_l+0xbb8>
 800a134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a136:	b1db      	cbz	r3, 800a170 <_strtod_l+0xc8>
 800a138:	4652      	mov	r2, sl
 800a13a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a13e:	ec43 2b10 	vmov	d0, r2, r3
 800a142:	b023      	add	sp, #140	; 0x8c
 800a144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a148:	2a20      	cmp	r2, #32
 800a14a:	d1ce      	bne.n	800a0ea <_strtod_l+0x42>
 800a14c:	3301      	adds	r3, #1
 800a14e:	931d      	str	r3, [sp, #116]	; 0x74
 800a150:	e7c0      	b.n	800a0d4 <_strtod_l+0x2c>
 800a152:	2a2d      	cmp	r2, #45	; 0x2d
 800a154:	d1c9      	bne.n	800a0ea <_strtod_l+0x42>
 800a156:	2201      	movs	r2, #1
 800a158:	920e      	str	r2, [sp, #56]	; 0x38
 800a15a:	1c5a      	adds	r2, r3, #1
 800a15c:	921d      	str	r2, [sp, #116]	; 0x74
 800a15e:	785b      	ldrb	r3, [r3, #1]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1c4      	bne.n	800a0ee <_strtod_l+0x46>
 800a164:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a166:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	f040 8576 	bne.w	800ac5c <_strtod_l+0xbb4>
 800a170:	4652      	mov	r2, sl
 800a172:	465b      	mov	r3, fp
 800a174:	e7e3      	b.n	800a13e <_strtod_l+0x96>
 800a176:	2200      	movs	r2, #0
 800a178:	e7ee      	b.n	800a158 <_strtod_l+0xb0>
 800a17a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a17c:	b13a      	cbz	r2, 800a18e <_strtod_l+0xe6>
 800a17e:	2135      	movs	r1, #53	; 0x35
 800a180:	a820      	add	r0, sp, #128	; 0x80
 800a182:	f002 fcb4 	bl	800caee <__copybits>
 800a186:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a188:	4620      	mov	r0, r4
 800a18a:	f002 f879 	bl	800c280 <_Bfree>
 800a18e:	3f01      	subs	r7, #1
 800a190:	2f05      	cmp	r7, #5
 800a192:	d807      	bhi.n	800a1a4 <_strtod_l+0xfc>
 800a194:	e8df f007 	tbb	[pc, r7]
 800a198:	1d180b0e 	.word	0x1d180b0e
 800a19c:	030e      	.short	0x030e
 800a19e:	f04f 0b00 	mov.w	fp, #0
 800a1a2:	46da      	mov	sl, fp
 800a1a4:	0728      	lsls	r0, r5, #28
 800a1a6:	d5c1      	bpl.n	800a12c <_strtod_l+0x84>
 800a1a8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a1ac:	e7be      	b.n	800a12c <_strtod_l+0x84>
 800a1ae:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800a1b2:	e7f7      	b.n	800a1a4 <_strtod_l+0xfc>
 800a1b4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800a1b8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a1ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a1be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a1c2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a1c6:	e7ed      	b.n	800a1a4 <_strtod_l+0xfc>
 800a1c8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800a350 <_strtod_l+0x2a8>
 800a1cc:	f04f 0a00 	mov.w	sl, #0
 800a1d0:	e7e8      	b.n	800a1a4 <_strtod_l+0xfc>
 800a1d2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a1d6:	f04f 3aff 	mov.w	sl, #4294967295
 800a1da:	e7e3      	b.n	800a1a4 <_strtod_l+0xfc>
 800a1dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1de:	1c5a      	adds	r2, r3, #1
 800a1e0:	921d      	str	r2, [sp, #116]	; 0x74
 800a1e2:	785b      	ldrb	r3, [r3, #1]
 800a1e4:	2b30      	cmp	r3, #48	; 0x30
 800a1e6:	d0f9      	beq.n	800a1dc <_strtod_l+0x134>
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d09f      	beq.n	800a12c <_strtod_l+0x84>
 800a1ec:	2301      	movs	r3, #1
 800a1ee:	f04f 0900 	mov.w	r9, #0
 800a1f2:	9304      	str	r3, [sp, #16]
 800a1f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1f6:	930a      	str	r3, [sp, #40]	; 0x28
 800a1f8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a1fc:	464f      	mov	r7, r9
 800a1fe:	220a      	movs	r2, #10
 800a200:	981d      	ldr	r0, [sp, #116]	; 0x74
 800a202:	7806      	ldrb	r6, [r0, #0]
 800a204:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a208:	b2d9      	uxtb	r1, r3
 800a20a:	2909      	cmp	r1, #9
 800a20c:	d92a      	bls.n	800a264 <_strtod_l+0x1bc>
 800a20e:	9907      	ldr	r1, [sp, #28]
 800a210:	462a      	mov	r2, r5
 800a212:	f002 fedd 	bl	800cfd0 <strncmp>
 800a216:	b398      	cbz	r0, 800a280 <_strtod_l+0x1d8>
 800a218:	2000      	movs	r0, #0
 800a21a:	4633      	mov	r3, r6
 800a21c:	463d      	mov	r5, r7
 800a21e:	9007      	str	r0, [sp, #28]
 800a220:	4602      	mov	r2, r0
 800a222:	2b65      	cmp	r3, #101	; 0x65
 800a224:	d001      	beq.n	800a22a <_strtod_l+0x182>
 800a226:	2b45      	cmp	r3, #69	; 0x45
 800a228:	d118      	bne.n	800a25c <_strtod_l+0x1b4>
 800a22a:	b91d      	cbnz	r5, 800a234 <_strtod_l+0x18c>
 800a22c:	9b04      	ldr	r3, [sp, #16]
 800a22e:	4303      	orrs	r3, r0
 800a230:	d098      	beq.n	800a164 <_strtod_l+0xbc>
 800a232:	2500      	movs	r5, #0
 800a234:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800a238:	f108 0301 	add.w	r3, r8, #1
 800a23c:	931d      	str	r3, [sp, #116]	; 0x74
 800a23e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a242:	2b2b      	cmp	r3, #43	; 0x2b
 800a244:	d075      	beq.n	800a332 <_strtod_l+0x28a>
 800a246:	2b2d      	cmp	r3, #45	; 0x2d
 800a248:	d07b      	beq.n	800a342 <_strtod_l+0x29a>
 800a24a:	f04f 0c00 	mov.w	ip, #0
 800a24e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a252:	2909      	cmp	r1, #9
 800a254:	f240 8082 	bls.w	800a35c <_strtod_l+0x2b4>
 800a258:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800a25c:	2600      	movs	r6, #0
 800a25e:	e09d      	b.n	800a39c <_strtod_l+0x2f4>
 800a260:	2300      	movs	r3, #0
 800a262:	e7c4      	b.n	800a1ee <_strtod_l+0x146>
 800a264:	2f08      	cmp	r7, #8
 800a266:	bfd8      	it	le
 800a268:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a26a:	f100 0001 	add.w	r0, r0, #1
 800a26e:	bfda      	itte	le
 800a270:	fb02 3301 	mlale	r3, r2, r1, r3
 800a274:	9309      	strle	r3, [sp, #36]	; 0x24
 800a276:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a27a:	3701      	adds	r7, #1
 800a27c:	901d      	str	r0, [sp, #116]	; 0x74
 800a27e:	e7bf      	b.n	800a200 <_strtod_l+0x158>
 800a280:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a282:	195a      	adds	r2, r3, r5
 800a284:	921d      	str	r2, [sp, #116]	; 0x74
 800a286:	5d5b      	ldrb	r3, [r3, r5]
 800a288:	2f00      	cmp	r7, #0
 800a28a:	d037      	beq.n	800a2fc <_strtod_l+0x254>
 800a28c:	9007      	str	r0, [sp, #28]
 800a28e:	463d      	mov	r5, r7
 800a290:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a294:	2a09      	cmp	r2, #9
 800a296:	d912      	bls.n	800a2be <_strtod_l+0x216>
 800a298:	2201      	movs	r2, #1
 800a29a:	e7c2      	b.n	800a222 <_strtod_l+0x17a>
 800a29c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a29e:	1c5a      	adds	r2, r3, #1
 800a2a0:	921d      	str	r2, [sp, #116]	; 0x74
 800a2a2:	785b      	ldrb	r3, [r3, #1]
 800a2a4:	3001      	adds	r0, #1
 800a2a6:	2b30      	cmp	r3, #48	; 0x30
 800a2a8:	d0f8      	beq.n	800a29c <_strtod_l+0x1f4>
 800a2aa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a2ae:	2a08      	cmp	r2, #8
 800a2b0:	f200 84db 	bhi.w	800ac6a <_strtod_l+0xbc2>
 800a2b4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a2b6:	9007      	str	r0, [sp, #28]
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	920a      	str	r2, [sp, #40]	; 0x28
 800a2bc:	4605      	mov	r5, r0
 800a2be:	3b30      	subs	r3, #48	; 0x30
 800a2c0:	f100 0201 	add.w	r2, r0, #1
 800a2c4:	d014      	beq.n	800a2f0 <_strtod_l+0x248>
 800a2c6:	9907      	ldr	r1, [sp, #28]
 800a2c8:	4411      	add	r1, r2
 800a2ca:	9107      	str	r1, [sp, #28]
 800a2cc:	462a      	mov	r2, r5
 800a2ce:	eb00 0e05 	add.w	lr, r0, r5
 800a2d2:	210a      	movs	r1, #10
 800a2d4:	4572      	cmp	r2, lr
 800a2d6:	d113      	bne.n	800a300 <_strtod_l+0x258>
 800a2d8:	182a      	adds	r2, r5, r0
 800a2da:	2a08      	cmp	r2, #8
 800a2dc:	f105 0501 	add.w	r5, r5, #1
 800a2e0:	4405      	add	r5, r0
 800a2e2:	dc1c      	bgt.n	800a31e <_strtod_l+0x276>
 800a2e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2e6:	220a      	movs	r2, #10
 800a2e8:	fb02 3301 	mla	r3, r2, r1, r3
 800a2ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a2f2:	1c59      	adds	r1, r3, #1
 800a2f4:	911d      	str	r1, [sp, #116]	; 0x74
 800a2f6:	785b      	ldrb	r3, [r3, #1]
 800a2f8:	4610      	mov	r0, r2
 800a2fa:	e7c9      	b.n	800a290 <_strtod_l+0x1e8>
 800a2fc:	4638      	mov	r0, r7
 800a2fe:	e7d2      	b.n	800a2a6 <_strtod_l+0x1fe>
 800a300:	2a08      	cmp	r2, #8
 800a302:	dc04      	bgt.n	800a30e <_strtod_l+0x266>
 800a304:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a306:	434e      	muls	r6, r1
 800a308:	9609      	str	r6, [sp, #36]	; 0x24
 800a30a:	3201      	adds	r2, #1
 800a30c:	e7e2      	b.n	800a2d4 <_strtod_l+0x22c>
 800a30e:	f102 0c01 	add.w	ip, r2, #1
 800a312:	f1bc 0f10 	cmp.w	ip, #16
 800a316:	bfd8      	it	le
 800a318:	fb01 f909 	mulle.w	r9, r1, r9
 800a31c:	e7f5      	b.n	800a30a <_strtod_l+0x262>
 800a31e:	2d10      	cmp	r5, #16
 800a320:	bfdc      	itt	le
 800a322:	220a      	movle	r2, #10
 800a324:	fb02 3909 	mlale	r9, r2, r9, r3
 800a328:	e7e1      	b.n	800a2ee <_strtod_l+0x246>
 800a32a:	2300      	movs	r3, #0
 800a32c:	9307      	str	r3, [sp, #28]
 800a32e:	2201      	movs	r2, #1
 800a330:	e77c      	b.n	800a22c <_strtod_l+0x184>
 800a332:	f04f 0c00 	mov.w	ip, #0
 800a336:	f108 0302 	add.w	r3, r8, #2
 800a33a:	931d      	str	r3, [sp, #116]	; 0x74
 800a33c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800a340:	e785      	b.n	800a24e <_strtod_l+0x1a6>
 800a342:	f04f 0c01 	mov.w	ip, #1
 800a346:	e7f6      	b.n	800a336 <_strtod_l+0x28e>
 800a348:	0800de78 	.word	0x0800de78
 800a34c:	0800dc24 	.word	0x0800dc24
 800a350:	7ff00000 	.word	0x7ff00000
 800a354:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a356:	1c59      	adds	r1, r3, #1
 800a358:	911d      	str	r1, [sp, #116]	; 0x74
 800a35a:	785b      	ldrb	r3, [r3, #1]
 800a35c:	2b30      	cmp	r3, #48	; 0x30
 800a35e:	d0f9      	beq.n	800a354 <_strtod_l+0x2ac>
 800a360:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a364:	2908      	cmp	r1, #8
 800a366:	f63f af79 	bhi.w	800a25c <_strtod_l+0x1b4>
 800a36a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a36e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a370:	9308      	str	r3, [sp, #32]
 800a372:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a374:	1c59      	adds	r1, r3, #1
 800a376:	911d      	str	r1, [sp, #116]	; 0x74
 800a378:	785b      	ldrb	r3, [r3, #1]
 800a37a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a37e:	2e09      	cmp	r6, #9
 800a380:	d937      	bls.n	800a3f2 <_strtod_l+0x34a>
 800a382:	9e08      	ldr	r6, [sp, #32]
 800a384:	1b89      	subs	r1, r1, r6
 800a386:	2908      	cmp	r1, #8
 800a388:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a38c:	dc02      	bgt.n	800a394 <_strtod_l+0x2ec>
 800a38e:	4576      	cmp	r6, lr
 800a390:	bfa8      	it	ge
 800a392:	4676      	movge	r6, lr
 800a394:	f1bc 0f00 	cmp.w	ip, #0
 800a398:	d000      	beq.n	800a39c <_strtod_l+0x2f4>
 800a39a:	4276      	negs	r6, r6
 800a39c:	2d00      	cmp	r5, #0
 800a39e:	d14f      	bne.n	800a440 <_strtod_l+0x398>
 800a3a0:	9904      	ldr	r1, [sp, #16]
 800a3a2:	4301      	orrs	r1, r0
 800a3a4:	f47f aec2 	bne.w	800a12c <_strtod_l+0x84>
 800a3a8:	2a00      	cmp	r2, #0
 800a3aa:	f47f aedb 	bne.w	800a164 <_strtod_l+0xbc>
 800a3ae:	2b69      	cmp	r3, #105	; 0x69
 800a3b0:	d027      	beq.n	800a402 <_strtod_l+0x35a>
 800a3b2:	dc24      	bgt.n	800a3fe <_strtod_l+0x356>
 800a3b4:	2b49      	cmp	r3, #73	; 0x49
 800a3b6:	d024      	beq.n	800a402 <_strtod_l+0x35a>
 800a3b8:	2b4e      	cmp	r3, #78	; 0x4e
 800a3ba:	f47f aed3 	bne.w	800a164 <_strtod_l+0xbc>
 800a3be:	499e      	ldr	r1, [pc, #632]	; (800a638 <_strtod_l+0x590>)
 800a3c0:	a81d      	add	r0, sp, #116	; 0x74
 800a3c2:	f001 fe41 	bl	800c048 <__match>
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	f43f aecc 	beq.w	800a164 <_strtod_l+0xbc>
 800a3cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	2b28      	cmp	r3, #40	; 0x28
 800a3d2:	d12d      	bne.n	800a430 <_strtod_l+0x388>
 800a3d4:	4999      	ldr	r1, [pc, #612]	; (800a63c <_strtod_l+0x594>)
 800a3d6:	aa20      	add	r2, sp, #128	; 0x80
 800a3d8:	a81d      	add	r0, sp, #116	; 0x74
 800a3da:	f001 fe49 	bl	800c070 <__hexnan>
 800a3de:	2805      	cmp	r0, #5
 800a3e0:	d126      	bne.n	800a430 <_strtod_l+0x388>
 800a3e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3e4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800a3e8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a3ec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a3f0:	e69c      	b.n	800a12c <_strtod_l+0x84>
 800a3f2:	210a      	movs	r1, #10
 800a3f4:	fb01 3e0e 	mla	lr, r1, lr, r3
 800a3f8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a3fc:	e7b9      	b.n	800a372 <_strtod_l+0x2ca>
 800a3fe:	2b6e      	cmp	r3, #110	; 0x6e
 800a400:	e7db      	b.n	800a3ba <_strtod_l+0x312>
 800a402:	498f      	ldr	r1, [pc, #572]	; (800a640 <_strtod_l+0x598>)
 800a404:	a81d      	add	r0, sp, #116	; 0x74
 800a406:	f001 fe1f 	bl	800c048 <__match>
 800a40a:	2800      	cmp	r0, #0
 800a40c:	f43f aeaa 	beq.w	800a164 <_strtod_l+0xbc>
 800a410:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a412:	498c      	ldr	r1, [pc, #560]	; (800a644 <_strtod_l+0x59c>)
 800a414:	3b01      	subs	r3, #1
 800a416:	a81d      	add	r0, sp, #116	; 0x74
 800a418:	931d      	str	r3, [sp, #116]	; 0x74
 800a41a:	f001 fe15 	bl	800c048 <__match>
 800a41e:	b910      	cbnz	r0, 800a426 <_strtod_l+0x37e>
 800a420:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a422:	3301      	adds	r3, #1
 800a424:	931d      	str	r3, [sp, #116]	; 0x74
 800a426:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800a654 <_strtod_l+0x5ac>
 800a42a:	f04f 0a00 	mov.w	sl, #0
 800a42e:	e67d      	b.n	800a12c <_strtod_l+0x84>
 800a430:	4885      	ldr	r0, [pc, #532]	; (800a648 <_strtod_l+0x5a0>)
 800a432:	f002 fdb5 	bl	800cfa0 <nan>
 800a436:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a43a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a43e:	e675      	b.n	800a12c <_strtod_l+0x84>
 800a440:	9b07      	ldr	r3, [sp, #28]
 800a442:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a444:	1af3      	subs	r3, r6, r3
 800a446:	2f00      	cmp	r7, #0
 800a448:	bf08      	it	eq
 800a44a:	462f      	moveq	r7, r5
 800a44c:	2d10      	cmp	r5, #16
 800a44e:	9308      	str	r3, [sp, #32]
 800a450:	46a8      	mov	r8, r5
 800a452:	bfa8      	it	ge
 800a454:	f04f 0810 	movge.w	r8, #16
 800a458:	f7f6 f874 	bl	8000544 <__aeabi_ui2d>
 800a45c:	2d09      	cmp	r5, #9
 800a45e:	4682      	mov	sl, r0
 800a460:	468b      	mov	fp, r1
 800a462:	dd13      	ble.n	800a48c <_strtod_l+0x3e4>
 800a464:	4b79      	ldr	r3, [pc, #484]	; (800a64c <_strtod_l+0x5a4>)
 800a466:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a46a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a46e:	f7f6 f8e3 	bl	8000638 <__aeabi_dmul>
 800a472:	4682      	mov	sl, r0
 800a474:	4648      	mov	r0, r9
 800a476:	468b      	mov	fp, r1
 800a478:	f7f6 f864 	bl	8000544 <__aeabi_ui2d>
 800a47c:	4602      	mov	r2, r0
 800a47e:	460b      	mov	r3, r1
 800a480:	4650      	mov	r0, sl
 800a482:	4659      	mov	r1, fp
 800a484:	f7f5 ff22 	bl	80002cc <__adddf3>
 800a488:	4682      	mov	sl, r0
 800a48a:	468b      	mov	fp, r1
 800a48c:	2d0f      	cmp	r5, #15
 800a48e:	dc38      	bgt.n	800a502 <_strtod_l+0x45a>
 800a490:	9b08      	ldr	r3, [sp, #32]
 800a492:	2b00      	cmp	r3, #0
 800a494:	f43f ae4a 	beq.w	800a12c <_strtod_l+0x84>
 800a498:	dd24      	ble.n	800a4e4 <_strtod_l+0x43c>
 800a49a:	2b16      	cmp	r3, #22
 800a49c:	dc0b      	bgt.n	800a4b6 <_strtod_l+0x40e>
 800a49e:	4d6b      	ldr	r5, [pc, #428]	; (800a64c <_strtod_l+0x5a4>)
 800a4a0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800a4a4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800a4a8:	4652      	mov	r2, sl
 800a4aa:	465b      	mov	r3, fp
 800a4ac:	f7f6 f8c4 	bl	8000638 <__aeabi_dmul>
 800a4b0:	4682      	mov	sl, r0
 800a4b2:	468b      	mov	fp, r1
 800a4b4:	e63a      	b.n	800a12c <_strtod_l+0x84>
 800a4b6:	9a08      	ldr	r2, [sp, #32]
 800a4b8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a4bc:	4293      	cmp	r3, r2
 800a4be:	db20      	blt.n	800a502 <_strtod_l+0x45a>
 800a4c0:	4c62      	ldr	r4, [pc, #392]	; (800a64c <_strtod_l+0x5a4>)
 800a4c2:	f1c5 050f 	rsb	r5, r5, #15
 800a4c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a4ca:	4652      	mov	r2, sl
 800a4cc:	465b      	mov	r3, fp
 800a4ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4d2:	f7f6 f8b1 	bl	8000638 <__aeabi_dmul>
 800a4d6:	9b08      	ldr	r3, [sp, #32]
 800a4d8:	1b5d      	subs	r5, r3, r5
 800a4da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a4de:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a4e2:	e7e3      	b.n	800a4ac <_strtod_l+0x404>
 800a4e4:	9b08      	ldr	r3, [sp, #32]
 800a4e6:	3316      	adds	r3, #22
 800a4e8:	db0b      	blt.n	800a502 <_strtod_l+0x45a>
 800a4ea:	9b07      	ldr	r3, [sp, #28]
 800a4ec:	4a57      	ldr	r2, [pc, #348]	; (800a64c <_strtod_l+0x5a4>)
 800a4ee:	1b9e      	subs	r6, r3, r6
 800a4f0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a4f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a4f8:	4650      	mov	r0, sl
 800a4fa:	4659      	mov	r1, fp
 800a4fc:	f7f6 f9c6 	bl	800088c <__aeabi_ddiv>
 800a500:	e7d6      	b.n	800a4b0 <_strtod_l+0x408>
 800a502:	9b08      	ldr	r3, [sp, #32]
 800a504:	eba5 0808 	sub.w	r8, r5, r8
 800a508:	4498      	add	r8, r3
 800a50a:	f1b8 0f00 	cmp.w	r8, #0
 800a50e:	dd71      	ble.n	800a5f4 <_strtod_l+0x54c>
 800a510:	f018 030f 	ands.w	r3, r8, #15
 800a514:	d00a      	beq.n	800a52c <_strtod_l+0x484>
 800a516:	494d      	ldr	r1, [pc, #308]	; (800a64c <_strtod_l+0x5a4>)
 800a518:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a51c:	4652      	mov	r2, sl
 800a51e:	465b      	mov	r3, fp
 800a520:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a524:	f7f6 f888 	bl	8000638 <__aeabi_dmul>
 800a528:	4682      	mov	sl, r0
 800a52a:	468b      	mov	fp, r1
 800a52c:	f038 080f 	bics.w	r8, r8, #15
 800a530:	d04d      	beq.n	800a5ce <_strtod_l+0x526>
 800a532:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a536:	dd22      	ble.n	800a57e <_strtod_l+0x4d6>
 800a538:	2500      	movs	r5, #0
 800a53a:	462e      	mov	r6, r5
 800a53c:	9509      	str	r5, [sp, #36]	; 0x24
 800a53e:	9507      	str	r5, [sp, #28]
 800a540:	2322      	movs	r3, #34	; 0x22
 800a542:	f8df b110 	ldr.w	fp, [pc, #272]	; 800a654 <_strtod_l+0x5ac>
 800a546:	6023      	str	r3, [r4, #0]
 800a548:	f04f 0a00 	mov.w	sl, #0
 800a54c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f43f adec 	beq.w	800a12c <_strtod_l+0x84>
 800a554:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a556:	4620      	mov	r0, r4
 800a558:	f001 fe92 	bl	800c280 <_Bfree>
 800a55c:	9907      	ldr	r1, [sp, #28]
 800a55e:	4620      	mov	r0, r4
 800a560:	f001 fe8e 	bl	800c280 <_Bfree>
 800a564:	4631      	mov	r1, r6
 800a566:	4620      	mov	r0, r4
 800a568:	f001 fe8a 	bl	800c280 <_Bfree>
 800a56c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a56e:	4620      	mov	r0, r4
 800a570:	f001 fe86 	bl	800c280 <_Bfree>
 800a574:	4629      	mov	r1, r5
 800a576:	4620      	mov	r0, r4
 800a578:	f001 fe82 	bl	800c280 <_Bfree>
 800a57c:	e5d6      	b.n	800a12c <_strtod_l+0x84>
 800a57e:	2300      	movs	r3, #0
 800a580:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a584:	4650      	mov	r0, sl
 800a586:	4659      	mov	r1, fp
 800a588:	4699      	mov	r9, r3
 800a58a:	f1b8 0f01 	cmp.w	r8, #1
 800a58e:	dc21      	bgt.n	800a5d4 <_strtod_l+0x52c>
 800a590:	b10b      	cbz	r3, 800a596 <_strtod_l+0x4ee>
 800a592:	4682      	mov	sl, r0
 800a594:	468b      	mov	fp, r1
 800a596:	4b2e      	ldr	r3, [pc, #184]	; (800a650 <_strtod_l+0x5a8>)
 800a598:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a59c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a5a0:	4652      	mov	r2, sl
 800a5a2:	465b      	mov	r3, fp
 800a5a4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a5a8:	f7f6 f846 	bl	8000638 <__aeabi_dmul>
 800a5ac:	4b29      	ldr	r3, [pc, #164]	; (800a654 <_strtod_l+0x5ac>)
 800a5ae:	460a      	mov	r2, r1
 800a5b0:	400b      	ands	r3, r1
 800a5b2:	4929      	ldr	r1, [pc, #164]	; (800a658 <_strtod_l+0x5b0>)
 800a5b4:	428b      	cmp	r3, r1
 800a5b6:	4682      	mov	sl, r0
 800a5b8:	d8be      	bhi.n	800a538 <_strtod_l+0x490>
 800a5ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a5be:	428b      	cmp	r3, r1
 800a5c0:	bf86      	itte	hi
 800a5c2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800a65c <_strtod_l+0x5b4>
 800a5c6:	f04f 3aff 	movhi.w	sl, #4294967295
 800a5ca:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	9304      	str	r3, [sp, #16]
 800a5d2:	e081      	b.n	800a6d8 <_strtod_l+0x630>
 800a5d4:	f018 0f01 	tst.w	r8, #1
 800a5d8:	d007      	beq.n	800a5ea <_strtod_l+0x542>
 800a5da:	4b1d      	ldr	r3, [pc, #116]	; (800a650 <_strtod_l+0x5a8>)
 800a5dc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800a5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e4:	f7f6 f828 	bl	8000638 <__aeabi_dmul>
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	f109 0901 	add.w	r9, r9, #1
 800a5ee:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a5f2:	e7ca      	b.n	800a58a <_strtod_l+0x4e2>
 800a5f4:	d0eb      	beq.n	800a5ce <_strtod_l+0x526>
 800a5f6:	f1c8 0800 	rsb	r8, r8, #0
 800a5fa:	f018 020f 	ands.w	r2, r8, #15
 800a5fe:	d00a      	beq.n	800a616 <_strtod_l+0x56e>
 800a600:	4b12      	ldr	r3, [pc, #72]	; (800a64c <_strtod_l+0x5a4>)
 800a602:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a606:	4650      	mov	r0, sl
 800a608:	4659      	mov	r1, fp
 800a60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a60e:	f7f6 f93d 	bl	800088c <__aeabi_ddiv>
 800a612:	4682      	mov	sl, r0
 800a614:	468b      	mov	fp, r1
 800a616:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a61a:	d0d8      	beq.n	800a5ce <_strtod_l+0x526>
 800a61c:	f1b8 0f1f 	cmp.w	r8, #31
 800a620:	dd1e      	ble.n	800a660 <_strtod_l+0x5b8>
 800a622:	2500      	movs	r5, #0
 800a624:	462e      	mov	r6, r5
 800a626:	9509      	str	r5, [sp, #36]	; 0x24
 800a628:	9507      	str	r5, [sp, #28]
 800a62a:	2322      	movs	r3, #34	; 0x22
 800a62c:	f04f 0a00 	mov.w	sl, #0
 800a630:	f04f 0b00 	mov.w	fp, #0
 800a634:	6023      	str	r3, [r4, #0]
 800a636:	e789      	b.n	800a54c <_strtod_l+0x4a4>
 800a638:	0800dbf5 	.word	0x0800dbf5
 800a63c:	0800dc38 	.word	0x0800dc38
 800a640:	0800dbed 	.word	0x0800dbed
 800a644:	0800dd7c 	.word	0x0800dd7c
 800a648:	0800e038 	.word	0x0800e038
 800a64c:	0800df18 	.word	0x0800df18
 800a650:	0800def0 	.word	0x0800def0
 800a654:	7ff00000 	.word	0x7ff00000
 800a658:	7ca00000 	.word	0x7ca00000
 800a65c:	7fefffff 	.word	0x7fefffff
 800a660:	f018 0310 	ands.w	r3, r8, #16
 800a664:	bf18      	it	ne
 800a666:	236a      	movne	r3, #106	; 0x6a
 800a668:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800aa20 <_strtod_l+0x978>
 800a66c:	9304      	str	r3, [sp, #16]
 800a66e:	4650      	mov	r0, sl
 800a670:	4659      	mov	r1, fp
 800a672:	2300      	movs	r3, #0
 800a674:	f018 0f01 	tst.w	r8, #1
 800a678:	d004      	beq.n	800a684 <_strtod_l+0x5dc>
 800a67a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a67e:	f7f5 ffdb 	bl	8000638 <__aeabi_dmul>
 800a682:	2301      	movs	r3, #1
 800a684:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a688:	f109 0908 	add.w	r9, r9, #8
 800a68c:	d1f2      	bne.n	800a674 <_strtod_l+0x5cc>
 800a68e:	b10b      	cbz	r3, 800a694 <_strtod_l+0x5ec>
 800a690:	4682      	mov	sl, r0
 800a692:	468b      	mov	fp, r1
 800a694:	9b04      	ldr	r3, [sp, #16]
 800a696:	b1bb      	cbz	r3, 800a6c8 <_strtod_l+0x620>
 800a698:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a69c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	4659      	mov	r1, fp
 800a6a4:	dd10      	ble.n	800a6c8 <_strtod_l+0x620>
 800a6a6:	2b1f      	cmp	r3, #31
 800a6a8:	f340 8128 	ble.w	800a8fc <_strtod_l+0x854>
 800a6ac:	2b34      	cmp	r3, #52	; 0x34
 800a6ae:	bfde      	ittt	le
 800a6b0:	3b20      	suble	r3, #32
 800a6b2:	f04f 32ff 	movle.w	r2, #4294967295
 800a6b6:	fa02 f303 	lslle.w	r3, r2, r3
 800a6ba:	f04f 0a00 	mov.w	sl, #0
 800a6be:	bfcc      	ite	gt
 800a6c0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a6c4:	ea03 0b01 	andle.w	fp, r3, r1
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	4650      	mov	r0, sl
 800a6ce:	4659      	mov	r1, fp
 800a6d0:	f7f6 fa1a 	bl	8000b08 <__aeabi_dcmpeq>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	d1a4      	bne.n	800a622 <_strtod_l+0x57a>
 800a6d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6da:	9300      	str	r3, [sp, #0]
 800a6dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a6de:	462b      	mov	r3, r5
 800a6e0:	463a      	mov	r2, r7
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f001 fe38 	bl	800c358 <__s2b>
 800a6e8:	9009      	str	r0, [sp, #36]	; 0x24
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	f43f af24 	beq.w	800a538 <_strtod_l+0x490>
 800a6f0:	9b07      	ldr	r3, [sp, #28]
 800a6f2:	1b9e      	subs	r6, r3, r6
 800a6f4:	9b08      	ldr	r3, [sp, #32]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	bfb4      	ite	lt
 800a6fa:	4633      	movlt	r3, r6
 800a6fc:	2300      	movge	r3, #0
 800a6fe:	9310      	str	r3, [sp, #64]	; 0x40
 800a700:	9b08      	ldr	r3, [sp, #32]
 800a702:	2500      	movs	r5, #0
 800a704:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a708:	9318      	str	r3, [sp, #96]	; 0x60
 800a70a:	462e      	mov	r6, r5
 800a70c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a70e:	4620      	mov	r0, r4
 800a710:	6859      	ldr	r1, [r3, #4]
 800a712:	f001 fd75 	bl	800c200 <_Balloc>
 800a716:	9007      	str	r0, [sp, #28]
 800a718:	2800      	cmp	r0, #0
 800a71a:	f43f af11 	beq.w	800a540 <_strtod_l+0x498>
 800a71e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a720:	691a      	ldr	r2, [r3, #16]
 800a722:	3202      	adds	r2, #2
 800a724:	f103 010c 	add.w	r1, r3, #12
 800a728:	0092      	lsls	r2, r2, #2
 800a72a:	300c      	adds	r0, #12
 800a72c:	f001 fd5a 	bl	800c1e4 <memcpy>
 800a730:	ec4b ab10 	vmov	d0, sl, fp
 800a734:	aa20      	add	r2, sp, #128	; 0x80
 800a736:	a91f      	add	r1, sp, #124	; 0x7c
 800a738:	4620      	mov	r0, r4
 800a73a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a73e:	f002 f947 	bl	800c9d0 <__d2b>
 800a742:	901e      	str	r0, [sp, #120]	; 0x78
 800a744:	2800      	cmp	r0, #0
 800a746:	f43f aefb 	beq.w	800a540 <_strtod_l+0x498>
 800a74a:	2101      	movs	r1, #1
 800a74c:	4620      	mov	r0, r4
 800a74e:	f001 fe9d 	bl	800c48c <__i2b>
 800a752:	4606      	mov	r6, r0
 800a754:	2800      	cmp	r0, #0
 800a756:	f43f aef3 	beq.w	800a540 <_strtod_l+0x498>
 800a75a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a75c:	9904      	ldr	r1, [sp, #16]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	bfab      	itete	ge
 800a762:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800a764:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800a766:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800a768:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800a76c:	bfac      	ite	ge
 800a76e:	eb03 0902 	addge.w	r9, r3, r2
 800a772:	1ad7      	sublt	r7, r2, r3
 800a774:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a776:	eba3 0801 	sub.w	r8, r3, r1
 800a77a:	4490      	add	r8, r2
 800a77c:	4ba3      	ldr	r3, [pc, #652]	; (800aa0c <_strtod_l+0x964>)
 800a77e:	f108 38ff 	add.w	r8, r8, #4294967295
 800a782:	4598      	cmp	r8, r3
 800a784:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a788:	f280 80cc 	bge.w	800a924 <_strtod_l+0x87c>
 800a78c:	eba3 0308 	sub.w	r3, r3, r8
 800a790:	2b1f      	cmp	r3, #31
 800a792:	eba2 0203 	sub.w	r2, r2, r3
 800a796:	f04f 0101 	mov.w	r1, #1
 800a79a:	f300 80b6 	bgt.w	800a90a <_strtod_l+0x862>
 800a79e:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a2:	9311      	str	r3, [sp, #68]	; 0x44
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	930c      	str	r3, [sp, #48]	; 0x30
 800a7a8:	eb09 0802 	add.w	r8, r9, r2
 800a7ac:	9b04      	ldr	r3, [sp, #16]
 800a7ae:	45c1      	cmp	r9, r8
 800a7b0:	4417      	add	r7, r2
 800a7b2:	441f      	add	r7, r3
 800a7b4:	464b      	mov	r3, r9
 800a7b6:	bfa8      	it	ge
 800a7b8:	4643      	movge	r3, r8
 800a7ba:	42bb      	cmp	r3, r7
 800a7bc:	bfa8      	it	ge
 800a7be:	463b      	movge	r3, r7
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	bfc2      	ittt	gt
 800a7c4:	eba8 0803 	subgt.w	r8, r8, r3
 800a7c8:	1aff      	subgt	r7, r7, r3
 800a7ca:	eba9 0903 	subgt.w	r9, r9, r3
 800a7ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	dd17      	ble.n	800a804 <_strtod_l+0x75c>
 800a7d4:	4631      	mov	r1, r6
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f001 ff13 	bl	800c604 <__pow5mult>
 800a7de:	4606      	mov	r6, r0
 800a7e0:	2800      	cmp	r0, #0
 800a7e2:	f43f aead 	beq.w	800a540 <_strtod_l+0x498>
 800a7e6:	4601      	mov	r1, r0
 800a7e8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	f001 fe64 	bl	800c4b8 <__multiply>
 800a7f0:	900f      	str	r0, [sp, #60]	; 0x3c
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	f43f aea4 	beq.w	800a540 <_strtod_l+0x498>
 800a7f8:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	f001 fd40 	bl	800c280 <_Bfree>
 800a800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a802:	931e      	str	r3, [sp, #120]	; 0x78
 800a804:	f1b8 0f00 	cmp.w	r8, #0
 800a808:	f300 8091 	bgt.w	800a92e <_strtod_l+0x886>
 800a80c:	9b08      	ldr	r3, [sp, #32]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	dd08      	ble.n	800a824 <_strtod_l+0x77c>
 800a812:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a814:	9907      	ldr	r1, [sp, #28]
 800a816:	4620      	mov	r0, r4
 800a818:	f001 fef4 	bl	800c604 <__pow5mult>
 800a81c:	9007      	str	r0, [sp, #28]
 800a81e:	2800      	cmp	r0, #0
 800a820:	f43f ae8e 	beq.w	800a540 <_strtod_l+0x498>
 800a824:	2f00      	cmp	r7, #0
 800a826:	dd08      	ble.n	800a83a <_strtod_l+0x792>
 800a828:	9907      	ldr	r1, [sp, #28]
 800a82a:	463a      	mov	r2, r7
 800a82c:	4620      	mov	r0, r4
 800a82e:	f001 ff43 	bl	800c6b8 <__lshift>
 800a832:	9007      	str	r0, [sp, #28]
 800a834:	2800      	cmp	r0, #0
 800a836:	f43f ae83 	beq.w	800a540 <_strtod_l+0x498>
 800a83a:	f1b9 0f00 	cmp.w	r9, #0
 800a83e:	dd08      	ble.n	800a852 <_strtod_l+0x7aa>
 800a840:	4631      	mov	r1, r6
 800a842:	464a      	mov	r2, r9
 800a844:	4620      	mov	r0, r4
 800a846:	f001 ff37 	bl	800c6b8 <__lshift>
 800a84a:	4606      	mov	r6, r0
 800a84c:	2800      	cmp	r0, #0
 800a84e:	f43f ae77 	beq.w	800a540 <_strtod_l+0x498>
 800a852:	9a07      	ldr	r2, [sp, #28]
 800a854:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a856:	4620      	mov	r0, r4
 800a858:	f001 ffb6 	bl	800c7c8 <__mdiff>
 800a85c:	4605      	mov	r5, r0
 800a85e:	2800      	cmp	r0, #0
 800a860:	f43f ae6e 	beq.w	800a540 <_strtod_l+0x498>
 800a864:	68c3      	ldr	r3, [r0, #12]
 800a866:	930f      	str	r3, [sp, #60]	; 0x3c
 800a868:	2300      	movs	r3, #0
 800a86a:	60c3      	str	r3, [r0, #12]
 800a86c:	4631      	mov	r1, r6
 800a86e:	f001 ff8f 	bl	800c790 <__mcmp>
 800a872:	2800      	cmp	r0, #0
 800a874:	da65      	bge.n	800a942 <_strtod_l+0x89a>
 800a876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a878:	ea53 030a 	orrs.w	r3, r3, sl
 800a87c:	f040 8087 	bne.w	800a98e <_strtod_l+0x8e6>
 800a880:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a884:	2b00      	cmp	r3, #0
 800a886:	f040 8082 	bne.w	800a98e <_strtod_l+0x8e6>
 800a88a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a88e:	0d1b      	lsrs	r3, r3, #20
 800a890:	051b      	lsls	r3, r3, #20
 800a892:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a896:	d97a      	bls.n	800a98e <_strtod_l+0x8e6>
 800a898:	696b      	ldr	r3, [r5, #20]
 800a89a:	b913      	cbnz	r3, 800a8a2 <_strtod_l+0x7fa>
 800a89c:	692b      	ldr	r3, [r5, #16]
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	dd75      	ble.n	800a98e <_strtod_l+0x8e6>
 800a8a2:	4629      	mov	r1, r5
 800a8a4:	2201      	movs	r2, #1
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	f001 ff06 	bl	800c6b8 <__lshift>
 800a8ac:	4631      	mov	r1, r6
 800a8ae:	4605      	mov	r5, r0
 800a8b0:	f001 ff6e 	bl	800c790 <__mcmp>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	dd6a      	ble.n	800a98e <_strtod_l+0x8e6>
 800a8b8:	9904      	ldr	r1, [sp, #16]
 800a8ba:	4a55      	ldr	r2, [pc, #340]	; (800aa10 <_strtod_l+0x968>)
 800a8bc:	465b      	mov	r3, fp
 800a8be:	2900      	cmp	r1, #0
 800a8c0:	f000 8085 	beq.w	800a9ce <_strtod_l+0x926>
 800a8c4:	ea02 010b 	and.w	r1, r2, fp
 800a8c8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a8cc:	dc7f      	bgt.n	800a9ce <_strtod_l+0x926>
 800a8ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a8d2:	f77f aeaa 	ble.w	800a62a <_strtod_l+0x582>
 800a8d6:	4a4f      	ldr	r2, [pc, #316]	; (800aa14 <_strtod_l+0x96c>)
 800a8d8:	2300      	movs	r3, #0
 800a8da:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800a8de:	4650      	mov	r0, sl
 800a8e0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800a8e4:	4659      	mov	r1, fp
 800a8e6:	f7f5 fea7 	bl	8000638 <__aeabi_dmul>
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	4303      	orrs	r3, r0
 800a8ee:	bf08      	it	eq
 800a8f0:	2322      	moveq	r3, #34	; 0x22
 800a8f2:	4682      	mov	sl, r0
 800a8f4:	468b      	mov	fp, r1
 800a8f6:	bf08      	it	eq
 800a8f8:	6023      	streq	r3, [r4, #0]
 800a8fa:	e62b      	b.n	800a554 <_strtod_l+0x4ac>
 800a8fc:	f04f 32ff 	mov.w	r2, #4294967295
 800a900:	fa02 f303 	lsl.w	r3, r2, r3
 800a904:	ea03 0a0a 	and.w	sl, r3, sl
 800a908:	e6de      	b.n	800a6c8 <_strtod_l+0x620>
 800a90a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a90e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a912:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a916:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a91a:	fa01 f308 	lsl.w	r3, r1, r8
 800a91e:	930c      	str	r3, [sp, #48]	; 0x30
 800a920:	9111      	str	r1, [sp, #68]	; 0x44
 800a922:	e741      	b.n	800a7a8 <_strtod_l+0x700>
 800a924:	2300      	movs	r3, #0
 800a926:	930c      	str	r3, [sp, #48]	; 0x30
 800a928:	2301      	movs	r3, #1
 800a92a:	9311      	str	r3, [sp, #68]	; 0x44
 800a92c:	e73c      	b.n	800a7a8 <_strtod_l+0x700>
 800a92e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800a930:	4642      	mov	r2, r8
 800a932:	4620      	mov	r0, r4
 800a934:	f001 fec0 	bl	800c6b8 <__lshift>
 800a938:	901e      	str	r0, [sp, #120]	; 0x78
 800a93a:	2800      	cmp	r0, #0
 800a93c:	f47f af66 	bne.w	800a80c <_strtod_l+0x764>
 800a940:	e5fe      	b.n	800a540 <_strtod_l+0x498>
 800a942:	465f      	mov	r7, fp
 800a944:	d16e      	bne.n	800aa24 <_strtod_l+0x97c>
 800a946:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a948:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a94c:	b342      	cbz	r2, 800a9a0 <_strtod_l+0x8f8>
 800a94e:	4a32      	ldr	r2, [pc, #200]	; (800aa18 <_strtod_l+0x970>)
 800a950:	4293      	cmp	r3, r2
 800a952:	d128      	bne.n	800a9a6 <_strtod_l+0x8fe>
 800a954:	9b04      	ldr	r3, [sp, #16]
 800a956:	4650      	mov	r0, sl
 800a958:	b1eb      	cbz	r3, 800a996 <_strtod_l+0x8ee>
 800a95a:	4a2d      	ldr	r2, [pc, #180]	; (800aa10 <_strtod_l+0x968>)
 800a95c:	403a      	ands	r2, r7
 800a95e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a962:	f04f 31ff 	mov.w	r1, #4294967295
 800a966:	d819      	bhi.n	800a99c <_strtod_l+0x8f4>
 800a968:	0d12      	lsrs	r2, r2, #20
 800a96a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a96e:	fa01 f303 	lsl.w	r3, r1, r3
 800a972:	4298      	cmp	r0, r3
 800a974:	d117      	bne.n	800a9a6 <_strtod_l+0x8fe>
 800a976:	4b29      	ldr	r3, [pc, #164]	; (800aa1c <_strtod_l+0x974>)
 800a978:	429f      	cmp	r7, r3
 800a97a:	d102      	bne.n	800a982 <_strtod_l+0x8da>
 800a97c:	3001      	adds	r0, #1
 800a97e:	f43f addf 	beq.w	800a540 <_strtod_l+0x498>
 800a982:	4b23      	ldr	r3, [pc, #140]	; (800aa10 <_strtod_l+0x968>)
 800a984:	403b      	ands	r3, r7
 800a986:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a98a:	f04f 0a00 	mov.w	sl, #0
 800a98e:	9b04      	ldr	r3, [sp, #16]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d1a0      	bne.n	800a8d6 <_strtod_l+0x82e>
 800a994:	e5de      	b.n	800a554 <_strtod_l+0x4ac>
 800a996:	f04f 33ff 	mov.w	r3, #4294967295
 800a99a:	e7ea      	b.n	800a972 <_strtod_l+0x8ca>
 800a99c:	460b      	mov	r3, r1
 800a99e:	e7e8      	b.n	800a972 <_strtod_l+0x8ca>
 800a9a0:	ea53 030a 	orrs.w	r3, r3, sl
 800a9a4:	d088      	beq.n	800a8b8 <_strtod_l+0x810>
 800a9a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a9a8:	b1db      	cbz	r3, 800a9e2 <_strtod_l+0x93a>
 800a9aa:	423b      	tst	r3, r7
 800a9ac:	d0ef      	beq.n	800a98e <_strtod_l+0x8e6>
 800a9ae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9b0:	9a04      	ldr	r2, [sp, #16]
 800a9b2:	4650      	mov	r0, sl
 800a9b4:	4659      	mov	r1, fp
 800a9b6:	b1c3      	cbz	r3, 800a9ea <_strtod_l+0x942>
 800a9b8:	f7ff fb5a 	bl	800a070 <sulp>
 800a9bc:	4602      	mov	r2, r0
 800a9be:	460b      	mov	r3, r1
 800a9c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a9c4:	f7f5 fc82 	bl	80002cc <__adddf3>
 800a9c8:	4682      	mov	sl, r0
 800a9ca:	468b      	mov	fp, r1
 800a9cc:	e7df      	b.n	800a98e <_strtod_l+0x8e6>
 800a9ce:	4013      	ands	r3, r2
 800a9d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a9d4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a9d8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a9dc:	f04f 3aff 	mov.w	sl, #4294967295
 800a9e0:	e7d5      	b.n	800a98e <_strtod_l+0x8e6>
 800a9e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9e4:	ea13 0f0a 	tst.w	r3, sl
 800a9e8:	e7e0      	b.n	800a9ac <_strtod_l+0x904>
 800a9ea:	f7ff fb41 	bl	800a070 <sulp>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	460b      	mov	r3, r1
 800a9f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a9f6:	f7f5 fc67 	bl	80002c8 <__aeabi_dsub>
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	4682      	mov	sl, r0
 800aa00:	468b      	mov	fp, r1
 800aa02:	f7f6 f881 	bl	8000b08 <__aeabi_dcmpeq>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	d0c1      	beq.n	800a98e <_strtod_l+0x8e6>
 800aa0a:	e60e      	b.n	800a62a <_strtod_l+0x582>
 800aa0c:	fffffc02 	.word	0xfffffc02
 800aa10:	7ff00000 	.word	0x7ff00000
 800aa14:	39500000 	.word	0x39500000
 800aa18:	000fffff 	.word	0x000fffff
 800aa1c:	7fefffff 	.word	0x7fefffff
 800aa20:	0800dc50 	.word	0x0800dc50
 800aa24:	4631      	mov	r1, r6
 800aa26:	4628      	mov	r0, r5
 800aa28:	f002 f82e 	bl	800ca88 <__ratio>
 800aa2c:	ec59 8b10 	vmov	r8, r9, d0
 800aa30:	ee10 0a10 	vmov	r0, s0
 800aa34:	2200      	movs	r2, #0
 800aa36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aa3a:	4649      	mov	r1, r9
 800aa3c:	f7f6 f878 	bl	8000b30 <__aeabi_dcmple>
 800aa40:	2800      	cmp	r0, #0
 800aa42:	d07c      	beq.n	800ab3e <_strtod_l+0xa96>
 800aa44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d04c      	beq.n	800aae4 <_strtod_l+0xa3c>
 800aa4a:	4b95      	ldr	r3, [pc, #596]	; (800aca0 <_strtod_l+0xbf8>)
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800aa52:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800aca0 <_strtod_l+0xbf8>
 800aa56:	f04f 0800 	mov.w	r8, #0
 800aa5a:	4b92      	ldr	r3, [pc, #584]	; (800aca4 <_strtod_l+0xbfc>)
 800aa5c:	403b      	ands	r3, r7
 800aa5e:	9311      	str	r3, [sp, #68]	; 0x44
 800aa60:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aa62:	4b91      	ldr	r3, [pc, #580]	; (800aca8 <_strtod_l+0xc00>)
 800aa64:	429a      	cmp	r2, r3
 800aa66:	f040 80b2 	bne.w	800abce <_strtod_l+0xb26>
 800aa6a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa72:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800aa76:	ec4b ab10 	vmov	d0, sl, fp
 800aa7a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800aa7e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa82:	f001 ff29 	bl	800c8d8 <__ulp>
 800aa86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa8a:	ec53 2b10 	vmov	r2, r3, d0
 800aa8e:	f7f5 fdd3 	bl	8000638 <__aeabi_dmul>
 800aa92:	4652      	mov	r2, sl
 800aa94:	465b      	mov	r3, fp
 800aa96:	f7f5 fc19 	bl	80002cc <__adddf3>
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	4981      	ldr	r1, [pc, #516]	; (800aca4 <_strtod_l+0xbfc>)
 800aa9e:	4a83      	ldr	r2, [pc, #524]	; (800acac <_strtod_l+0xc04>)
 800aaa0:	4019      	ands	r1, r3
 800aaa2:	4291      	cmp	r1, r2
 800aaa4:	4682      	mov	sl, r0
 800aaa6:	d95e      	bls.n	800ab66 <_strtod_l+0xabe>
 800aaa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aaaa:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d103      	bne.n	800aaba <_strtod_l+0xa12>
 800aab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aab4:	3301      	adds	r3, #1
 800aab6:	f43f ad43 	beq.w	800a540 <_strtod_l+0x498>
 800aaba:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800acb8 <_strtod_l+0xc10>
 800aabe:	f04f 3aff 	mov.w	sl, #4294967295
 800aac2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800aac4:	4620      	mov	r0, r4
 800aac6:	f001 fbdb 	bl	800c280 <_Bfree>
 800aaca:	9907      	ldr	r1, [sp, #28]
 800aacc:	4620      	mov	r0, r4
 800aace:	f001 fbd7 	bl	800c280 <_Bfree>
 800aad2:	4631      	mov	r1, r6
 800aad4:	4620      	mov	r0, r4
 800aad6:	f001 fbd3 	bl	800c280 <_Bfree>
 800aada:	4629      	mov	r1, r5
 800aadc:	4620      	mov	r0, r4
 800aade:	f001 fbcf 	bl	800c280 <_Bfree>
 800aae2:	e613      	b.n	800a70c <_strtod_l+0x664>
 800aae4:	f1ba 0f00 	cmp.w	sl, #0
 800aae8:	d11b      	bne.n	800ab22 <_strtod_l+0xa7a>
 800aaea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aaee:	b9f3      	cbnz	r3, 800ab2e <_strtod_l+0xa86>
 800aaf0:	4b6b      	ldr	r3, [pc, #428]	; (800aca0 <_strtod_l+0xbf8>)
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	4640      	mov	r0, r8
 800aaf6:	4649      	mov	r1, r9
 800aaf8:	f7f6 f810 	bl	8000b1c <__aeabi_dcmplt>
 800aafc:	b9d0      	cbnz	r0, 800ab34 <_strtod_l+0xa8c>
 800aafe:	4640      	mov	r0, r8
 800ab00:	4649      	mov	r1, r9
 800ab02:	4b6b      	ldr	r3, [pc, #428]	; (800acb0 <_strtod_l+0xc08>)
 800ab04:	2200      	movs	r2, #0
 800ab06:	f7f5 fd97 	bl	8000638 <__aeabi_dmul>
 800ab0a:	4680      	mov	r8, r0
 800ab0c:	4689      	mov	r9, r1
 800ab0e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ab12:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800ab16:	931b      	str	r3, [sp, #108]	; 0x6c
 800ab18:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800ab1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ab20:	e79b      	b.n	800aa5a <_strtod_l+0x9b2>
 800ab22:	f1ba 0f01 	cmp.w	sl, #1
 800ab26:	d102      	bne.n	800ab2e <_strtod_l+0xa86>
 800ab28:	2f00      	cmp	r7, #0
 800ab2a:	f43f ad7e 	beq.w	800a62a <_strtod_l+0x582>
 800ab2e:	4b61      	ldr	r3, [pc, #388]	; (800acb4 <_strtod_l+0xc0c>)
 800ab30:	2200      	movs	r2, #0
 800ab32:	e78c      	b.n	800aa4e <_strtod_l+0x9a6>
 800ab34:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800acb0 <_strtod_l+0xc08>
 800ab38:	f04f 0800 	mov.w	r8, #0
 800ab3c:	e7e7      	b.n	800ab0e <_strtod_l+0xa66>
 800ab3e:	4b5c      	ldr	r3, [pc, #368]	; (800acb0 <_strtod_l+0xc08>)
 800ab40:	4640      	mov	r0, r8
 800ab42:	4649      	mov	r1, r9
 800ab44:	2200      	movs	r2, #0
 800ab46:	f7f5 fd77 	bl	8000638 <__aeabi_dmul>
 800ab4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab4c:	4680      	mov	r8, r0
 800ab4e:	4689      	mov	r9, r1
 800ab50:	b933      	cbnz	r3, 800ab60 <_strtod_l+0xab8>
 800ab52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab56:	9012      	str	r0, [sp, #72]	; 0x48
 800ab58:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab5a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800ab5e:	e7dd      	b.n	800ab1c <_strtod_l+0xa74>
 800ab60:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800ab64:	e7f9      	b.n	800ab5a <_strtod_l+0xab2>
 800ab66:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ab6a:	9b04      	ldr	r3, [sp, #16]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1a8      	bne.n	800aac2 <_strtod_l+0xa1a>
 800ab70:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab74:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab76:	0d1b      	lsrs	r3, r3, #20
 800ab78:	051b      	lsls	r3, r3, #20
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d1a1      	bne.n	800aac2 <_strtod_l+0xa1a>
 800ab7e:	4640      	mov	r0, r8
 800ab80:	4649      	mov	r1, r9
 800ab82:	f7f6 f8b9 	bl	8000cf8 <__aeabi_d2lz>
 800ab86:	f7f5 fd29 	bl	80005dc <__aeabi_l2d>
 800ab8a:	4602      	mov	r2, r0
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	4640      	mov	r0, r8
 800ab90:	4649      	mov	r1, r9
 800ab92:	f7f5 fb99 	bl	80002c8 <__aeabi_dsub>
 800ab96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ab98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab9c:	ea43 030a 	orr.w	r3, r3, sl
 800aba0:	4313      	orrs	r3, r2
 800aba2:	4680      	mov	r8, r0
 800aba4:	4689      	mov	r9, r1
 800aba6:	d053      	beq.n	800ac50 <_strtod_l+0xba8>
 800aba8:	a335      	add	r3, pc, #212	; (adr r3, 800ac80 <_strtod_l+0xbd8>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	f7f5 ffb5 	bl	8000b1c <__aeabi_dcmplt>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	f47f acce 	bne.w	800a554 <_strtod_l+0x4ac>
 800abb8:	a333      	add	r3, pc, #204	; (adr r3, 800ac88 <_strtod_l+0xbe0>)
 800abba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abbe:	4640      	mov	r0, r8
 800abc0:	4649      	mov	r1, r9
 800abc2:	f7f5 ffc9 	bl	8000b58 <__aeabi_dcmpgt>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	f43f af7b 	beq.w	800aac2 <_strtod_l+0xa1a>
 800abcc:	e4c2      	b.n	800a554 <_strtod_l+0x4ac>
 800abce:	9b04      	ldr	r3, [sp, #16]
 800abd0:	b333      	cbz	r3, 800ac20 <_strtod_l+0xb78>
 800abd2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abd4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800abd8:	d822      	bhi.n	800ac20 <_strtod_l+0xb78>
 800abda:	a32d      	add	r3, pc, #180	; (adr r3, 800ac90 <_strtod_l+0xbe8>)
 800abdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe0:	4640      	mov	r0, r8
 800abe2:	4649      	mov	r1, r9
 800abe4:	f7f5 ffa4 	bl	8000b30 <__aeabi_dcmple>
 800abe8:	b1a0      	cbz	r0, 800ac14 <_strtod_l+0xb6c>
 800abea:	4649      	mov	r1, r9
 800abec:	4640      	mov	r0, r8
 800abee:	f7f5 fffb 	bl	8000be8 <__aeabi_d2uiz>
 800abf2:	2801      	cmp	r0, #1
 800abf4:	bf38      	it	cc
 800abf6:	2001      	movcc	r0, #1
 800abf8:	f7f5 fca4 	bl	8000544 <__aeabi_ui2d>
 800abfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abfe:	4680      	mov	r8, r0
 800ac00:	4689      	mov	r9, r1
 800ac02:	bb13      	cbnz	r3, 800ac4a <_strtod_l+0xba2>
 800ac04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac08:	9014      	str	r0, [sp, #80]	; 0x50
 800ac0a:	9315      	str	r3, [sp, #84]	; 0x54
 800ac0c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ac10:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ac14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac16:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac18:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ac1c:	1a9b      	subs	r3, r3, r2
 800ac1e:	930d      	str	r3, [sp, #52]	; 0x34
 800ac20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac24:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ac28:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ac2c:	f001 fe54 	bl	800c8d8 <__ulp>
 800ac30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac34:	ec53 2b10 	vmov	r2, r3, d0
 800ac38:	f7f5 fcfe 	bl	8000638 <__aeabi_dmul>
 800ac3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ac40:	f7f5 fb44 	bl	80002cc <__adddf3>
 800ac44:	4682      	mov	sl, r0
 800ac46:	468b      	mov	fp, r1
 800ac48:	e78f      	b.n	800ab6a <_strtod_l+0xac2>
 800ac4a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800ac4e:	e7dd      	b.n	800ac0c <_strtod_l+0xb64>
 800ac50:	a311      	add	r3, pc, #68	; (adr r3, 800ac98 <_strtod_l+0xbf0>)
 800ac52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac56:	f7f5 ff61 	bl	8000b1c <__aeabi_dcmplt>
 800ac5a:	e7b4      	b.n	800abc6 <_strtod_l+0xb1e>
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	930e      	str	r3, [sp, #56]	; 0x38
 800ac60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ac62:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ac64:	6013      	str	r3, [r2, #0]
 800ac66:	f7ff ba65 	b.w	800a134 <_strtod_l+0x8c>
 800ac6a:	2b65      	cmp	r3, #101	; 0x65
 800ac6c:	f43f ab5d 	beq.w	800a32a <_strtod_l+0x282>
 800ac70:	2b45      	cmp	r3, #69	; 0x45
 800ac72:	f43f ab5a 	beq.w	800a32a <_strtod_l+0x282>
 800ac76:	2201      	movs	r2, #1
 800ac78:	f7ff bb92 	b.w	800a3a0 <_strtod_l+0x2f8>
 800ac7c:	f3af 8000 	nop.w
 800ac80:	94a03595 	.word	0x94a03595
 800ac84:	3fdfffff 	.word	0x3fdfffff
 800ac88:	35afe535 	.word	0x35afe535
 800ac8c:	3fe00000 	.word	0x3fe00000
 800ac90:	ffc00000 	.word	0xffc00000
 800ac94:	41dfffff 	.word	0x41dfffff
 800ac98:	94a03595 	.word	0x94a03595
 800ac9c:	3fcfffff 	.word	0x3fcfffff
 800aca0:	3ff00000 	.word	0x3ff00000
 800aca4:	7ff00000 	.word	0x7ff00000
 800aca8:	7fe00000 	.word	0x7fe00000
 800acac:	7c9fffff 	.word	0x7c9fffff
 800acb0:	3fe00000 	.word	0x3fe00000
 800acb4:	bff00000 	.word	0xbff00000
 800acb8:	7fefffff 	.word	0x7fefffff

0800acbc <_strtod_r>:
 800acbc:	4b01      	ldr	r3, [pc, #4]	; (800acc4 <_strtod_r+0x8>)
 800acbe:	f7ff b9f3 	b.w	800a0a8 <_strtod_l>
 800acc2:	bf00      	nop
 800acc4:	200000e4 	.word	0x200000e4

0800acc8 <_strtol_l.isra.0>:
 800acc8:	2b01      	cmp	r3, #1
 800acca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acce:	d001      	beq.n	800acd4 <_strtol_l.isra.0+0xc>
 800acd0:	2b24      	cmp	r3, #36	; 0x24
 800acd2:	d906      	bls.n	800ace2 <_strtol_l.isra.0+0x1a>
 800acd4:	f7fe fafa 	bl	80092cc <__errno>
 800acd8:	2316      	movs	r3, #22
 800acda:	6003      	str	r3, [r0, #0]
 800acdc:	2000      	movs	r0, #0
 800acde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ace2:	4f3a      	ldr	r7, [pc, #232]	; (800adcc <_strtol_l.isra.0+0x104>)
 800ace4:	468e      	mov	lr, r1
 800ace6:	4676      	mov	r6, lr
 800ace8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800acec:	5de5      	ldrb	r5, [r4, r7]
 800acee:	f015 0508 	ands.w	r5, r5, #8
 800acf2:	d1f8      	bne.n	800ace6 <_strtol_l.isra.0+0x1e>
 800acf4:	2c2d      	cmp	r4, #45	; 0x2d
 800acf6:	d134      	bne.n	800ad62 <_strtol_l.isra.0+0x9a>
 800acf8:	f89e 4000 	ldrb.w	r4, [lr]
 800acfc:	f04f 0801 	mov.w	r8, #1
 800ad00:	f106 0e02 	add.w	lr, r6, #2
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d05c      	beq.n	800adc2 <_strtol_l.isra.0+0xfa>
 800ad08:	2b10      	cmp	r3, #16
 800ad0a:	d10c      	bne.n	800ad26 <_strtol_l.isra.0+0x5e>
 800ad0c:	2c30      	cmp	r4, #48	; 0x30
 800ad0e:	d10a      	bne.n	800ad26 <_strtol_l.isra.0+0x5e>
 800ad10:	f89e 4000 	ldrb.w	r4, [lr]
 800ad14:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ad18:	2c58      	cmp	r4, #88	; 0x58
 800ad1a:	d14d      	bne.n	800adb8 <_strtol_l.isra.0+0xf0>
 800ad1c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ad20:	2310      	movs	r3, #16
 800ad22:	f10e 0e02 	add.w	lr, lr, #2
 800ad26:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ad2a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ad2e:	2600      	movs	r6, #0
 800ad30:	fbbc f9f3 	udiv	r9, ip, r3
 800ad34:	4635      	mov	r5, r6
 800ad36:	fb03 ca19 	mls	sl, r3, r9, ip
 800ad3a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ad3e:	2f09      	cmp	r7, #9
 800ad40:	d818      	bhi.n	800ad74 <_strtol_l.isra.0+0xac>
 800ad42:	463c      	mov	r4, r7
 800ad44:	42a3      	cmp	r3, r4
 800ad46:	dd24      	ble.n	800ad92 <_strtol_l.isra.0+0xca>
 800ad48:	2e00      	cmp	r6, #0
 800ad4a:	db1f      	blt.n	800ad8c <_strtol_l.isra.0+0xc4>
 800ad4c:	45a9      	cmp	r9, r5
 800ad4e:	d31d      	bcc.n	800ad8c <_strtol_l.isra.0+0xc4>
 800ad50:	d101      	bne.n	800ad56 <_strtol_l.isra.0+0x8e>
 800ad52:	45a2      	cmp	sl, r4
 800ad54:	db1a      	blt.n	800ad8c <_strtol_l.isra.0+0xc4>
 800ad56:	fb05 4503 	mla	r5, r5, r3, r4
 800ad5a:	2601      	movs	r6, #1
 800ad5c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ad60:	e7eb      	b.n	800ad3a <_strtol_l.isra.0+0x72>
 800ad62:	2c2b      	cmp	r4, #43	; 0x2b
 800ad64:	bf08      	it	eq
 800ad66:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ad6a:	46a8      	mov	r8, r5
 800ad6c:	bf08      	it	eq
 800ad6e:	f106 0e02 	addeq.w	lr, r6, #2
 800ad72:	e7c7      	b.n	800ad04 <_strtol_l.isra.0+0x3c>
 800ad74:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ad78:	2f19      	cmp	r7, #25
 800ad7a:	d801      	bhi.n	800ad80 <_strtol_l.isra.0+0xb8>
 800ad7c:	3c37      	subs	r4, #55	; 0x37
 800ad7e:	e7e1      	b.n	800ad44 <_strtol_l.isra.0+0x7c>
 800ad80:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ad84:	2f19      	cmp	r7, #25
 800ad86:	d804      	bhi.n	800ad92 <_strtol_l.isra.0+0xca>
 800ad88:	3c57      	subs	r4, #87	; 0x57
 800ad8a:	e7db      	b.n	800ad44 <_strtol_l.isra.0+0x7c>
 800ad8c:	f04f 36ff 	mov.w	r6, #4294967295
 800ad90:	e7e4      	b.n	800ad5c <_strtol_l.isra.0+0x94>
 800ad92:	2e00      	cmp	r6, #0
 800ad94:	da05      	bge.n	800ada2 <_strtol_l.isra.0+0xda>
 800ad96:	2322      	movs	r3, #34	; 0x22
 800ad98:	6003      	str	r3, [r0, #0]
 800ad9a:	4665      	mov	r5, ip
 800ad9c:	b942      	cbnz	r2, 800adb0 <_strtol_l.isra.0+0xe8>
 800ad9e:	4628      	mov	r0, r5
 800ada0:	e79d      	b.n	800acde <_strtol_l.isra.0+0x16>
 800ada2:	f1b8 0f00 	cmp.w	r8, #0
 800ada6:	d000      	beq.n	800adaa <_strtol_l.isra.0+0xe2>
 800ada8:	426d      	negs	r5, r5
 800adaa:	2a00      	cmp	r2, #0
 800adac:	d0f7      	beq.n	800ad9e <_strtol_l.isra.0+0xd6>
 800adae:	b10e      	cbz	r6, 800adb4 <_strtol_l.isra.0+0xec>
 800adb0:	f10e 31ff 	add.w	r1, lr, #4294967295
 800adb4:	6011      	str	r1, [r2, #0]
 800adb6:	e7f2      	b.n	800ad9e <_strtol_l.isra.0+0xd6>
 800adb8:	2430      	movs	r4, #48	; 0x30
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d1b3      	bne.n	800ad26 <_strtol_l.isra.0+0x5e>
 800adbe:	2308      	movs	r3, #8
 800adc0:	e7b1      	b.n	800ad26 <_strtol_l.isra.0+0x5e>
 800adc2:	2c30      	cmp	r4, #48	; 0x30
 800adc4:	d0a4      	beq.n	800ad10 <_strtol_l.isra.0+0x48>
 800adc6:	230a      	movs	r3, #10
 800adc8:	e7ad      	b.n	800ad26 <_strtol_l.isra.0+0x5e>
 800adca:	bf00      	nop
 800adcc:	0800dc79 	.word	0x0800dc79

0800add0 <_strtol_r>:
 800add0:	f7ff bf7a 	b.w	800acc8 <_strtol_l.isra.0>

0800add4 <quorem>:
 800add4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800add8:	6903      	ldr	r3, [r0, #16]
 800adda:	690c      	ldr	r4, [r1, #16]
 800addc:	42a3      	cmp	r3, r4
 800adde:	4607      	mov	r7, r0
 800ade0:	f2c0 8081 	blt.w	800aee6 <quorem+0x112>
 800ade4:	3c01      	subs	r4, #1
 800ade6:	f101 0814 	add.w	r8, r1, #20
 800adea:	f100 0514 	add.w	r5, r0, #20
 800adee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800adf2:	9301      	str	r3, [sp, #4]
 800adf4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800adf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adfc:	3301      	adds	r3, #1
 800adfe:	429a      	cmp	r2, r3
 800ae00:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ae04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae08:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae0c:	d331      	bcc.n	800ae72 <quorem+0x9e>
 800ae0e:	f04f 0e00 	mov.w	lr, #0
 800ae12:	4640      	mov	r0, r8
 800ae14:	46ac      	mov	ip, r5
 800ae16:	46f2      	mov	sl, lr
 800ae18:	f850 2b04 	ldr.w	r2, [r0], #4
 800ae1c:	b293      	uxth	r3, r2
 800ae1e:	fb06 e303 	mla	r3, r6, r3, lr
 800ae22:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	ebaa 0303 	sub.w	r3, sl, r3
 800ae2c:	0c12      	lsrs	r2, r2, #16
 800ae2e:	f8dc a000 	ldr.w	sl, [ip]
 800ae32:	fb06 e202 	mla	r2, r6, r2, lr
 800ae36:	fa13 f38a 	uxtah	r3, r3, sl
 800ae3a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae3e:	fa1f fa82 	uxth.w	sl, r2
 800ae42:	f8dc 2000 	ldr.w	r2, [ip]
 800ae46:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ae4a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae4e:	b29b      	uxth	r3, r3
 800ae50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae54:	4581      	cmp	r9, r0
 800ae56:	f84c 3b04 	str.w	r3, [ip], #4
 800ae5a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae5e:	d2db      	bcs.n	800ae18 <quorem+0x44>
 800ae60:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae64:	b92b      	cbnz	r3, 800ae72 <quorem+0x9e>
 800ae66:	9b01      	ldr	r3, [sp, #4]
 800ae68:	3b04      	subs	r3, #4
 800ae6a:	429d      	cmp	r5, r3
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	d32e      	bcc.n	800aece <quorem+0xfa>
 800ae70:	613c      	str	r4, [r7, #16]
 800ae72:	4638      	mov	r0, r7
 800ae74:	f001 fc8c 	bl	800c790 <__mcmp>
 800ae78:	2800      	cmp	r0, #0
 800ae7a:	db24      	blt.n	800aec6 <quorem+0xf2>
 800ae7c:	3601      	adds	r6, #1
 800ae7e:	4628      	mov	r0, r5
 800ae80:	f04f 0c00 	mov.w	ip, #0
 800ae84:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae88:	f8d0 e000 	ldr.w	lr, [r0]
 800ae8c:	b293      	uxth	r3, r2
 800ae8e:	ebac 0303 	sub.w	r3, ip, r3
 800ae92:	0c12      	lsrs	r2, r2, #16
 800ae94:	fa13 f38e 	uxtah	r3, r3, lr
 800ae98:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aea6:	45c1      	cmp	r9, r8
 800aea8:	f840 3b04 	str.w	r3, [r0], #4
 800aeac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aeb0:	d2e8      	bcs.n	800ae84 <quorem+0xb0>
 800aeb2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aeb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aeba:	b922      	cbnz	r2, 800aec6 <quorem+0xf2>
 800aebc:	3b04      	subs	r3, #4
 800aebe:	429d      	cmp	r5, r3
 800aec0:	461a      	mov	r2, r3
 800aec2:	d30a      	bcc.n	800aeda <quorem+0x106>
 800aec4:	613c      	str	r4, [r7, #16]
 800aec6:	4630      	mov	r0, r6
 800aec8:	b003      	add	sp, #12
 800aeca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aece:	6812      	ldr	r2, [r2, #0]
 800aed0:	3b04      	subs	r3, #4
 800aed2:	2a00      	cmp	r2, #0
 800aed4:	d1cc      	bne.n	800ae70 <quorem+0x9c>
 800aed6:	3c01      	subs	r4, #1
 800aed8:	e7c7      	b.n	800ae6a <quorem+0x96>
 800aeda:	6812      	ldr	r2, [r2, #0]
 800aedc:	3b04      	subs	r3, #4
 800aede:	2a00      	cmp	r2, #0
 800aee0:	d1f0      	bne.n	800aec4 <quorem+0xf0>
 800aee2:	3c01      	subs	r4, #1
 800aee4:	e7eb      	b.n	800aebe <quorem+0xea>
 800aee6:	2000      	movs	r0, #0
 800aee8:	e7ee      	b.n	800aec8 <quorem+0xf4>
 800aeea:	0000      	movs	r0, r0
 800aeec:	0000      	movs	r0, r0
	...

0800aef0 <_dtoa_r>:
 800aef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef4:	ed2d 8b02 	vpush	{d8}
 800aef8:	ec57 6b10 	vmov	r6, r7, d0
 800aefc:	b095      	sub	sp, #84	; 0x54
 800aefe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800af00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800af04:	9105      	str	r1, [sp, #20]
 800af06:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800af0a:	4604      	mov	r4, r0
 800af0c:	9209      	str	r2, [sp, #36]	; 0x24
 800af0e:	930f      	str	r3, [sp, #60]	; 0x3c
 800af10:	b975      	cbnz	r5, 800af30 <_dtoa_r+0x40>
 800af12:	2010      	movs	r0, #16
 800af14:	f001 f94c 	bl	800c1b0 <malloc>
 800af18:	4602      	mov	r2, r0
 800af1a:	6260      	str	r0, [r4, #36]	; 0x24
 800af1c:	b920      	cbnz	r0, 800af28 <_dtoa_r+0x38>
 800af1e:	4bb2      	ldr	r3, [pc, #712]	; (800b1e8 <_dtoa_r+0x2f8>)
 800af20:	21ea      	movs	r1, #234	; 0xea
 800af22:	48b2      	ldr	r0, [pc, #712]	; (800b1ec <_dtoa_r+0x2fc>)
 800af24:	f002 f874 	bl	800d010 <__assert_func>
 800af28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800af2c:	6005      	str	r5, [r0, #0]
 800af2e:	60c5      	str	r5, [r0, #12]
 800af30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af32:	6819      	ldr	r1, [r3, #0]
 800af34:	b151      	cbz	r1, 800af4c <_dtoa_r+0x5c>
 800af36:	685a      	ldr	r2, [r3, #4]
 800af38:	604a      	str	r2, [r1, #4]
 800af3a:	2301      	movs	r3, #1
 800af3c:	4093      	lsls	r3, r2
 800af3e:	608b      	str	r3, [r1, #8]
 800af40:	4620      	mov	r0, r4
 800af42:	f001 f99d 	bl	800c280 <_Bfree>
 800af46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af48:	2200      	movs	r2, #0
 800af4a:	601a      	str	r2, [r3, #0]
 800af4c:	1e3b      	subs	r3, r7, #0
 800af4e:	bfb9      	ittee	lt
 800af50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800af54:	9303      	strlt	r3, [sp, #12]
 800af56:	2300      	movge	r3, #0
 800af58:	f8c8 3000 	strge.w	r3, [r8]
 800af5c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800af60:	4ba3      	ldr	r3, [pc, #652]	; (800b1f0 <_dtoa_r+0x300>)
 800af62:	bfbc      	itt	lt
 800af64:	2201      	movlt	r2, #1
 800af66:	f8c8 2000 	strlt.w	r2, [r8]
 800af6a:	ea33 0309 	bics.w	r3, r3, r9
 800af6e:	d11b      	bne.n	800afa8 <_dtoa_r+0xb8>
 800af70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af72:	f242 730f 	movw	r3, #9999	; 0x270f
 800af76:	6013      	str	r3, [r2, #0]
 800af78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af7c:	4333      	orrs	r3, r6
 800af7e:	f000 857a 	beq.w	800ba76 <_dtoa_r+0xb86>
 800af82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af84:	b963      	cbnz	r3, 800afa0 <_dtoa_r+0xb0>
 800af86:	4b9b      	ldr	r3, [pc, #620]	; (800b1f4 <_dtoa_r+0x304>)
 800af88:	e024      	b.n	800afd4 <_dtoa_r+0xe4>
 800af8a:	4b9b      	ldr	r3, [pc, #620]	; (800b1f8 <_dtoa_r+0x308>)
 800af8c:	9300      	str	r3, [sp, #0]
 800af8e:	3308      	adds	r3, #8
 800af90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af92:	6013      	str	r3, [r2, #0]
 800af94:	9800      	ldr	r0, [sp, #0]
 800af96:	b015      	add	sp, #84	; 0x54
 800af98:	ecbd 8b02 	vpop	{d8}
 800af9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afa0:	4b94      	ldr	r3, [pc, #592]	; (800b1f4 <_dtoa_r+0x304>)
 800afa2:	9300      	str	r3, [sp, #0]
 800afa4:	3303      	adds	r3, #3
 800afa6:	e7f3      	b.n	800af90 <_dtoa_r+0xa0>
 800afa8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afac:	2200      	movs	r2, #0
 800afae:	ec51 0b17 	vmov	r0, r1, d7
 800afb2:	2300      	movs	r3, #0
 800afb4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800afb8:	f7f5 fda6 	bl	8000b08 <__aeabi_dcmpeq>
 800afbc:	4680      	mov	r8, r0
 800afbe:	b158      	cbz	r0, 800afd8 <_dtoa_r+0xe8>
 800afc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800afc2:	2301      	movs	r3, #1
 800afc4:	6013      	str	r3, [r2, #0]
 800afc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afc8:	2b00      	cmp	r3, #0
 800afca:	f000 8551 	beq.w	800ba70 <_dtoa_r+0xb80>
 800afce:	488b      	ldr	r0, [pc, #556]	; (800b1fc <_dtoa_r+0x30c>)
 800afd0:	6018      	str	r0, [r3, #0]
 800afd2:	1e43      	subs	r3, r0, #1
 800afd4:	9300      	str	r3, [sp, #0]
 800afd6:	e7dd      	b.n	800af94 <_dtoa_r+0xa4>
 800afd8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800afdc:	aa12      	add	r2, sp, #72	; 0x48
 800afde:	a913      	add	r1, sp, #76	; 0x4c
 800afe0:	4620      	mov	r0, r4
 800afe2:	f001 fcf5 	bl	800c9d0 <__d2b>
 800afe6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800afea:	4683      	mov	fp, r0
 800afec:	2d00      	cmp	r5, #0
 800afee:	d07c      	beq.n	800b0ea <_dtoa_r+0x1fa>
 800aff0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aff2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800aff6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800affa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800affe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b002:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b006:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b00a:	4b7d      	ldr	r3, [pc, #500]	; (800b200 <_dtoa_r+0x310>)
 800b00c:	2200      	movs	r2, #0
 800b00e:	4630      	mov	r0, r6
 800b010:	4639      	mov	r1, r7
 800b012:	f7f5 f959 	bl	80002c8 <__aeabi_dsub>
 800b016:	a36e      	add	r3, pc, #440	; (adr r3, 800b1d0 <_dtoa_r+0x2e0>)
 800b018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b01c:	f7f5 fb0c 	bl	8000638 <__aeabi_dmul>
 800b020:	a36d      	add	r3, pc, #436	; (adr r3, 800b1d8 <_dtoa_r+0x2e8>)
 800b022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b026:	f7f5 f951 	bl	80002cc <__adddf3>
 800b02a:	4606      	mov	r6, r0
 800b02c:	4628      	mov	r0, r5
 800b02e:	460f      	mov	r7, r1
 800b030:	f7f5 fa98 	bl	8000564 <__aeabi_i2d>
 800b034:	a36a      	add	r3, pc, #424	; (adr r3, 800b1e0 <_dtoa_r+0x2f0>)
 800b036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03a:	f7f5 fafd 	bl	8000638 <__aeabi_dmul>
 800b03e:	4602      	mov	r2, r0
 800b040:	460b      	mov	r3, r1
 800b042:	4630      	mov	r0, r6
 800b044:	4639      	mov	r1, r7
 800b046:	f7f5 f941 	bl	80002cc <__adddf3>
 800b04a:	4606      	mov	r6, r0
 800b04c:	460f      	mov	r7, r1
 800b04e:	f7f5 fda3 	bl	8000b98 <__aeabi_d2iz>
 800b052:	2200      	movs	r2, #0
 800b054:	4682      	mov	sl, r0
 800b056:	2300      	movs	r3, #0
 800b058:	4630      	mov	r0, r6
 800b05a:	4639      	mov	r1, r7
 800b05c:	f7f5 fd5e 	bl	8000b1c <__aeabi_dcmplt>
 800b060:	b148      	cbz	r0, 800b076 <_dtoa_r+0x186>
 800b062:	4650      	mov	r0, sl
 800b064:	f7f5 fa7e 	bl	8000564 <__aeabi_i2d>
 800b068:	4632      	mov	r2, r6
 800b06a:	463b      	mov	r3, r7
 800b06c:	f7f5 fd4c 	bl	8000b08 <__aeabi_dcmpeq>
 800b070:	b908      	cbnz	r0, 800b076 <_dtoa_r+0x186>
 800b072:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b076:	f1ba 0f16 	cmp.w	sl, #22
 800b07a:	d854      	bhi.n	800b126 <_dtoa_r+0x236>
 800b07c:	4b61      	ldr	r3, [pc, #388]	; (800b204 <_dtoa_r+0x314>)
 800b07e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b08a:	f7f5 fd47 	bl	8000b1c <__aeabi_dcmplt>
 800b08e:	2800      	cmp	r0, #0
 800b090:	d04b      	beq.n	800b12a <_dtoa_r+0x23a>
 800b092:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b096:	2300      	movs	r3, #0
 800b098:	930e      	str	r3, [sp, #56]	; 0x38
 800b09a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b09c:	1b5d      	subs	r5, r3, r5
 800b09e:	1e6b      	subs	r3, r5, #1
 800b0a0:	9304      	str	r3, [sp, #16]
 800b0a2:	bf43      	ittte	mi
 800b0a4:	2300      	movmi	r3, #0
 800b0a6:	f1c5 0801 	rsbmi	r8, r5, #1
 800b0aa:	9304      	strmi	r3, [sp, #16]
 800b0ac:	f04f 0800 	movpl.w	r8, #0
 800b0b0:	f1ba 0f00 	cmp.w	sl, #0
 800b0b4:	db3b      	blt.n	800b12e <_dtoa_r+0x23e>
 800b0b6:	9b04      	ldr	r3, [sp, #16]
 800b0b8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800b0bc:	4453      	add	r3, sl
 800b0be:	9304      	str	r3, [sp, #16]
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	9306      	str	r3, [sp, #24]
 800b0c4:	9b05      	ldr	r3, [sp, #20]
 800b0c6:	2b09      	cmp	r3, #9
 800b0c8:	d869      	bhi.n	800b19e <_dtoa_r+0x2ae>
 800b0ca:	2b05      	cmp	r3, #5
 800b0cc:	bfc4      	itt	gt
 800b0ce:	3b04      	subgt	r3, #4
 800b0d0:	9305      	strgt	r3, [sp, #20]
 800b0d2:	9b05      	ldr	r3, [sp, #20]
 800b0d4:	f1a3 0302 	sub.w	r3, r3, #2
 800b0d8:	bfcc      	ite	gt
 800b0da:	2500      	movgt	r5, #0
 800b0dc:	2501      	movle	r5, #1
 800b0de:	2b03      	cmp	r3, #3
 800b0e0:	d869      	bhi.n	800b1b6 <_dtoa_r+0x2c6>
 800b0e2:	e8df f003 	tbb	[pc, r3]
 800b0e6:	4e2c      	.short	0x4e2c
 800b0e8:	5a4c      	.short	0x5a4c
 800b0ea:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800b0ee:	441d      	add	r5, r3
 800b0f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b0f4:	2b20      	cmp	r3, #32
 800b0f6:	bfc1      	itttt	gt
 800b0f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b0fc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b100:	fa09 f303 	lslgt.w	r3, r9, r3
 800b104:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b108:	bfda      	itte	le
 800b10a:	f1c3 0320 	rsble	r3, r3, #32
 800b10e:	fa06 f003 	lslle.w	r0, r6, r3
 800b112:	4318      	orrgt	r0, r3
 800b114:	f7f5 fa16 	bl	8000544 <__aeabi_ui2d>
 800b118:	2301      	movs	r3, #1
 800b11a:	4606      	mov	r6, r0
 800b11c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b120:	3d01      	subs	r5, #1
 800b122:	9310      	str	r3, [sp, #64]	; 0x40
 800b124:	e771      	b.n	800b00a <_dtoa_r+0x11a>
 800b126:	2301      	movs	r3, #1
 800b128:	e7b6      	b.n	800b098 <_dtoa_r+0x1a8>
 800b12a:	900e      	str	r0, [sp, #56]	; 0x38
 800b12c:	e7b5      	b.n	800b09a <_dtoa_r+0x1aa>
 800b12e:	f1ca 0300 	rsb	r3, sl, #0
 800b132:	9306      	str	r3, [sp, #24]
 800b134:	2300      	movs	r3, #0
 800b136:	eba8 080a 	sub.w	r8, r8, sl
 800b13a:	930d      	str	r3, [sp, #52]	; 0x34
 800b13c:	e7c2      	b.n	800b0c4 <_dtoa_r+0x1d4>
 800b13e:	2300      	movs	r3, #0
 800b140:	9308      	str	r3, [sp, #32]
 800b142:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b144:	2b00      	cmp	r3, #0
 800b146:	dc39      	bgt.n	800b1bc <_dtoa_r+0x2cc>
 800b148:	f04f 0901 	mov.w	r9, #1
 800b14c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b150:	464b      	mov	r3, r9
 800b152:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b156:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b158:	2200      	movs	r2, #0
 800b15a:	6042      	str	r2, [r0, #4]
 800b15c:	2204      	movs	r2, #4
 800b15e:	f102 0614 	add.w	r6, r2, #20
 800b162:	429e      	cmp	r6, r3
 800b164:	6841      	ldr	r1, [r0, #4]
 800b166:	d92f      	bls.n	800b1c8 <_dtoa_r+0x2d8>
 800b168:	4620      	mov	r0, r4
 800b16a:	f001 f849 	bl	800c200 <_Balloc>
 800b16e:	9000      	str	r0, [sp, #0]
 800b170:	2800      	cmp	r0, #0
 800b172:	d14b      	bne.n	800b20c <_dtoa_r+0x31c>
 800b174:	4b24      	ldr	r3, [pc, #144]	; (800b208 <_dtoa_r+0x318>)
 800b176:	4602      	mov	r2, r0
 800b178:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b17c:	e6d1      	b.n	800af22 <_dtoa_r+0x32>
 800b17e:	2301      	movs	r3, #1
 800b180:	e7de      	b.n	800b140 <_dtoa_r+0x250>
 800b182:	2300      	movs	r3, #0
 800b184:	9308      	str	r3, [sp, #32]
 800b186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b188:	eb0a 0903 	add.w	r9, sl, r3
 800b18c:	f109 0301 	add.w	r3, r9, #1
 800b190:	2b01      	cmp	r3, #1
 800b192:	9301      	str	r3, [sp, #4]
 800b194:	bfb8      	it	lt
 800b196:	2301      	movlt	r3, #1
 800b198:	e7dd      	b.n	800b156 <_dtoa_r+0x266>
 800b19a:	2301      	movs	r3, #1
 800b19c:	e7f2      	b.n	800b184 <_dtoa_r+0x294>
 800b19e:	2501      	movs	r5, #1
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	9305      	str	r3, [sp, #20]
 800b1a4:	9508      	str	r5, [sp, #32]
 800b1a6:	f04f 39ff 	mov.w	r9, #4294967295
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	f8cd 9004 	str.w	r9, [sp, #4]
 800b1b0:	2312      	movs	r3, #18
 800b1b2:	9209      	str	r2, [sp, #36]	; 0x24
 800b1b4:	e7cf      	b.n	800b156 <_dtoa_r+0x266>
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	9308      	str	r3, [sp, #32]
 800b1ba:	e7f4      	b.n	800b1a6 <_dtoa_r+0x2b6>
 800b1bc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800b1c0:	f8cd 9004 	str.w	r9, [sp, #4]
 800b1c4:	464b      	mov	r3, r9
 800b1c6:	e7c6      	b.n	800b156 <_dtoa_r+0x266>
 800b1c8:	3101      	adds	r1, #1
 800b1ca:	6041      	str	r1, [r0, #4]
 800b1cc:	0052      	lsls	r2, r2, #1
 800b1ce:	e7c6      	b.n	800b15e <_dtoa_r+0x26e>
 800b1d0:	636f4361 	.word	0x636f4361
 800b1d4:	3fd287a7 	.word	0x3fd287a7
 800b1d8:	8b60c8b3 	.word	0x8b60c8b3
 800b1dc:	3fc68a28 	.word	0x3fc68a28
 800b1e0:	509f79fb 	.word	0x509f79fb
 800b1e4:	3fd34413 	.word	0x3fd34413
 800b1e8:	0800dd86 	.word	0x0800dd86
 800b1ec:	0800dd9d 	.word	0x0800dd9d
 800b1f0:	7ff00000 	.word	0x7ff00000
 800b1f4:	0800dd82 	.word	0x0800dd82
 800b1f8:	0800dd79 	.word	0x0800dd79
 800b1fc:	0800dbf9 	.word	0x0800dbf9
 800b200:	3ff80000 	.word	0x3ff80000
 800b204:	0800df18 	.word	0x0800df18
 800b208:	0800ddfc 	.word	0x0800ddfc
 800b20c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b20e:	9a00      	ldr	r2, [sp, #0]
 800b210:	601a      	str	r2, [r3, #0]
 800b212:	9b01      	ldr	r3, [sp, #4]
 800b214:	2b0e      	cmp	r3, #14
 800b216:	f200 80ad 	bhi.w	800b374 <_dtoa_r+0x484>
 800b21a:	2d00      	cmp	r5, #0
 800b21c:	f000 80aa 	beq.w	800b374 <_dtoa_r+0x484>
 800b220:	f1ba 0f00 	cmp.w	sl, #0
 800b224:	dd36      	ble.n	800b294 <_dtoa_r+0x3a4>
 800b226:	4ac3      	ldr	r2, [pc, #780]	; (800b534 <_dtoa_r+0x644>)
 800b228:	f00a 030f 	and.w	r3, sl, #15
 800b22c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b230:	ed93 7b00 	vldr	d7, [r3]
 800b234:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b238:	ea4f 172a 	mov.w	r7, sl, asr #4
 800b23c:	eeb0 8a47 	vmov.f32	s16, s14
 800b240:	eef0 8a67 	vmov.f32	s17, s15
 800b244:	d016      	beq.n	800b274 <_dtoa_r+0x384>
 800b246:	4bbc      	ldr	r3, [pc, #752]	; (800b538 <_dtoa_r+0x648>)
 800b248:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b24c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b250:	f7f5 fb1c 	bl	800088c <__aeabi_ddiv>
 800b254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b258:	f007 070f 	and.w	r7, r7, #15
 800b25c:	2503      	movs	r5, #3
 800b25e:	4eb6      	ldr	r6, [pc, #728]	; (800b538 <_dtoa_r+0x648>)
 800b260:	b957      	cbnz	r7, 800b278 <_dtoa_r+0x388>
 800b262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b266:	ec53 2b18 	vmov	r2, r3, d8
 800b26a:	f7f5 fb0f 	bl	800088c <__aeabi_ddiv>
 800b26e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b272:	e029      	b.n	800b2c8 <_dtoa_r+0x3d8>
 800b274:	2502      	movs	r5, #2
 800b276:	e7f2      	b.n	800b25e <_dtoa_r+0x36e>
 800b278:	07f9      	lsls	r1, r7, #31
 800b27a:	d508      	bpl.n	800b28e <_dtoa_r+0x39e>
 800b27c:	ec51 0b18 	vmov	r0, r1, d8
 800b280:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b284:	f7f5 f9d8 	bl	8000638 <__aeabi_dmul>
 800b288:	ec41 0b18 	vmov	d8, r0, r1
 800b28c:	3501      	adds	r5, #1
 800b28e:	107f      	asrs	r7, r7, #1
 800b290:	3608      	adds	r6, #8
 800b292:	e7e5      	b.n	800b260 <_dtoa_r+0x370>
 800b294:	f000 80a6 	beq.w	800b3e4 <_dtoa_r+0x4f4>
 800b298:	f1ca 0600 	rsb	r6, sl, #0
 800b29c:	4ba5      	ldr	r3, [pc, #660]	; (800b534 <_dtoa_r+0x644>)
 800b29e:	4fa6      	ldr	r7, [pc, #664]	; (800b538 <_dtoa_r+0x648>)
 800b2a0:	f006 020f 	and.w	r2, r6, #15
 800b2a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b2b0:	f7f5 f9c2 	bl	8000638 <__aeabi_dmul>
 800b2b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2b8:	1136      	asrs	r6, r6, #4
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	2502      	movs	r5, #2
 800b2be:	2e00      	cmp	r6, #0
 800b2c0:	f040 8085 	bne.w	800b3ce <_dtoa_r+0x4de>
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1d2      	bne.n	800b26e <_dtoa_r+0x37e>
 800b2c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f000 808c 	beq.w	800b3e8 <_dtoa_r+0x4f8>
 800b2d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b2d4:	4b99      	ldr	r3, [pc, #612]	; (800b53c <_dtoa_r+0x64c>)
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	4630      	mov	r0, r6
 800b2da:	4639      	mov	r1, r7
 800b2dc:	f7f5 fc1e 	bl	8000b1c <__aeabi_dcmplt>
 800b2e0:	2800      	cmp	r0, #0
 800b2e2:	f000 8081 	beq.w	800b3e8 <_dtoa_r+0x4f8>
 800b2e6:	9b01      	ldr	r3, [sp, #4]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d07d      	beq.n	800b3e8 <_dtoa_r+0x4f8>
 800b2ec:	f1b9 0f00 	cmp.w	r9, #0
 800b2f0:	dd3c      	ble.n	800b36c <_dtoa_r+0x47c>
 800b2f2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b2f6:	9307      	str	r3, [sp, #28]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	4b91      	ldr	r3, [pc, #580]	; (800b540 <_dtoa_r+0x650>)
 800b2fc:	4630      	mov	r0, r6
 800b2fe:	4639      	mov	r1, r7
 800b300:	f7f5 f99a 	bl	8000638 <__aeabi_dmul>
 800b304:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b308:	3501      	adds	r5, #1
 800b30a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800b30e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b312:	4628      	mov	r0, r5
 800b314:	f7f5 f926 	bl	8000564 <__aeabi_i2d>
 800b318:	4632      	mov	r2, r6
 800b31a:	463b      	mov	r3, r7
 800b31c:	f7f5 f98c 	bl	8000638 <__aeabi_dmul>
 800b320:	4b88      	ldr	r3, [pc, #544]	; (800b544 <_dtoa_r+0x654>)
 800b322:	2200      	movs	r2, #0
 800b324:	f7f4 ffd2 	bl	80002cc <__adddf3>
 800b328:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b32c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b330:	9303      	str	r3, [sp, #12]
 800b332:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b334:	2b00      	cmp	r3, #0
 800b336:	d15c      	bne.n	800b3f2 <_dtoa_r+0x502>
 800b338:	4b83      	ldr	r3, [pc, #524]	; (800b548 <_dtoa_r+0x658>)
 800b33a:	2200      	movs	r2, #0
 800b33c:	4630      	mov	r0, r6
 800b33e:	4639      	mov	r1, r7
 800b340:	f7f4 ffc2 	bl	80002c8 <__aeabi_dsub>
 800b344:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b348:	4606      	mov	r6, r0
 800b34a:	460f      	mov	r7, r1
 800b34c:	f7f5 fc04 	bl	8000b58 <__aeabi_dcmpgt>
 800b350:	2800      	cmp	r0, #0
 800b352:	f040 8296 	bne.w	800b882 <_dtoa_r+0x992>
 800b356:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b35a:	4630      	mov	r0, r6
 800b35c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b360:	4639      	mov	r1, r7
 800b362:	f7f5 fbdb 	bl	8000b1c <__aeabi_dcmplt>
 800b366:	2800      	cmp	r0, #0
 800b368:	f040 8288 	bne.w	800b87c <_dtoa_r+0x98c>
 800b36c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b370:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b374:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b376:	2b00      	cmp	r3, #0
 800b378:	f2c0 8158 	blt.w	800b62c <_dtoa_r+0x73c>
 800b37c:	f1ba 0f0e 	cmp.w	sl, #14
 800b380:	f300 8154 	bgt.w	800b62c <_dtoa_r+0x73c>
 800b384:	4b6b      	ldr	r3, [pc, #428]	; (800b534 <_dtoa_r+0x644>)
 800b386:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b38a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b38e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b390:	2b00      	cmp	r3, #0
 800b392:	f280 80e3 	bge.w	800b55c <_dtoa_r+0x66c>
 800b396:	9b01      	ldr	r3, [sp, #4]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	f300 80df 	bgt.w	800b55c <_dtoa_r+0x66c>
 800b39e:	f040 826d 	bne.w	800b87c <_dtoa_r+0x98c>
 800b3a2:	4b69      	ldr	r3, [pc, #420]	; (800b548 <_dtoa_r+0x658>)
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	4640      	mov	r0, r8
 800b3a8:	4649      	mov	r1, r9
 800b3aa:	f7f5 f945 	bl	8000638 <__aeabi_dmul>
 800b3ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b3b2:	f7f5 fbc7 	bl	8000b44 <__aeabi_dcmpge>
 800b3b6:	9e01      	ldr	r6, [sp, #4]
 800b3b8:	4637      	mov	r7, r6
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	f040 8243 	bne.w	800b846 <_dtoa_r+0x956>
 800b3c0:	9d00      	ldr	r5, [sp, #0]
 800b3c2:	2331      	movs	r3, #49	; 0x31
 800b3c4:	f805 3b01 	strb.w	r3, [r5], #1
 800b3c8:	f10a 0a01 	add.w	sl, sl, #1
 800b3cc:	e23f      	b.n	800b84e <_dtoa_r+0x95e>
 800b3ce:	07f2      	lsls	r2, r6, #31
 800b3d0:	d505      	bpl.n	800b3de <_dtoa_r+0x4ee>
 800b3d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3d6:	f7f5 f92f 	bl	8000638 <__aeabi_dmul>
 800b3da:	3501      	adds	r5, #1
 800b3dc:	2301      	movs	r3, #1
 800b3de:	1076      	asrs	r6, r6, #1
 800b3e0:	3708      	adds	r7, #8
 800b3e2:	e76c      	b.n	800b2be <_dtoa_r+0x3ce>
 800b3e4:	2502      	movs	r5, #2
 800b3e6:	e76f      	b.n	800b2c8 <_dtoa_r+0x3d8>
 800b3e8:	9b01      	ldr	r3, [sp, #4]
 800b3ea:	f8cd a01c 	str.w	sl, [sp, #28]
 800b3ee:	930c      	str	r3, [sp, #48]	; 0x30
 800b3f0:	e78d      	b.n	800b30e <_dtoa_r+0x41e>
 800b3f2:	9900      	ldr	r1, [sp, #0]
 800b3f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b3f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3f8:	4b4e      	ldr	r3, [pc, #312]	; (800b534 <_dtoa_r+0x644>)
 800b3fa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3fe:	4401      	add	r1, r0
 800b400:	9102      	str	r1, [sp, #8]
 800b402:	9908      	ldr	r1, [sp, #32]
 800b404:	eeb0 8a47 	vmov.f32	s16, s14
 800b408:	eef0 8a67 	vmov.f32	s17, s15
 800b40c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b410:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b414:	2900      	cmp	r1, #0
 800b416:	d045      	beq.n	800b4a4 <_dtoa_r+0x5b4>
 800b418:	494c      	ldr	r1, [pc, #304]	; (800b54c <_dtoa_r+0x65c>)
 800b41a:	2000      	movs	r0, #0
 800b41c:	f7f5 fa36 	bl	800088c <__aeabi_ddiv>
 800b420:	ec53 2b18 	vmov	r2, r3, d8
 800b424:	f7f4 ff50 	bl	80002c8 <__aeabi_dsub>
 800b428:	9d00      	ldr	r5, [sp, #0]
 800b42a:	ec41 0b18 	vmov	d8, r0, r1
 800b42e:	4639      	mov	r1, r7
 800b430:	4630      	mov	r0, r6
 800b432:	f7f5 fbb1 	bl	8000b98 <__aeabi_d2iz>
 800b436:	900c      	str	r0, [sp, #48]	; 0x30
 800b438:	f7f5 f894 	bl	8000564 <__aeabi_i2d>
 800b43c:	4602      	mov	r2, r0
 800b43e:	460b      	mov	r3, r1
 800b440:	4630      	mov	r0, r6
 800b442:	4639      	mov	r1, r7
 800b444:	f7f4 ff40 	bl	80002c8 <__aeabi_dsub>
 800b448:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b44a:	3330      	adds	r3, #48	; 0x30
 800b44c:	f805 3b01 	strb.w	r3, [r5], #1
 800b450:	ec53 2b18 	vmov	r2, r3, d8
 800b454:	4606      	mov	r6, r0
 800b456:	460f      	mov	r7, r1
 800b458:	f7f5 fb60 	bl	8000b1c <__aeabi_dcmplt>
 800b45c:	2800      	cmp	r0, #0
 800b45e:	d165      	bne.n	800b52c <_dtoa_r+0x63c>
 800b460:	4632      	mov	r2, r6
 800b462:	463b      	mov	r3, r7
 800b464:	4935      	ldr	r1, [pc, #212]	; (800b53c <_dtoa_r+0x64c>)
 800b466:	2000      	movs	r0, #0
 800b468:	f7f4 ff2e 	bl	80002c8 <__aeabi_dsub>
 800b46c:	ec53 2b18 	vmov	r2, r3, d8
 800b470:	f7f5 fb54 	bl	8000b1c <__aeabi_dcmplt>
 800b474:	2800      	cmp	r0, #0
 800b476:	f040 80b9 	bne.w	800b5ec <_dtoa_r+0x6fc>
 800b47a:	9b02      	ldr	r3, [sp, #8]
 800b47c:	429d      	cmp	r5, r3
 800b47e:	f43f af75 	beq.w	800b36c <_dtoa_r+0x47c>
 800b482:	4b2f      	ldr	r3, [pc, #188]	; (800b540 <_dtoa_r+0x650>)
 800b484:	ec51 0b18 	vmov	r0, r1, d8
 800b488:	2200      	movs	r2, #0
 800b48a:	f7f5 f8d5 	bl	8000638 <__aeabi_dmul>
 800b48e:	4b2c      	ldr	r3, [pc, #176]	; (800b540 <_dtoa_r+0x650>)
 800b490:	ec41 0b18 	vmov	d8, r0, r1
 800b494:	2200      	movs	r2, #0
 800b496:	4630      	mov	r0, r6
 800b498:	4639      	mov	r1, r7
 800b49a:	f7f5 f8cd 	bl	8000638 <__aeabi_dmul>
 800b49e:	4606      	mov	r6, r0
 800b4a0:	460f      	mov	r7, r1
 800b4a2:	e7c4      	b.n	800b42e <_dtoa_r+0x53e>
 800b4a4:	ec51 0b17 	vmov	r0, r1, d7
 800b4a8:	f7f5 f8c6 	bl	8000638 <__aeabi_dmul>
 800b4ac:	9b02      	ldr	r3, [sp, #8]
 800b4ae:	9d00      	ldr	r5, [sp, #0]
 800b4b0:	930c      	str	r3, [sp, #48]	; 0x30
 800b4b2:	ec41 0b18 	vmov	d8, r0, r1
 800b4b6:	4639      	mov	r1, r7
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7f5 fb6d 	bl	8000b98 <__aeabi_d2iz>
 800b4be:	9011      	str	r0, [sp, #68]	; 0x44
 800b4c0:	f7f5 f850 	bl	8000564 <__aeabi_i2d>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	4630      	mov	r0, r6
 800b4ca:	4639      	mov	r1, r7
 800b4cc:	f7f4 fefc 	bl	80002c8 <__aeabi_dsub>
 800b4d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b4d2:	3330      	adds	r3, #48	; 0x30
 800b4d4:	f805 3b01 	strb.w	r3, [r5], #1
 800b4d8:	9b02      	ldr	r3, [sp, #8]
 800b4da:	429d      	cmp	r5, r3
 800b4dc:	4606      	mov	r6, r0
 800b4de:	460f      	mov	r7, r1
 800b4e0:	f04f 0200 	mov.w	r2, #0
 800b4e4:	d134      	bne.n	800b550 <_dtoa_r+0x660>
 800b4e6:	4b19      	ldr	r3, [pc, #100]	; (800b54c <_dtoa_r+0x65c>)
 800b4e8:	ec51 0b18 	vmov	r0, r1, d8
 800b4ec:	f7f4 feee 	bl	80002cc <__adddf3>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	4630      	mov	r0, r6
 800b4f6:	4639      	mov	r1, r7
 800b4f8:	f7f5 fb2e 	bl	8000b58 <__aeabi_dcmpgt>
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	d175      	bne.n	800b5ec <_dtoa_r+0x6fc>
 800b500:	ec53 2b18 	vmov	r2, r3, d8
 800b504:	4911      	ldr	r1, [pc, #68]	; (800b54c <_dtoa_r+0x65c>)
 800b506:	2000      	movs	r0, #0
 800b508:	f7f4 fede 	bl	80002c8 <__aeabi_dsub>
 800b50c:	4602      	mov	r2, r0
 800b50e:	460b      	mov	r3, r1
 800b510:	4630      	mov	r0, r6
 800b512:	4639      	mov	r1, r7
 800b514:	f7f5 fb02 	bl	8000b1c <__aeabi_dcmplt>
 800b518:	2800      	cmp	r0, #0
 800b51a:	f43f af27 	beq.w	800b36c <_dtoa_r+0x47c>
 800b51e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b520:	1e6b      	subs	r3, r5, #1
 800b522:	930c      	str	r3, [sp, #48]	; 0x30
 800b524:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b528:	2b30      	cmp	r3, #48	; 0x30
 800b52a:	d0f8      	beq.n	800b51e <_dtoa_r+0x62e>
 800b52c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b530:	e04a      	b.n	800b5c8 <_dtoa_r+0x6d8>
 800b532:	bf00      	nop
 800b534:	0800df18 	.word	0x0800df18
 800b538:	0800def0 	.word	0x0800def0
 800b53c:	3ff00000 	.word	0x3ff00000
 800b540:	40240000 	.word	0x40240000
 800b544:	401c0000 	.word	0x401c0000
 800b548:	40140000 	.word	0x40140000
 800b54c:	3fe00000 	.word	0x3fe00000
 800b550:	4baf      	ldr	r3, [pc, #700]	; (800b810 <_dtoa_r+0x920>)
 800b552:	f7f5 f871 	bl	8000638 <__aeabi_dmul>
 800b556:	4606      	mov	r6, r0
 800b558:	460f      	mov	r7, r1
 800b55a:	e7ac      	b.n	800b4b6 <_dtoa_r+0x5c6>
 800b55c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b560:	9d00      	ldr	r5, [sp, #0]
 800b562:	4642      	mov	r2, r8
 800b564:	464b      	mov	r3, r9
 800b566:	4630      	mov	r0, r6
 800b568:	4639      	mov	r1, r7
 800b56a:	f7f5 f98f 	bl	800088c <__aeabi_ddiv>
 800b56e:	f7f5 fb13 	bl	8000b98 <__aeabi_d2iz>
 800b572:	9002      	str	r0, [sp, #8]
 800b574:	f7f4 fff6 	bl	8000564 <__aeabi_i2d>
 800b578:	4642      	mov	r2, r8
 800b57a:	464b      	mov	r3, r9
 800b57c:	f7f5 f85c 	bl	8000638 <__aeabi_dmul>
 800b580:	4602      	mov	r2, r0
 800b582:	460b      	mov	r3, r1
 800b584:	4630      	mov	r0, r6
 800b586:	4639      	mov	r1, r7
 800b588:	f7f4 fe9e 	bl	80002c8 <__aeabi_dsub>
 800b58c:	9e02      	ldr	r6, [sp, #8]
 800b58e:	9f01      	ldr	r7, [sp, #4]
 800b590:	3630      	adds	r6, #48	; 0x30
 800b592:	f805 6b01 	strb.w	r6, [r5], #1
 800b596:	9e00      	ldr	r6, [sp, #0]
 800b598:	1bae      	subs	r6, r5, r6
 800b59a:	42b7      	cmp	r7, r6
 800b59c:	4602      	mov	r2, r0
 800b59e:	460b      	mov	r3, r1
 800b5a0:	d137      	bne.n	800b612 <_dtoa_r+0x722>
 800b5a2:	f7f4 fe93 	bl	80002cc <__adddf3>
 800b5a6:	4642      	mov	r2, r8
 800b5a8:	464b      	mov	r3, r9
 800b5aa:	4606      	mov	r6, r0
 800b5ac:	460f      	mov	r7, r1
 800b5ae:	f7f5 fad3 	bl	8000b58 <__aeabi_dcmpgt>
 800b5b2:	b9c8      	cbnz	r0, 800b5e8 <_dtoa_r+0x6f8>
 800b5b4:	4642      	mov	r2, r8
 800b5b6:	464b      	mov	r3, r9
 800b5b8:	4630      	mov	r0, r6
 800b5ba:	4639      	mov	r1, r7
 800b5bc:	f7f5 faa4 	bl	8000b08 <__aeabi_dcmpeq>
 800b5c0:	b110      	cbz	r0, 800b5c8 <_dtoa_r+0x6d8>
 800b5c2:	9b02      	ldr	r3, [sp, #8]
 800b5c4:	07d9      	lsls	r1, r3, #31
 800b5c6:	d40f      	bmi.n	800b5e8 <_dtoa_r+0x6f8>
 800b5c8:	4620      	mov	r0, r4
 800b5ca:	4659      	mov	r1, fp
 800b5cc:	f000 fe58 	bl	800c280 <_Bfree>
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	702b      	strb	r3, [r5, #0]
 800b5d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b5d6:	f10a 0001 	add.w	r0, sl, #1
 800b5da:	6018      	str	r0, [r3, #0]
 800b5dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	f43f acd8 	beq.w	800af94 <_dtoa_r+0xa4>
 800b5e4:	601d      	str	r5, [r3, #0]
 800b5e6:	e4d5      	b.n	800af94 <_dtoa_r+0xa4>
 800b5e8:	f8cd a01c 	str.w	sl, [sp, #28]
 800b5ec:	462b      	mov	r3, r5
 800b5ee:	461d      	mov	r5, r3
 800b5f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5f4:	2a39      	cmp	r2, #57	; 0x39
 800b5f6:	d108      	bne.n	800b60a <_dtoa_r+0x71a>
 800b5f8:	9a00      	ldr	r2, [sp, #0]
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d1f7      	bne.n	800b5ee <_dtoa_r+0x6fe>
 800b5fe:	9a07      	ldr	r2, [sp, #28]
 800b600:	9900      	ldr	r1, [sp, #0]
 800b602:	3201      	adds	r2, #1
 800b604:	9207      	str	r2, [sp, #28]
 800b606:	2230      	movs	r2, #48	; 0x30
 800b608:	700a      	strb	r2, [r1, #0]
 800b60a:	781a      	ldrb	r2, [r3, #0]
 800b60c:	3201      	adds	r2, #1
 800b60e:	701a      	strb	r2, [r3, #0]
 800b610:	e78c      	b.n	800b52c <_dtoa_r+0x63c>
 800b612:	4b7f      	ldr	r3, [pc, #508]	; (800b810 <_dtoa_r+0x920>)
 800b614:	2200      	movs	r2, #0
 800b616:	f7f5 f80f 	bl	8000638 <__aeabi_dmul>
 800b61a:	2200      	movs	r2, #0
 800b61c:	2300      	movs	r3, #0
 800b61e:	4606      	mov	r6, r0
 800b620:	460f      	mov	r7, r1
 800b622:	f7f5 fa71 	bl	8000b08 <__aeabi_dcmpeq>
 800b626:	2800      	cmp	r0, #0
 800b628:	d09b      	beq.n	800b562 <_dtoa_r+0x672>
 800b62a:	e7cd      	b.n	800b5c8 <_dtoa_r+0x6d8>
 800b62c:	9a08      	ldr	r2, [sp, #32]
 800b62e:	2a00      	cmp	r2, #0
 800b630:	f000 80c4 	beq.w	800b7bc <_dtoa_r+0x8cc>
 800b634:	9a05      	ldr	r2, [sp, #20]
 800b636:	2a01      	cmp	r2, #1
 800b638:	f300 80a8 	bgt.w	800b78c <_dtoa_r+0x89c>
 800b63c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b63e:	2a00      	cmp	r2, #0
 800b640:	f000 80a0 	beq.w	800b784 <_dtoa_r+0x894>
 800b644:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b648:	9e06      	ldr	r6, [sp, #24]
 800b64a:	4645      	mov	r5, r8
 800b64c:	9a04      	ldr	r2, [sp, #16]
 800b64e:	2101      	movs	r1, #1
 800b650:	441a      	add	r2, r3
 800b652:	4620      	mov	r0, r4
 800b654:	4498      	add	r8, r3
 800b656:	9204      	str	r2, [sp, #16]
 800b658:	f000 ff18 	bl	800c48c <__i2b>
 800b65c:	4607      	mov	r7, r0
 800b65e:	2d00      	cmp	r5, #0
 800b660:	dd0b      	ble.n	800b67a <_dtoa_r+0x78a>
 800b662:	9b04      	ldr	r3, [sp, #16]
 800b664:	2b00      	cmp	r3, #0
 800b666:	dd08      	ble.n	800b67a <_dtoa_r+0x78a>
 800b668:	42ab      	cmp	r3, r5
 800b66a:	9a04      	ldr	r2, [sp, #16]
 800b66c:	bfa8      	it	ge
 800b66e:	462b      	movge	r3, r5
 800b670:	eba8 0803 	sub.w	r8, r8, r3
 800b674:	1aed      	subs	r5, r5, r3
 800b676:	1ad3      	subs	r3, r2, r3
 800b678:	9304      	str	r3, [sp, #16]
 800b67a:	9b06      	ldr	r3, [sp, #24]
 800b67c:	b1fb      	cbz	r3, 800b6be <_dtoa_r+0x7ce>
 800b67e:	9b08      	ldr	r3, [sp, #32]
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 809f 	beq.w	800b7c4 <_dtoa_r+0x8d4>
 800b686:	2e00      	cmp	r6, #0
 800b688:	dd11      	ble.n	800b6ae <_dtoa_r+0x7be>
 800b68a:	4639      	mov	r1, r7
 800b68c:	4632      	mov	r2, r6
 800b68e:	4620      	mov	r0, r4
 800b690:	f000 ffb8 	bl	800c604 <__pow5mult>
 800b694:	465a      	mov	r2, fp
 800b696:	4601      	mov	r1, r0
 800b698:	4607      	mov	r7, r0
 800b69a:	4620      	mov	r0, r4
 800b69c:	f000 ff0c 	bl	800c4b8 <__multiply>
 800b6a0:	4659      	mov	r1, fp
 800b6a2:	9007      	str	r0, [sp, #28]
 800b6a4:	4620      	mov	r0, r4
 800b6a6:	f000 fdeb 	bl	800c280 <_Bfree>
 800b6aa:	9b07      	ldr	r3, [sp, #28]
 800b6ac:	469b      	mov	fp, r3
 800b6ae:	9b06      	ldr	r3, [sp, #24]
 800b6b0:	1b9a      	subs	r2, r3, r6
 800b6b2:	d004      	beq.n	800b6be <_dtoa_r+0x7ce>
 800b6b4:	4659      	mov	r1, fp
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f000 ffa4 	bl	800c604 <__pow5mult>
 800b6bc:	4683      	mov	fp, r0
 800b6be:	2101      	movs	r1, #1
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	f000 fee3 	bl	800c48c <__i2b>
 800b6c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	4606      	mov	r6, r0
 800b6cc:	dd7c      	ble.n	800b7c8 <_dtoa_r+0x8d8>
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	4601      	mov	r1, r0
 800b6d2:	4620      	mov	r0, r4
 800b6d4:	f000 ff96 	bl	800c604 <__pow5mult>
 800b6d8:	9b05      	ldr	r3, [sp, #20]
 800b6da:	2b01      	cmp	r3, #1
 800b6dc:	4606      	mov	r6, r0
 800b6de:	dd76      	ble.n	800b7ce <_dtoa_r+0x8de>
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	9306      	str	r3, [sp, #24]
 800b6e4:	6933      	ldr	r3, [r6, #16]
 800b6e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b6ea:	6918      	ldr	r0, [r3, #16]
 800b6ec:	f000 fe7e 	bl	800c3ec <__hi0bits>
 800b6f0:	f1c0 0020 	rsb	r0, r0, #32
 800b6f4:	9b04      	ldr	r3, [sp, #16]
 800b6f6:	4418      	add	r0, r3
 800b6f8:	f010 001f 	ands.w	r0, r0, #31
 800b6fc:	f000 8086 	beq.w	800b80c <_dtoa_r+0x91c>
 800b700:	f1c0 0320 	rsb	r3, r0, #32
 800b704:	2b04      	cmp	r3, #4
 800b706:	dd7f      	ble.n	800b808 <_dtoa_r+0x918>
 800b708:	f1c0 001c 	rsb	r0, r0, #28
 800b70c:	9b04      	ldr	r3, [sp, #16]
 800b70e:	4403      	add	r3, r0
 800b710:	4480      	add	r8, r0
 800b712:	4405      	add	r5, r0
 800b714:	9304      	str	r3, [sp, #16]
 800b716:	f1b8 0f00 	cmp.w	r8, #0
 800b71a:	dd05      	ble.n	800b728 <_dtoa_r+0x838>
 800b71c:	4659      	mov	r1, fp
 800b71e:	4642      	mov	r2, r8
 800b720:	4620      	mov	r0, r4
 800b722:	f000 ffc9 	bl	800c6b8 <__lshift>
 800b726:	4683      	mov	fp, r0
 800b728:	9b04      	ldr	r3, [sp, #16]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	dd05      	ble.n	800b73a <_dtoa_r+0x84a>
 800b72e:	4631      	mov	r1, r6
 800b730:	461a      	mov	r2, r3
 800b732:	4620      	mov	r0, r4
 800b734:	f000 ffc0 	bl	800c6b8 <__lshift>
 800b738:	4606      	mov	r6, r0
 800b73a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d069      	beq.n	800b814 <_dtoa_r+0x924>
 800b740:	4631      	mov	r1, r6
 800b742:	4658      	mov	r0, fp
 800b744:	f001 f824 	bl	800c790 <__mcmp>
 800b748:	2800      	cmp	r0, #0
 800b74a:	da63      	bge.n	800b814 <_dtoa_r+0x924>
 800b74c:	2300      	movs	r3, #0
 800b74e:	4659      	mov	r1, fp
 800b750:	220a      	movs	r2, #10
 800b752:	4620      	mov	r0, r4
 800b754:	f000 fdb6 	bl	800c2c4 <__multadd>
 800b758:	9b08      	ldr	r3, [sp, #32]
 800b75a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b75e:	4683      	mov	fp, r0
 800b760:	2b00      	cmp	r3, #0
 800b762:	f000 818f 	beq.w	800ba84 <_dtoa_r+0xb94>
 800b766:	4639      	mov	r1, r7
 800b768:	2300      	movs	r3, #0
 800b76a:	220a      	movs	r2, #10
 800b76c:	4620      	mov	r0, r4
 800b76e:	f000 fda9 	bl	800c2c4 <__multadd>
 800b772:	f1b9 0f00 	cmp.w	r9, #0
 800b776:	4607      	mov	r7, r0
 800b778:	f300 808e 	bgt.w	800b898 <_dtoa_r+0x9a8>
 800b77c:	9b05      	ldr	r3, [sp, #20]
 800b77e:	2b02      	cmp	r3, #2
 800b780:	dc50      	bgt.n	800b824 <_dtoa_r+0x934>
 800b782:	e089      	b.n	800b898 <_dtoa_r+0x9a8>
 800b784:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b786:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b78a:	e75d      	b.n	800b648 <_dtoa_r+0x758>
 800b78c:	9b01      	ldr	r3, [sp, #4]
 800b78e:	1e5e      	subs	r6, r3, #1
 800b790:	9b06      	ldr	r3, [sp, #24]
 800b792:	42b3      	cmp	r3, r6
 800b794:	bfbf      	itttt	lt
 800b796:	9b06      	ldrlt	r3, [sp, #24]
 800b798:	9606      	strlt	r6, [sp, #24]
 800b79a:	1af2      	sublt	r2, r6, r3
 800b79c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800b79e:	bfb6      	itet	lt
 800b7a0:	189b      	addlt	r3, r3, r2
 800b7a2:	1b9e      	subge	r6, r3, r6
 800b7a4:	930d      	strlt	r3, [sp, #52]	; 0x34
 800b7a6:	9b01      	ldr	r3, [sp, #4]
 800b7a8:	bfb8      	it	lt
 800b7aa:	2600      	movlt	r6, #0
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	bfb5      	itete	lt
 800b7b0:	eba8 0503 	sublt.w	r5, r8, r3
 800b7b4:	9b01      	ldrge	r3, [sp, #4]
 800b7b6:	2300      	movlt	r3, #0
 800b7b8:	4645      	movge	r5, r8
 800b7ba:	e747      	b.n	800b64c <_dtoa_r+0x75c>
 800b7bc:	9e06      	ldr	r6, [sp, #24]
 800b7be:	9f08      	ldr	r7, [sp, #32]
 800b7c0:	4645      	mov	r5, r8
 800b7c2:	e74c      	b.n	800b65e <_dtoa_r+0x76e>
 800b7c4:	9a06      	ldr	r2, [sp, #24]
 800b7c6:	e775      	b.n	800b6b4 <_dtoa_r+0x7c4>
 800b7c8:	9b05      	ldr	r3, [sp, #20]
 800b7ca:	2b01      	cmp	r3, #1
 800b7cc:	dc18      	bgt.n	800b800 <_dtoa_r+0x910>
 800b7ce:	9b02      	ldr	r3, [sp, #8]
 800b7d0:	b9b3      	cbnz	r3, 800b800 <_dtoa_r+0x910>
 800b7d2:	9b03      	ldr	r3, [sp, #12]
 800b7d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7d8:	b9a3      	cbnz	r3, 800b804 <_dtoa_r+0x914>
 800b7da:	9b03      	ldr	r3, [sp, #12]
 800b7dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b7e0:	0d1b      	lsrs	r3, r3, #20
 800b7e2:	051b      	lsls	r3, r3, #20
 800b7e4:	b12b      	cbz	r3, 800b7f2 <_dtoa_r+0x902>
 800b7e6:	9b04      	ldr	r3, [sp, #16]
 800b7e8:	3301      	adds	r3, #1
 800b7ea:	9304      	str	r3, [sp, #16]
 800b7ec:	f108 0801 	add.w	r8, r8, #1
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	9306      	str	r3, [sp, #24]
 800b7f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	f47f af74 	bne.w	800b6e4 <_dtoa_r+0x7f4>
 800b7fc:	2001      	movs	r0, #1
 800b7fe:	e779      	b.n	800b6f4 <_dtoa_r+0x804>
 800b800:	2300      	movs	r3, #0
 800b802:	e7f6      	b.n	800b7f2 <_dtoa_r+0x902>
 800b804:	9b02      	ldr	r3, [sp, #8]
 800b806:	e7f4      	b.n	800b7f2 <_dtoa_r+0x902>
 800b808:	d085      	beq.n	800b716 <_dtoa_r+0x826>
 800b80a:	4618      	mov	r0, r3
 800b80c:	301c      	adds	r0, #28
 800b80e:	e77d      	b.n	800b70c <_dtoa_r+0x81c>
 800b810:	40240000 	.word	0x40240000
 800b814:	9b01      	ldr	r3, [sp, #4]
 800b816:	2b00      	cmp	r3, #0
 800b818:	dc38      	bgt.n	800b88c <_dtoa_r+0x99c>
 800b81a:	9b05      	ldr	r3, [sp, #20]
 800b81c:	2b02      	cmp	r3, #2
 800b81e:	dd35      	ble.n	800b88c <_dtoa_r+0x99c>
 800b820:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b824:	f1b9 0f00 	cmp.w	r9, #0
 800b828:	d10d      	bne.n	800b846 <_dtoa_r+0x956>
 800b82a:	4631      	mov	r1, r6
 800b82c:	464b      	mov	r3, r9
 800b82e:	2205      	movs	r2, #5
 800b830:	4620      	mov	r0, r4
 800b832:	f000 fd47 	bl	800c2c4 <__multadd>
 800b836:	4601      	mov	r1, r0
 800b838:	4606      	mov	r6, r0
 800b83a:	4658      	mov	r0, fp
 800b83c:	f000 ffa8 	bl	800c790 <__mcmp>
 800b840:	2800      	cmp	r0, #0
 800b842:	f73f adbd 	bgt.w	800b3c0 <_dtoa_r+0x4d0>
 800b846:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b848:	9d00      	ldr	r5, [sp, #0]
 800b84a:	ea6f 0a03 	mvn.w	sl, r3
 800b84e:	f04f 0800 	mov.w	r8, #0
 800b852:	4631      	mov	r1, r6
 800b854:	4620      	mov	r0, r4
 800b856:	f000 fd13 	bl	800c280 <_Bfree>
 800b85a:	2f00      	cmp	r7, #0
 800b85c:	f43f aeb4 	beq.w	800b5c8 <_dtoa_r+0x6d8>
 800b860:	f1b8 0f00 	cmp.w	r8, #0
 800b864:	d005      	beq.n	800b872 <_dtoa_r+0x982>
 800b866:	45b8      	cmp	r8, r7
 800b868:	d003      	beq.n	800b872 <_dtoa_r+0x982>
 800b86a:	4641      	mov	r1, r8
 800b86c:	4620      	mov	r0, r4
 800b86e:	f000 fd07 	bl	800c280 <_Bfree>
 800b872:	4639      	mov	r1, r7
 800b874:	4620      	mov	r0, r4
 800b876:	f000 fd03 	bl	800c280 <_Bfree>
 800b87a:	e6a5      	b.n	800b5c8 <_dtoa_r+0x6d8>
 800b87c:	2600      	movs	r6, #0
 800b87e:	4637      	mov	r7, r6
 800b880:	e7e1      	b.n	800b846 <_dtoa_r+0x956>
 800b882:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800b884:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b888:	4637      	mov	r7, r6
 800b88a:	e599      	b.n	800b3c0 <_dtoa_r+0x4d0>
 800b88c:	9b08      	ldr	r3, [sp, #32]
 800b88e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800b892:	2b00      	cmp	r3, #0
 800b894:	f000 80fd 	beq.w	800ba92 <_dtoa_r+0xba2>
 800b898:	2d00      	cmp	r5, #0
 800b89a:	dd05      	ble.n	800b8a8 <_dtoa_r+0x9b8>
 800b89c:	4639      	mov	r1, r7
 800b89e:	462a      	mov	r2, r5
 800b8a0:	4620      	mov	r0, r4
 800b8a2:	f000 ff09 	bl	800c6b8 <__lshift>
 800b8a6:	4607      	mov	r7, r0
 800b8a8:	9b06      	ldr	r3, [sp, #24]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d05c      	beq.n	800b968 <_dtoa_r+0xa78>
 800b8ae:	6879      	ldr	r1, [r7, #4]
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f000 fca5 	bl	800c200 <_Balloc>
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	b928      	cbnz	r0, 800b8c6 <_dtoa_r+0x9d6>
 800b8ba:	4b80      	ldr	r3, [pc, #512]	; (800babc <_dtoa_r+0xbcc>)
 800b8bc:	4602      	mov	r2, r0
 800b8be:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b8c2:	f7ff bb2e 	b.w	800af22 <_dtoa_r+0x32>
 800b8c6:	693a      	ldr	r2, [r7, #16]
 800b8c8:	3202      	adds	r2, #2
 800b8ca:	0092      	lsls	r2, r2, #2
 800b8cc:	f107 010c 	add.w	r1, r7, #12
 800b8d0:	300c      	adds	r0, #12
 800b8d2:	f000 fc87 	bl	800c1e4 <memcpy>
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	4629      	mov	r1, r5
 800b8da:	4620      	mov	r0, r4
 800b8dc:	f000 feec 	bl	800c6b8 <__lshift>
 800b8e0:	9b00      	ldr	r3, [sp, #0]
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	9301      	str	r3, [sp, #4]
 800b8e6:	9b00      	ldr	r3, [sp, #0]
 800b8e8:	444b      	add	r3, r9
 800b8ea:	9307      	str	r3, [sp, #28]
 800b8ec:	9b02      	ldr	r3, [sp, #8]
 800b8ee:	f003 0301 	and.w	r3, r3, #1
 800b8f2:	46b8      	mov	r8, r7
 800b8f4:	9306      	str	r3, [sp, #24]
 800b8f6:	4607      	mov	r7, r0
 800b8f8:	9b01      	ldr	r3, [sp, #4]
 800b8fa:	4631      	mov	r1, r6
 800b8fc:	3b01      	subs	r3, #1
 800b8fe:	4658      	mov	r0, fp
 800b900:	9302      	str	r3, [sp, #8]
 800b902:	f7ff fa67 	bl	800add4 <quorem>
 800b906:	4603      	mov	r3, r0
 800b908:	3330      	adds	r3, #48	; 0x30
 800b90a:	9004      	str	r0, [sp, #16]
 800b90c:	4641      	mov	r1, r8
 800b90e:	4658      	mov	r0, fp
 800b910:	9308      	str	r3, [sp, #32]
 800b912:	f000 ff3d 	bl	800c790 <__mcmp>
 800b916:	463a      	mov	r2, r7
 800b918:	4681      	mov	r9, r0
 800b91a:	4631      	mov	r1, r6
 800b91c:	4620      	mov	r0, r4
 800b91e:	f000 ff53 	bl	800c7c8 <__mdiff>
 800b922:	68c2      	ldr	r2, [r0, #12]
 800b924:	9b08      	ldr	r3, [sp, #32]
 800b926:	4605      	mov	r5, r0
 800b928:	bb02      	cbnz	r2, 800b96c <_dtoa_r+0xa7c>
 800b92a:	4601      	mov	r1, r0
 800b92c:	4658      	mov	r0, fp
 800b92e:	f000 ff2f 	bl	800c790 <__mcmp>
 800b932:	9b08      	ldr	r3, [sp, #32]
 800b934:	4602      	mov	r2, r0
 800b936:	4629      	mov	r1, r5
 800b938:	4620      	mov	r0, r4
 800b93a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800b93e:	f000 fc9f 	bl	800c280 <_Bfree>
 800b942:	9b05      	ldr	r3, [sp, #20]
 800b944:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b946:	9d01      	ldr	r5, [sp, #4]
 800b948:	ea43 0102 	orr.w	r1, r3, r2
 800b94c:	9b06      	ldr	r3, [sp, #24]
 800b94e:	430b      	orrs	r3, r1
 800b950:	9b08      	ldr	r3, [sp, #32]
 800b952:	d10d      	bne.n	800b970 <_dtoa_r+0xa80>
 800b954:	2b39      	cmp	r3, #57	; 0x39
 800b956:	d029      	beq.n	800b9ac <_dtoa_r+0xabc>
 800b958:	f1b9 0f00 	cmp.w	r9, #0
 800b95c:	dd01      	ble.n	800b962 <_dtoa_r+0xa72>
 800b95e:	9b04      	ldr	r3, [sp, #16]
 800b960:	3331      	adds	r3, #49	; 0x31
 800b962:	9a02      	ldr	r2, [sp, #8]
 800b964:	7013      	strb	r3, [r2, #0]
 800b966:	e774      	b.n	800b852 <_dtoa_r+0x962>
 800b968:	4638      	mov	r0, r7
 800b96a:	e7b9      	b.n	800b8e0 <_dtoa_r+0x9f0>
 800b96c:	2201      	movs	r2, #1
 800b96e:	e7e2      	b.n	800b936 <_dtoa_r+0xa46>
 800b970:	f1b9 0f00 	cmp.w	r9, #0
 800b974:	db06      	blt.n	800b984 <_dtoa_r+0xa94>
 800b976:	9905      	ldr	r1, [sp, #20]
 800b978:	ea41 0909 	orr.w	r9, r1, r9
 800b97c:	9906      	ldr	r1, [sp, #24]
 800b97e:	ea59 0101 	orrs.w	r1, r9, r1
 800b982:	d120      	bne.n	800b9c6 <_dtoa_r+0xad6>
 800b984:	2a00      	cmp	r2, #0
 800b986:	ddec      	ble.n	800b962 <_dtoa_r+0xa72>
 800b988:	4659      	mov	r1, fp
 800b98a:	2201      	movs	r2, #1
 800b98c:	4620      	mov	r0, r4
 800b98e:	9301      	str	r3, [sp, #4]
 800b990:	f000 fe92 	bl	800c6b8 <__lshift>
 800b994:	4631      	mov	r1, r6
 800b996:	4683      	mov	fp, r0
 800b998:	f000 fefa 	bl	800c790 <__mcmp>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	9b01      	ldr	r3, [sp, #4]
 800b9a0:	dc02      	bgt.n	800b9a8 <_dtoa_r+0xab8>
 800b9a2:	d1de      	bne.n	800b962 <_dtoa_r+0xa72>
 800b9a4:	07da      	lsls	r2, r3, #31
 800b9a6:	d5dc      	bpl.n	800b962 <_dtoa_r+0xa72>
 800b9a8:	2b39      	cmp	r3, #57	; 0x39
 800b9aa:	d1d8      	bne.n	800b95e <_dtoa_r+0xa6e>
 800b9ac:	9a02      	ldr	r2, [sp, #8]
 800b9ae:	2339      	movs	r3, #57	; 0x39
 800b9b0:	7013      	strb	r3, [r2, #0]
 800b9b2:	462b      	mov	r3, r5
 800b9b4:	461d      	mov	r5, r3
 800b9b6:	3b01      	subs	r3, #1
 800b9b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b9bc:	2a39      	cmp	r2, #57	; 0x39
 800b9be:	d050      	beq.n	800ba62 <_dtoa_r+0xb72>
 800b9c0:	3201      	adds	r2, #1
 800b9c2:	701a      	strb	r2, [r3, #0]
 800b9c4:	e745      	b.n	800b852 <_dtoa_r+0x962>
 800b9c6:	2a00      	cmp	r2, #0
 800b9c8:	dd03      	ble.n	800b9d2 <_dtoa_r+0xae2>
 800b9ca:	2b39      	cmp	r3, #57	; 0x39
 800b9cc:	d0ee      	beq.n	800b9ac <_dtoa_r+0xabc>
 800b9ce:	3301      	adds	r3, #1
 800b9d0:	e7c7      	b.n	800b962 <_dtoa_r+0xa72>
 800b9d2:	9a01      	ldr	r2, [sp, #4]
 800b9d4:	9907      	ldr	r1, [sp, #28]
 800b9d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b9da:	428a      	cmp	r2, r1
 800b9dc:	d02a      	beq.n	800ba34 <_dtoa_r+0xb44>
 800b9de:	4659      	mov	r1, fp
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	220a      	movs	r2, #10
 800b9e4:	4620      	mov	r0, r4
 800b9e6:	f000 fc6d 	bl	800c2c4 <__multadd>
 800b9ea:	45b8      	cmp	r8, r7
 800b9ec:	4683      	mov	fp, r0
 800b9ee:	f04f 0300 	mov.w	r3, #0
 800b9f2:	f04f 020a 	mov.w	r2, #10
 800b9f6:	4641      	mov	r1, r8
 800b9f8:	4620      	mov	r0, r4
 800b9fa:	d107      	bne.n	800ba0c <_dtoa_r+0xb1c>
 800b9fc:	f000 fc62 	bl	800c2c4 <__multadd>
 800ba00:	4680      	mov	r8, r0
 800ba02:	4607      	mov	r7, r0
 800ba04:	9b01      	ldr	r3, [sp, #4]
 800ba06:	3301      	adds	r3, #1
 800ba08:	9301      	str	r3, [sp, #4]
 800ba0a:	e775      	b.n	800b8f8 <_dtoa_r+0xa08>
 800ba0c:	f000 fc5a 	bl	800c2c4 <__multadd>
 800ba10:	4639      	mov	r1, r7
 800ba12:	4680      	mov	r8, r0
 800ba14:	2300      	movs	r3, #0
 800ba16:	220a      	movs	r2, #10
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f000 fc53 	bl	800c2c4 <__multadd>
 800ba1e:	4607      	mov	r7, r0
 800ba20:	e7f0      	b.n	800ba04 <_dtoa_r+0xb14>
 800ba22:	f1b9 0f00 	cmp.w	r9, #0
 800ba26:	9a00      	ldr	r2, [sp, #0]
 800ba28:	bfcc      	ite	gt
 800ba2a:	464d      	movgt	r5, r9
 800ba2c:	2501      	movle	r5, #1
 800ba2e:	4415      	add	r5, r2
 800ba30:	f04f 0800 	mov.w	r8, #0
 800ba34:	4659      	mov	r1, fp
 800ba36:	2201      	movs	r2, #1
 800ba38:	4620      	mov	r0, r4
 800ba3a:	9301      	str	r3, [sp, #4]
 800ba3c:	f000 fe3c 	bl	800c6b8 <__lshift>
 800ba40:	4631      	mov	r1, r6
 800ba42:	4683      	mov	fp, r0
 800ba44:	f000 fea4 	bl	800c790 <__mcmp>
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	dcb2      	bgt.n	800b9b2 <_dtoa_r+0xac2>
 800ba4c:	d102      	bne.n	800ba54 <_dtoa_r+0xb64>
 800ba4e:	9b01      	ldr	r3, [sp, #4]
 800ba50:	07db      	lsls	r3, r3, #31
 800ba52:	d4ae      	bmi.n	800b9b2 <_dtoa_r+0xac2>
 800ba54:	462b      	mov	r3, r5
 800ba56:	461d      	mov	r5, r3
 800ba58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba5c:	2a30      	cmp	r2, #48	; 0x30
 800ba5e:	d0fa      	beq.n	800ba56 <_dtoa_r+0xb66>
 800ba60:	e6f7      	b.n	800b852 <_dtoa_r+0x962>
 800ba62:	9a00      	ldr	r2, [sp, #0]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d1a5      	bne.n	800b9b4 <_dtoa_r+0xac4>
 800ba68:	f10a 0a01 	add.w	sl, sl, #1
 800ba6c:	2331      	movs	r3, #49	; 0x31
 800ba6e:	e779      	b.n	800b964 <_dtoa_r+0xa74>
 800ba70:	4b13      	ldr	r3, [pc, #76]	; (800bac0 <_dtoa_r+0xbd0>)
 800ba72:	f7ff baaf 	b.w	800afd4 <_dtoa_r+0xe4>
 800ba76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	f47f aa86 	bne.w	800af8a <_dtoa_r+0x9a>
 800ba7e:	4b11      	ldr	r3, [pc, #68]	; (800bac4 <_dtoa_r+0xbd4>)
 800ba80:	f7ff baa8 	b.w	800afd4 <_dtoa_r+0xe4>
 800ba84:	f1b9 0f00 	cmp.w	r9, #0
 800ba88:	dc03      	bgt.n	800ba92 <_dtoa_r+0xba2>
 800ba8a:	9b05      	ldr	r3, [sp, #20]
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	f73f aec9 	bgt.w	800b824 <_dtoa_r+0x934>
 800ba92:	9d00      	ldr	r5, [sp, #0]
 800ba94:	4631      	mov	r1, r6
 800ba96:	4658      	mov	r0, fp
 800ba98:	f7ff f99c 	bl	800add4 <quorem>
 800ba9c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800baa0:	f805 3b01 	strb.w	r3, [r5], #1
 800baa4:	9a00      	ldr	r2, [sp, #0]
 800baa6:	1aaa      	subs	r2, r5, r2
 800baa8:	4591      	cmp	r9, r2
 800baaa:	ddba      	ble.n	800ba22 <_dtoa_r+0xb32>
 800baac:	4659      	mov	r1, fp
 800baae:	2300      	movs	r3, #0
 800bab0:	220a      	movs	r2, #10
 800bab2:	4620      	mov	r0, r4
 800bab4:	f000 fc06 	bl	800c2c4 <__multadd>
 800bab8:	4683      	mov	fp, r0
 800baba:	e7eb      	b.n	800ba94 <_dtoa_r+0xba4>
 800babc:	0800ddfc 	.word	0x0800ddfc
 800bac0:	0800dbf8 	.word	0x0800dbf8
 800bac4:	0800dd79 	.word	0x0800dd79

0800bac8 <rshift>:
 800bac8:	6903      	ldr	r3, [r0, #16]
 800baca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bace:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bad2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bad6:	f100 0414 	add.w	r4, r0, #20
 800bada:	dd45      	ble.n	800bb68 <rshift+0xa0>
 800badc:	f011 011f 	ands.w	r1, r1, #31
 800bae0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bae4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bae8:	d10c      	bne.n	800bb04 <rshift+0x3c>
 800baea:	f100 0710 	add.w	r7, r0, #16
 800baee:	4629      	mov	r1, r5
 800baf0:	42b1      	cmp	r1, r6
 800baf2:	d334      	bcc.n	800bb5e <rshift+0x96>
 800baf4:	1a9b      	subs	r3, r3, r2
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	1eea      	subs	r2, r5, #3
 800bafa:	4296      	cmp	r6, r2
 800bafc:	bf38      	it	cc
 800bafe:	2300      	movcc	r3, #0
 800bb00:	4423      	add	r3, r4
 800bb02:	e015      	b.n	800bb30 <rshift+0x68>
 800bb04:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bb08:	f1c1 0820 	rsb	r8, r1, #32
 800bb0c:	40cf      	lsrs	r7, r1
 800bb0e:	f105 0e04 	add.w	lr, r5, #4
 800bb12:	46a1      	mov	r9, r4
 800bb14:	4576      	cmp	r6, lr
 800bb16:	46f4      	mov	ip, lr
 800bb18:	d815      	bhi.n	800bb46 <rshift+0x7e>
 800bb1a:	1a9b      	subs	r3, r3, r2
 800bb1c:	009a      	lsls	r2, r3, #2
 800bb1e:	3a04      	subs	r2, #4
 800bb20:	3501      	adds	r5, #1
 800bb22:	42ae      	cmp	r6, r5
 800bb24:	bf38      	it	cc
 800bb26:	2200      	movcc	r2, #0
 800bb28:	18a3      	adds	r3, r4, r2
 800bb2a:	50a7      	str	r7, [r4, r2]
 800bb2c:	b107      	cbz	r7, 800bb30 <rshift+0x68>
 800bb2e:	3304      	adds	r3, #4
 800bb30:	1b1a      	subs	r2, r3, r4
 800bb32:	42a3      	cmp	r3, r4
 800bb34:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bb38:	bf08      	it	eq
 800bb3a:	2300      	moveq	r3, #0
 800bb3c:	6102      	str	r2, [r0, #16]
 800bb3e:	bf08      	it	eq
 800bb40:	6143      	streq	r3, [r0, #20]
 800bb42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb46:	f8dc c000 	ldr.w	ip, [ip]
 800bb4a:	fa0c fc08 	lsl.w	ip, ip, r8
 800bb4e:	ea4c 0707 	orr.w	r7, ip, r7
 800bb52:	f849 7b04 	str.w	r7, [r9], #4
 800bb56:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bb5a:	40cf      	lsrs	r7, r1
 800bb5c:	e7da      	b.n	800bb14 <rshift+0x4c>
 800bb5e:	f851 cb04 	ldr.w	ip, [r1], #4
 800bb62:	f847 cf04 	str.w	ip, [r7, #4]!
 800bb66:	e7c3      	b.n	800baf0 <rshift+0x28>
 800bb68:	4623      	mov	r3, r4
 800bb6a:	e7e1      	b.n	800bb30 <rshift+0x68>

0800bb6c <__hexdig_fun>:
 800bb6c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bb70:	2b09      	cmp	r3, #9
 800bb72:	d802      	bhi.n	800bb7a <__hexdig_fun+0xe>
 800bb74:	3820      	subs	r0, #32
 800bb76:	b2c0      	uxtb	r0, r0
 800bb78:	4770      	bx	lr
 800bb7a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bb7e:	2b05      	cmp	r3, #5
 800bb80:	d801      	bhi.n	800bb86 <__hexdig_fun+0x1a>
 800bb82:	3847      	subs	r0, #71	; 0x47
 800bb84:	e7f7      	b.n	800bb76 <__hexdig_fun+0xa>
 800bb86:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bb8a:	2b05      	cmp	r3, #5
 800bb8c:	d801      	bhi.n	800bb92 <__hexdig_fun+0x26>
 800bb8e:	3827      	subs	r0, #39	; 0x27
 800bb90:	e7f1      	b.n	800bb76 <__hexdig_fun+0xa>
 800bb92:	2000      	movs	r0, #0
 800bb94:	4770      	bx	lr
	...

0800bb98 <__gethex>:
 800bb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9c:	ed2d 8b02 	vpush	{d8}
 800bba0:	b089      	sub	sp, #36	; 0x24
 800bba2:	ee08 0a10 	vmov	s16, r0
 800bba6:	9304      	str	r3, [sp, #16]
 800bba8:	4bbc      	ldr	r3, [pc, #752]	; (800be9c <__gethex+0x304>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	9301      	str	r3, [sp, #4]
 800bbae:	4618      	mov	r0, r3
 800bbb0:	468b      	mov	fp, r1
 800bbb2:	4690      	mov	r8, r2
 800bbb4:	f7f4 fb2c 	bl	8000210 <strlen>
 800bbb8:	9b01      	ldr	r3, [sp, #4]
 800bbba:	f8db 2000 	ldr.w	r2, [fp]
 800bbbe:	4403      	add	r3, r0
 800bbc0:	4682      	mov	sl, r0
 800bbc2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bbc6:	9305      	str	r3, [sp, #20]
 800bbc8:	1c93      	adds	r3, r2, #2
 800bbca:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bbce:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bbd2:	32fe      	adds	r2, #254	; 0xfe
 800bbd4:	18d1      	adds	r1, r2, r3
 800bbd6:	461f      	mov	r7, r3
 800bbd8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bbdc:	9100      	str	r1, [sp, #0]
 800bbde:	2830      	cmp	r0, #48	; 0x30
 800bbe0:	d0f8      	beq.n	800bbd4 <__gethex+0x3c>
 800bbe2:	f7ff ffc3 	bl	800bb6c <__hexdig_fun>
 800bbe6:	4604      	mov	r4, r0
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	d13a      	bne.n	800bc62 <__gethex+0xca>
 800bbec:	9901      	ldr	r1, [sp, #4]
 800bbee:	4652      	mov	r2, sl
 800bbf0:	4638      	mov	r0, r7
 800bbf2:	f001 f9ed 	bl	800cfd0 <strncmp>
 800bbf6:	4605      	mov	r5, r0
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	d168      	bne.n	800bcce <__gethex+0x136>
 800bbfc:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bc00:	eb07 060a 	add.w	r6, r7, sl
 800bc04:	f7ff ffb2 	bl	800bb6c <__hexdig_fun>
 800bc08:	2800      	cmp	r0, #0
 800bc0a:	d062      	beq.n	800bcd2 <__gethex+0x13a>
 800bc0c:	4633      	mov	r3, r6
 800bc0e:	7818      	ldrb	r0, [r3, #0]
 800bc10:	2830      	cmp	r0, #48	; 0x30
 800bc12:	461f      	mov	r7, r3
 800bc14:	f103 0301 	add.w	r3, r3, #1
 800bc18:	d0f9      	beq.n	800bc0e <__gethex+0x76>
 800bc1a:	f7ff ffa7 	bl	800bb6c <__hexdig_fun>
 800bc1e:	2301      	movs	r3, #1
 800bc20:	fab0 f480 	clz	r4, r0
 800bc24:	0964      	lsrs	r4, r4, #5
 800bc26:	4635      	mov	r5, r6
 800bc28:	9300      	str	r3, [sp, #0]
 800bc2a:	463a      	mov	r2, r7
 800bc2c:	4616      	mov	r6, r2
 800bc2e:	3201      	adds	r2, #1
 800bc30:	7830      	ldrb	r0, [r6, #0]
 800bc32:	f7ff ff9b 	bl	800bb6c <__hexdig_fun>
 800bc36:	2800      	cmp	r0, #0
 800bc38:	d1f8      	bne.n	800bc2c <__gethex+0x94>
 800bc3a:	9901      	ldr	r1, [sp, #4]
 800bc3c:	4652      	mov	r2, sl
 800bc3e:	4630      	mov	r0, r6
 800bc40:	f001 f9c6 	bl	800cfd0 <strncmp>
 800bc44:	b980      	cbnz	r0, 800bc68 <__gethex+0xd0>
 800bc46:	b94d      	cbnz	r5, 800bc5c <__gethex+0xc4>
 800bc48:	eb06 050a 	add.w	r5, r6, sl
 800bc4c:	462a      	mov	r2, r5
 800bc4e:	4616      	mov	r6, r2
 800bc50:	3201      	adds	r2, #1
 800bc52:	7830      	ldrb	r0, [r6, #0]
 800bc54:	f7ff ff8a 	bl	800bb6c <__hexdig_fun>
 800bc58:	2800      	cmp	r0, #0
 800bc5a:	d1f8      	bne.n	800bc4e <__gethex+0xb6>
 800bc5c:	1bad      	subs	r5, r5, r6
 800bc5e:	00ad      	lsls	r5, r5, #2
 800bc60:	e004      	b.n	800bc6c <__gethex+0xd4>
 800bc62:	2400      	movs	r4, #0
 800bc64:	4625      	mov	r5, r4
 800bc66:	e7e0      	b.n	800bc2a <__gethex+0x92>
 800bc68:	2d00      	cmp	r5, #0
 800bc6a:	d1f7      	bne.n	800bc5c <__gethex+0xc4>
 800bc6c:	7833      	ldrb	r3, [r6, #0]
 800bc6e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bc72:	2b50      	cmp	r3, #80	; 0x50
 800bc74:	d13b      	bne.n	800bcee <__gethex+0x156>
 800bc76:	7873      	ldrb	r3, [r6, #1]
 800bc78:	2b2b      	cmp	r3, #43	; 0x2b
 800bc7a:	d02c      	beq.n	800bcd6 <__gethex+0x13e>
 800bc7c:	2b2d      	cmp	r3, #45	; 0x2d
 800bc7e:	d02e      	beq.n	800bcde <__gethex+0x146>
 800bc80:	1c71      	adds	r1, r6, #1
 800bc82:	f04f 0900 	mov.w	r9, #0
 800bc86:	7808      	ldrb	r0, [r1, #0]
 800bc88:	f7ff ff70 	bl	800bb6c <__hexdig_fun>
 800bc8c:	1e43      	subs	r3, r0, #1
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	2b18      	cmp	r3, #24
 800bc92:	d82c      	bhi.n	800bcee <__gethex+0x156>
 800bc94:	f1a0 0210 	sub.w	r2, r0, #16
 800bc98:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bc9c:	f7ff ff66 	bl	800bb6c <__hexdig_fun>
 800bca0:	1e43      	subs	r3, r0, #1
 800bca2:	b2db      	uxtb	r3, r3
 800bca4:	2b18      	cmp	r3, #24
 800bca6:	d91d      	bls.n	800bce4 <__gethex+0x14c>
 800bca8:	f1b9 0f00 	cmp.w	r9, #0
 800bcac:	d000      	beq.n	800bcb0 <__gethex+0x118>
 800bcae:	4252      	negs	r2, r2
 800bcb0:	4415      	add	r5, r2
 800bcb2:	f8cb 1000 	str.w	r1, [fp]
 800bcb6:	b1e4      	cbz	r4, 800bcf2 <__gethex+0x15a>
 800bcb8:	9b00      	ldr	r3, [sp, #0]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	bf14      	ite	ne
 800bcbe:	2700      	movne	r7, #0
 800bcc0:	2706      	moveq	r7, #6
 800bcc2:	4638      	mov	r0, r7
 800bcc4:	b009      	add	sp, #36	; 0x24
 800bcc6:	ecbd 8b02 	vpop	{d8}
 800bcca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcce:	463e      	mov	r6, r7
 800bcd0:	4625      	mov	r5, r4
 800bcd2:	2401      	movs	r4, #1
 800bcd4:	e7ca      	b.n	800bc6c <__gethex+0xd4>
 800bcd6:	f04f 0900 	mov.w	r9, #0
 800bcda:	1cb1      	adds	r1, r6, #2
 800bcdc:	e7d3      	b.n	800bc86 <__gethex+0xee>
 800bcde:	f04f 0901 	mov.w	r9, #1
 800bce2:	e7fa      	b.n	800bcda <__gethex+0x142>
 800bce4:	230a      	movs	r3, #10
 800bce6:	fb03 0202 	mla	r2, r3, r2, r0
 800bcea:	3a10      	subs	r2, #16
 800bcec:	e7d4      	b.n	800bc98 <__gethex+0x100>
 800bcee:	4631      	mov	r1, r6
 800bcf0:	e7df      	b.n	800bcb2 <__gethex+0x11a>
 800bcf2:	1bf3      	subs	r3, r6, r7
 800bcf4:	3b01      	subs	r3, #1
 800bcf6:	4621      	mov	r1, r4
 800bcf8:	2b07      	cmp	r3, #7
 800bcfa:	dc0b      	bgt.n	800bd14 <__gethex+0x17c>
 800bcfc:	ee18 0a10 	vmov	r0, s16
 800bd00:	f000 fa7e 	bl	800c200 <_Balloc>
 800bd04:	4604      	mov	r4, r0
 800bd06:	b940      	cbnz	r0, 800bd1a <__gethex+0x182>
 800bd08:	4b65      	ldr	r3, [pc, #404]	; (800bea0 <__gethex+0x308>)
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	21de      	movs	r1, #222	; 0xde
 800bd0e:	4865      	ldr	r0, [pc, #404]	; (800bea4 <__gethex+0x30c>)
 800bd10:	f001 f97e 	bl	800d010 <__assert_func>
 800bd14:	3101      	adds	r1, #1
 800bd16:	105b      	asrs	r3, r3, #1
 800bd18:	e7ee      	b.n	800bcf8 <__gethex+0x160>
 800bd1a:	f100 0914 	add.w	r9, r0, #20
 800bd1e:	f04f 0b00 	mov.w	fp, #0
 800bd22:	f1ca 0301 	rsb	r3, sl, #1
 800bd26:	f8cd 9008 	str.w	r9, [sp, #8]
 800bd2a:	f8cd b000 	str.w	fp, [sp]
 800bd2e:	9306      	str	r3, [sp, #24]
 800bd30:	42b7      	cmp	r7, r6
 800bd32:	d340      	bcc.n	800bdb6 <__gethex+0x21e>
 800bd34:	9802      	ldr	r0, [sp, #8]
 800bd36:	9b00      	ldr	r3, [sp, #0]
 800bd38:	f840 3b04 	str.w	r3, [r0], #4
 800bd3c:	eba0 0009 	sub.w	r0, r0, r9
 800bd40:	1080      	asrs	r0, r0, #2
 800bd42:	0146      	lsls	r6, r0, #5
 800bd44:	6120      	str	r0, [r4, #16]
 800bd46:	4618      	mov	r0, r3
 800bd48:	f000 fb50 	bl	800c3ec <__hi0bits>
 800bd4c:	1a30      	subs	r0, r6, r0
 800bd4e:	f8d8 6000 	ldr.w	r6, [r8]
 800bd52:	42b0      	cmp	r0, r6
 800bd54:	dd63      	ble.n	800be1e <__gethex+0x286>
 800bd56:	1b87      	subs	r7, r0, r6
 800bd58:	4639      	mov	r1, r7
 800bd5a:	4620      	mov	r0, r4
 800bd5c:	f000 feea 	bl	800cb34 <__any_on>
 800bd60:	4682      	mov	sl, r0
 800bd62:	b1a8      	cbz	r0, 800bd90 <__gethex+0x1f8>
 800bd64:	1e7b      	subs	r3, r7, #1
 800bd66:	1159      	asrs	r1, r3, #5
 800bd68:	f003 021f 	and.w	r2, r3, #31
 800bd6c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bd70:	f04f 0a01 	mov.w	sl, #1
 800bd74:	fa0a f202 	lsl.w	r2, sl, r2
 800bd78:	420a      	tst	r2, r1
 800bd7a:	d009      	beq.n	800bd90 <__gethex+0x1f8>
 800bd7c:	4553      	cmp	r3, sl
 800bd7e:	dd05      	ble.n	800bd8c <__gethex+0x1f4>
 800bd80:	1eb9      	subs	r1, r7, #2
 800bd82:	4620      	mov	r0, r4
 800bd84:	f000 fed6 	bl	800cb34 <__any_on>
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	d145      	bne.n	800be18 <__gethex+0x280>
 800bd8c:	f04f 0a02 	mov.w	sl, #2
 800bd90:	4639      	mov	r1, r7
 800bd92:	4620      	mov	r0, r4
 800bd94:	f7ff fe98 	bl	800bac8 <rshift>
 800bd98:	443d      	add	r5, r7
 800bd9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd9e:	42ab      	cmp	r3, r5
 800bda0:	da4c      	bge.n	800be3c <__gethex+0x2a4>
 800bda2:	ee18 0a10 	vmov	r0, s16
 800bda6:	4621      	mov	r1, r4
 800bda8:	f000 fa6a 	bl	800c280 <_Bfree>
 800bdac:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bdae:	2300      	movs	r3, #0
 800bdb0:	6013      	str	r3, [r2, #0]
 800bdb2:	27a3      	movs	r7, #163	; 0xa3
 800bdb4:	e785      	b.n	800bcc2 <__gethex+0x12a>
 800bdb6:	1e73      	subs	r3, r6, #1
 800bdb8:	9a05      	ldr	r2, [sp, #20]
 800bdba:	9303      	str	r3, [sp, #12]
 800bdbc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d019      	beq.n	800bdf8 <__gethex+0x260>
 800bdc4:	f1bb 0f20 	cmp.w	fp, #32
 800bdc8:	d107      	bne.n	800bdda <__gethex+0x242>
 800bdca:	9b02      	ldr	r3, [sp, #8]
 800bdcc:	9a00      	ldr	r2, [sp, #0]
 800bdce:	f843 2b04 	str.w	r2, [r3], #4
 800bdd2:	9302      	str	r3, [sp, #8]
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	9300      	str	r3, [sp, #0]
 800bdd8:	469b      	mov	fp, r3
 800bdda:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bdde:	f7ff fec5 	bl	800bb6c <__hexdig_fun>
 800bde2:	9b00      	ldr	r3, [sp, #0]
 800bde4:	f000 000f 	and.w	r0, r0, #15
 800bde8:	fa00 f00b 	lsl.w	r0, r0, fp
 800bdec:	4303      	orrs	r3, r0
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	f10b 0b04 	add.w	fp, fp, #4
 800bdf4:	9b03      	ldr	r3, [sp, #12]
 800bdf6:	e00d      	b.n	800be14 <__gethex+0x27c>
 800bdf8:	9b03      	ldr	r3, [sp, #12]
 800bdfa:	9a06      	ldr	r2, [sp, #24]
 800bdfc:	4413      	add	r3, r2
 800bdfe:	42bb      	cmp	r3, r7
 800be00:	d3e0      	bcc.n	800bdc4 <__gethex+0x22c>
 800be02:	4618      	mov	r0, r3
 800be04:	9901      	ldr	r1, [sp, #4]
 800be06:	9307      	str	r3, [sp, #28]
 800be08:	4652      	mov	r2, sl
 800be0a:	f001 f8e1 	bl	800cfd0 <strncmp>
 800be0e:	9b07      	ldr	r3, [sp, #28]
 800be10:	2800      	cmp	r0, #0
 800be12:	d1d7      	bne.n	800bdc4 <__gethex+0x22c>
 800be14:	461e      	mov	r6, r3
 800be16:	e78b      	b.n	800bd30 <__gethex+0x198>
 800be18:	f04f 0a03 	mov.w	sl, #3
 800be1c:	e7b8      	b.n	800bd90 <__gethex+0x1f8>
 800be1e:	da0a      	bge.n	800be36 <__gethex+0x29e>
 800be20:	1a37      	subs	r7, r6, r0
 800be22:	4621      	mov	r1, r4
 800be24:	ee18 0a10 	vmov	r0, s16
 800be28:	463a      	mov	r2, r7
 800be2a:	f000 fc45 	bl	800c6b8 <__lshift>
 800be2e:	1bed      	subs	r5, r5, r7
 800be30:	4604      	mov	r4, r0
 800be32:	f100 0914 	add.w	r9, r0, #20
 800be36:	f04f 0a00 	mov.w	sl, #0
 800be3a:	e7ae      	b.n	800bd9a <__gethex+0x202>
 800be3c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800be40:	42a8      	cmp	r0, r5
 800be42:	dd72      	ble.n	800bf2a <__gethex+0x392>
 800be44:	1b45      	subs	r5, r0, r5
 800be46:	42ae      	cmp	r6, r5
 800be48:	dc36      	bgt.n	800beb8 <__gethex+0x320>
 800be4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800be4e:	2b02      	cmp	r3, #2
 800be50:	d02a      	beq.n	800bea8 <__gethex+0x310>
 800be52:	2b03      	cmp	r3, #3
 800be54:	d02c      	beq.n	800beb0 <__gethex+0x318>
 800be56:	2b01      	cmp	r3, #1
 800be58:	d115      	bne.n	800be86 <__gethex+0x2ee>
 800be5a:	42ae      	cmp	r6, r5
 800be5c:	d113      	bne.n	800be86 <__gethex+0x2ee>
 800be5e:	2e01      	cmp	r6, #1
 800be60:	d10b      	bne.n	800be7a <__gethex+0x2e2>
 800be62:	9a04      	ldr	r2, [sp, #16]
 800be64:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800be68:	6013      	str	r3, [r2, #0]
 800be6a:	2301      	movs	r3, #1
 800be6c:	6123      	str	r3, [r4, #16]
 800be6e:	f8c9 3000 	str.w	r3, [r9]
 800be72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be74:	2762      	movs	r7, #98	; 0x62
 800be76:	601c      	str	r4, [r3, #0]
 800be78:	e723      	b.n	800bcc2 <__gethex+0x12a>
 800be7a:	1e71      	subs	r1, r6, #1
 800be7c:	4620      	mov	r0, r4
 800be7e:	f000 fe59 	bl	800cb34 <__any_on>
 800be82:	2800      	cmp	r0, #0
 800be84:	d1ed      	bne.n	800be62 <__gethex+0x2ca>
 800be86:	ee18 0a10 	vmov	r0, s16
 800be8a:	4621      	mov	r1, r4
 800be8c:	f000 f9f8 	bl	800c280 <_Bfree>
 800be90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800be92:	2300      	movs	r3, #0
 800be94:	6013      	str	r3, [r2, #0]
 800be96:	2750      	movs	r7, #80	; 0x50
 800be98:	e713      	b.n	800bcc2 <__gethex+0x12a>
 800be9a:	bf00      	nop
 800be9c:	0800de78 	.word	0x0800de78
 800bea0:	0800ddfc 	.word	0x0800ddfc
 800bea4:	0800de0d 	.word	0x0800de0d
 800bea8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d1eb      	bne.n	800be86 <__gethex+0x2ee>
 800beae:	e7d8      	b.n	800be62 <__gethex+0x2ca>
 800beb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1d5      	bne.n	800be62 <__gethex+0x2ca>
 800beb6:	e7e6      	b.n	800be86 <__gethex+0x2ee>
 800beb8:	1e6f      	subs	r7, r5, #1
 800beba:	f1ba 0f00 	cmp.w	sl, #0
 800bebe:	d131      	bne.n	800bf24 <__gethex+0x38c>
 800bec0:	b127      	cbz	r7, 800becc <__gethex+0x334>
 800bec2:	4639      	mov	r1, r7
 800bec4:	4620      	mov	r0, r4
 800bec6:	f000 fe35 	bl	800cb34 <__any_on>
 800beca:	4682      	mov	sl, r0
 800becc:	117b      	asrs	r3, r7, #5
 800bece:	2101      	movs	r1, #1
 800bed0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bed4:	f007 071f 	and.w	r7, r7, #31
 800bed8:	fa01 f707 	lsl.w	r7, r1, r7
 800bedc:	421f      	tst	r7, r3
 800bede:	4629      	mov	r1, r5
 800bee0:	4620      	mov	r0, r4
 800bee2:	bf18      	it	ne
 800bee4:	f04a 0a02 	orrne.w	sl, sl, #2
 800bee8:	1b76      	subs	r6, r6, r5
 800beea:	f7ff fded 	bl	800bac8 <rshift>
 800beee:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bef2:	2702      	movs	r7, #2
 800bef4:	f1ba 0f00 	cmp.w	sl, #0
 800bef8:	d048      	beq.n	800bf8c <__gethex+0x3f4>
 800befa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800befe:	2b02      	cmp	r3, #2
 800bf00:	d015      	beq.n	800bf2e <__gethex+0x396>
 800bf02:	2b03      	cmp	r3, #3
 800bf04:	d017      	beq.n	800bf36 <__gethex+0x39e>
 800bf06:	2b01      	cmp	r3, #1
 800bf08:	d109      	bne.n	800bf1e <__gethex+0x386>
 800bf0a:	f01a 0f02 	tst.w	sl, #2
 800bf0e:	d006      	beq.n	800bf1e <__gethex+0x386>
 800bf10:	f8d9 0000 	ldr.w	r0, [r9]
 800bf14:	ea4a 0a00 	orr.w	sl, sl, r0
 800bf18:	f01a 0f01 	tst.w	sl, #1
 800bf1c:	d10e      	bne.n	800bf3c <__gethex+0x3a4>
 800bf1e:	f047 0710 	orr.w	r7, r7, #16
 800bf22:	e033      	b.n	800bf8c <__gethex+0x3f4>
 800bf24:	f04f 0a01 	mov.w	sl, #1
 800bf28:	e7d0      	b.n	800becc <__gethex+0x334>
 800bf2a:	2701      	movs	r7, #1
 800bf2c:	e7e2      	b.n	800bef4 <__gethex+0x35c>
 800bf2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf30:	f1c3 0301 	rsb	r3, r3, #1
 800bf34:	9315      	str	r3, [sp, #84]	; 0x54
 800bf36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d0f0      	beq.n	800bf1e <__gethex+0x386>
 800bf3c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bf40:	f104 0314 	add.w	r3, r4, #20
 800bf44:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bf48:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bf4c:	f04f 0c00 	mov.w	ip, #0
 800bf50:	4618      	mov	r0, r3
 800bf52:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf56:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bf5a:	d01c      	beq.n	800bf96 <__gethex+0x3fe>
 800bf5c:	3201      	adds	r2, #1
 800bf5e:	6002      	str	r2, [r0, #0]
 800bf60:	2f02      	cmp	r7, #2
 800bf62:	f104 0314 	add.w	r3, r4, #20
 800bf66:	d13f      	bne.n	800bfe8 <__gethex+0x450>
 800bf68:	f8d8 2000 	ldr.w	r2, [r8]
 800bf6c:	3a01      	subs	r2, #1
 800bf6e:	42b2      	cmp	r2, r6
 800bf70:	d10a      	bne.n	800bf88 <__gethex+0x3f0>
 800bf72:	1171      	asrs	r1, r6, #5
 800bf74:	2201      	movs	r2, #1
 800bf76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bf7a:	f006 061f 	and.w	r6, r6, #31
 800bf7e:	fa02 f606 	lsl.w	r6, r2, r6
 800bf82:	421e      	tst	r6, r3
 800bf84:	bf18      	it	ne
 800bf86:	4617      	movne	r7, r2
 800bf88:	f047 0720 	orr.w	r7, r7, #32
 800bf8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf8e:	601c      	str	r4, [r3, #0]
 800bf90:	9b04      	ldr	r3, [sp, #16]
 800bf92:	601d      	str	r5, [r3, #0]
 800bf94:	e695      	b.n	800bcc2 <__gethex+0x12a>
 800bf96:	4299      	cmp	r1, r3
 800bf98:	f843 cc04 	str.w	ip, [r3, #-4]
 800bf9c:	d8d8      	bhi.n	800bf50 <__gethex+0x3b8>
 800bf9e:	68a3      	ldr	r3, [r4, #8]
 800bfa0:	459b      	cmp	fp, r3
 800bfa2:	db19      	blt.n	800bfd8 <__gethex+0x440>
 800bfa4:	6861      	ldr	r1, [r4, #4]
 800bfa6:	ee18 0a10 	vmov	r0, s16
 800bfaa:	3101      	adds	r1, #1
 800bfac:	f000 f928 	bl	800c200 <_Balloc>
 800bfb0:	4681      	mov	r9, r0
 800bfb2:	b918      	cbnz	r0, 800bfbc <__gethex+0x424>
 800bfb4:	4b1a      	ldr	r3, [pc, #104]	; (800c020 <__gethex+0x488>)
 800bfb6:	4602      	mov	r2, r0
 800bfb8:	2184      	movs	r1, #132	; 0x84
 800bfba:	e6a8      	b.n	800bd0e <__gethex+0x176>
 800bfbc:	6922      	ldr	r2, [r4, #16]
 800bfbe:	3202      	adds	r2, #2
 800bfc0:	f104 010c 	add.w	r1, r4, #12
 800bfc4:	0092      	lsls	r2, r2, #2
 800bfc6:	300c      	adds	r0, #12
 800bfc8:	f000 f90c 	bl	800c1e4 <memcpy>
 800bfcc:	4621      	mov	r1, r4
 800bfce:	ee18 0a10 	vmov	r0, s16
 800bfd2:	f000 f955 	bl	800c280 <_Bfree>
 800bfd6:	464c      	mov	r4, r9
 800bfd8:	6923      	ldr	r3, [r4, #16]
 800bfda:	1c5a      	adds	r2, r3, #1
 800bfdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bfe0:	6122      	str	r2, [r4, #16]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	615a      	str	r2, [r3, #20]
 800bfe6:	e7bb      	b.n	800bf60 <__gethex+0x3c8>
 800bfe8:	6922      	ldr	r2, [r4, #16]
 800bfea:	455a      	cmp	r2, fp
 800bfec:	dd0b      	ble.n	800c006 <__gethex+0x46e>
 800bfee:	2101      	movs	r1, #1
 800bff0:	4620      	mov	r0, r4
 800bff2:	f7ff fd69 	bl	800bac8 <rshift>
 800bff6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bffa:	3501      	adds	r5, #1
 800bffc:	42ab      	cmp	r3, r5
 800bffe:	f6ff aed0 	blt.w	800bda2 <__gethex+0x20a>
 800c002:	2701      	movs	r7, #1
 800c004:	e7c0      	b.n	800bf88 <__gethex+0x3f0>
 800c006:	f016 061f 	ands.w	r6, r6, #31
 800c00a:	d0fa      	beq.n	800c002 <__gethex+0x46a>
 800c00c:	449a      	add	sl, r3
 800c00e:	f1c6 0620 	rsb	r6, r6, #32
 800c012:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c016:	f000 f9e9 	bl	800c3ec <__hi0bits>
 800c01a:	42b0      	cmp	r0, r6
 800c01c:	dbe7      	blt.n	800bfee <__gethex+0x456>
 800c01e:	e7f0      	b.n	800c002 <__gethex+0x46a>
 800c020:	0800ddfc 	.word	0x0800ddfc

0800c024 <L_shift>:
 800c024:	f1c2 0208 	rsb	r2, r2, #8
 800c028:	0092      	lsls	r2, r2, #2
 800c02a:	b570      	push	{r4, r5, r6, lr}
 800c02c:	f1c2 0620 	rsb	r6, r2, #32
 800c030:	6843      	ldr	r3, [r0, #4]
 800c032:	6804      	ldr	r4, [r0, #0]
 800c034:	fa03 f506 	lsl.w	r5, r3, r6
 800c038:	432c      	orrs	r4, r5
 800c03a:	40d3      	lsrs	r3, r2
 800c03c:	6004      	str	r4, [r0, #0]
 800c03e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c042:	4288      	cmp	r0, r1
 800c044:	d3f4      	bcc.n	800c030 <L_shift+0xc>
 800c046:	bd70      	pop	{r4, r5, r6, pc}

0800c048 <__match>:
 800c048:	b530      	push	{r4, r5, lr}
 800c04a:	6803      	ldr	r3, [r0, #0]
 800c04c:	3301      	adds	r3, #1
 800c04e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c052:	b914      	cbnz	r4, 800c05a <__match+0x12>
 800c054:	6003      	str	r3, [r0, #0]
 800c056:	2001      	movs	r0, #1
 800c058:	bd30      	pop	{r4, r5, pc}
 800c05a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c05e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c062:	2d19      	cmp	r5, #25
 800c064:	bf98      	it	ls
 800c066:	3220      	addls	r2, #32
 800c068:	42a2      	cmp	r2, r4
 800c06a:	d0f0      	beq.n	800c04e <__match+0x6>
 800c06c:	2000      	movs	r0, #0
 800c06e:	e7f3      	b.n	800c058 <__match+0x10>

0800c070 <__hexnan>:
 800c070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c074:	680b      	ldr	r3, [r1, #0]
 800c076:	6801      	ldr	r1, [r0, #0]
 800c078:	115e      	asrs	r6, r3, #5
 800c07a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c07e:	f013 031f 	ands.w	r3, r3, #31
 800c082:	b087      	sub	sp, #28
 800c084:	bf18      	it	ne
 800c086:	3604      	addne	r6, #4
 800c088:	2500      	movs	r5, #0
 800c08a:	1f37      	subs	r7, r6, #4
 800c08c:	4682      	mov	sl, r0
 800c08e:	4690      	mov	r8, r2
 800c090:	9301      	str	r3, [sp, #4]
 800c092:	f846 5c04 	str.w	r5, [r6, #-4]
 800c096:	46b9      	mov	r9, r7
 800c098:	463c      	mov	r4, r7
 800c09a:	9502      	str	r5, [sp, #8]
 800c09c:	46ab      	mov	fp, r5
 800c09e:	784a      	ldrb	r2, [r1, #1]
 800c0a0:	1c4b      	adds	r3, r1, #1
 800c0a2:	9303      	str	r3, [sp, #12]
 800c0a4:	b342      	cbz	r2, 800c0f8 <__hexnan+0x88>
 800c0a6:	4610      	mov	r0, r2
 800c0a8:	9105      	str	r1, [sp, #20]
 800c0aa:	9204      	str	r2, [sp, #16]
 800c0ac:	f7ff fd5e 	bl	800bb6c <__hexdig_fun>
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	d14f      	bne.n	800c154 <__hexnan+0xe4>
 800c0b4:	9a04      	ldr	r2, [sp, #16]
 800c0b6:	9905      	ldr	r1, [sp, #20]
 800c0b8:	2a20      	cmp	r2, #32
 800c0ba:	d818      	bhi.n	800c0ee <__hexnan+0x7e>
 800c0bc:	9b02      	ldr	r3, [sp, #8]
 800c0be:	459b      	cmp	fp, r3
 800c0c0:	dd13      	ble.n	800c0ea <__hexnan+0x7a>
 800c0c2:	454c      	cmp	r4, r9
 800c0c4:	d206      	bcs.n	800c0d4 <__hexnan+0x64>
 800c0c6:	2d07      	cmp	r5, #7
 800c0c8:	dc04      	bgt.n	800c0d4 <__hexnan+0x64>
 800c0ca:	462a      	mov	r2, r5
 800c0cc:	4649      	mov	r1, r9
 800c0ce:	4620      	mov	r0, r4
 800c0d0:	f7ff ffa8 	bl	800c024 <L_shift>
 800c0d4:	4544      	cmp	r4, r8
 800c0d6:	d950      	bls.n	800c17a <__hexnan+0x10a>
 800c0d8:	2300      	movs	r3, #0
 800c0da:	f1a4 0904 	sub.w	r9, r4, #4
 800c0de:	f844 3c04 	str.w	r3, [r4, #-4]
 800c0e2:	f8cd b008 	str.w	fp, [sp, #8]
 800c0e6:	464c      	mov	r4, r9
 800c0e8:	461d      	mov	r5, r3
 800c0ea:	9903      	ldr	r1, [sp, #12]
 800c0ec:	e7d7      	b.n	800c09e <__hexnan+0x2e>
 800c0ee:	2a29      	cmp	r2, #41	; 0x29
 800c0f0:	d156      	bne.n	800c1a0 <__hexnan+0x130>
 800c0f2:	3102      	adds	r1, #2
 800c0f4:	f8ca 1000 	str.w	r1, [sl]
 800c0f8:	f1bb 0f00 	cmp.w	fp, #0
 800c0fc:	d050      	beq.n	800c1a0 <__hexnan+0x130>
 800c0fe:	454c      	cmp	r4, r9
 800c100:	d206      	bcs.n	800c110 <__hexnan+0xa0>
 800c102:	2d07      	cmp	r5, #7
 800c104:	dc04      	bgt.n	800c110 <__hexnan+0xa0>
 800c106:	462a      	mov	r2, r5
 800c108:	4649      	mov	r1, r9
 800c10a:	4620      	mov	r0, r4
 800c10c:	f7ff ff8a 	bl	800c024 <L_shift>
 800c110:	4544      	cmp	r4, r8
 800c112:	d934      	bls.n	800c17e <__hexnan+0x10e>
 800c114:	f1a8 0204 	sub.w	r2, r8, #4
 800c118:	4623      	mov	r3, r4
 800c11a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c11e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c122:	429f      	cmp	r7, r3
 800c124:	d2f9      	bcs.n	800c11a <__hexnan+0xaa>
 800c126:	1b3b      	subs	r3, r7, r4
 800c128:	f023 0303 	bic.w	r3, r3, #3
 800c12c:	3304      	adds	r3, #4
 800c12e:	3401      	adds	r4, #1
 800c130:	3e03      	subs	r6, #3
 800c132:	42b4      	cmp	r4, r6
 800c134:	bf88      	it	hi
 800c136:	2304      	movhi	r3, #4
 800c138:	4443      	add	r3, r8
 800c13a:	2200      	movs	r2, #0
 800c13c:	f843 2b04 	str.w	r2, [r3], #4
 800c140:	429f      	cmp	r7, r3
 800c142:	d2fb      	bcs.n	800c13c <__hexnan+0xcc>
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	b91b      	cbnz	r3, 800c150 <__hexnan+0xe0>
 800c148:	4547      	cmp	r7, r8
 800c14a:	d127      	bne.n	800c19c <__hexnan+0x12c>
 800c14c:	2301      	movs	r3, #1
 800c14e:	603b      	str	r3, [r7, #0]
 800c150:	2005      	movs	r0, #5
 800c152:	e026      	b.n	800c1a2 <__hexnan+0x132>
 800c154:	3501      	adds	r5, #1
 800c156:	2d08      	cmp	r5, #8
 800c158:	f10b 0b01 	add.w	fp, fp, #1
 800c15c:	dd06      	ble.n	800c16c <__hexnan+0xfc>
 800c15e:	4544      	cmp	r4, r8
 800c160:	d9c3      	bls.n	800c0ea <__hexnan+0x7a>
 800c162:	2300      	movs	r3, #0
 800c164:	f844 3c04 	str.w	r3, [r4, #-4]
 800c168:	2501      	movs	r5, #1
 800c16a:	3c04      	subs	r4, #4
 800c16c:	6822      	ldr	r2, [r4, #0]
 800c16e:	f000 000f 	and.w	r0, r0, #15
 800c172:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c176:	6022      	str	r2, [r4, #0]
 800c178:	e7b7      	b.n	800c0ea <__hexnan+0x7a>
 800c17a:	2508      	movs	r5, #8
 800c17c:	e7b5      	b.n	800c0ea <__hexnan+0x7a>
 800c17e:	9b01      	ldr	r3, [sp, #4]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d0df      	beq.n	800c144 <__hexnan+0xd4>
 800c184:	f04f 32ff 	mov.w	r2, #4294967295
 800c188:	f1c3 0320 	rsb	r3, r3, #32
 800c18c:	fa22 f303 	lsr.w	r3, r2, r3
 800c190:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c194:	401a      	ands	r2, r3
 800c196:	f846 2c04 	str.w	r2, [r6, #-4]
 800c19a:	e7d3      	b.n	800c144 <__hexnan+0xd4>
 800c19c:	3f04      	subs	r7, #4
 800c19e:	e7d1      	b.n	800c144 <__hexnan+0xd4>
 800c1a0:	2004      	movs	r0, #4
 800c1a2:	b007      	add	sp, #28
 800c1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c1a8 <_localeconv_r>:
 800c1a8:	4800      	ldr	r0, [pc, #0]	; (800c1ac <_localeconv_r+0x4>)
 800c1aa:	4770      	bx	lr
 800c1ac:	200001d4 	.word	0x200001d4

0800c1b0 <malloc>:
 800c1b0:	4b02      	ldr	r3, [pc, #8]	; (800c1bc <malloc+0xc>)
 800c1b2:	4601      	mov	r1, r0
 800c1b4:	6818      	ldr	r0, [r3, #0]
 800c1b6:	f000 bd3d 	b.w	800cc34 <_malloc_r>
 800c1ba:	bf00      	nop
 800c1bc:	2000007c 	.word	0x2000007c

0800c1c0 <__ascii_mbtowc>:
 800c1c0:	b082      	sub	sp, #8
 800c1c2:	b901      	cbnz	r1, 800c1c6 <__ascii_mbtowc+0x6>
 800c1c4:	a901      	add	r1, sp, #4
 800c1c6:	b142      	cbz	r2, 800c1da <__ascii_mbtowc+0x1a>
 800c1c8:	b14b      	cbz	r3, 800c1de <__ascii_mbtowc+0x1e>
 800c1ca:	7813      	ldrb	r3, [r2, #0]
 800c1cc:	600b      	str	r3, [r1, #0]
 800c1ce:	7812      	ldrb	r2, [r2, #0]
 800c1d0:	1e10      	subs	r0, r2, #0
 800c1d2:	bf18      	it	ne
 800c1d4:	2001      	movne	r0, #1
 800c1d6:	b002      	add	sp, #8
 800c1d8:	4770      	bx	lr
 800c1da:	4610      	mov	r0, r2
 800c1dc:	e7fb      	b.n	800c1d6 <__ascii_mbtowc+0x16>
 800c1de:	f06f 0001 	mvn.w	r0, #1
 800c1e2:	e7f8      	b.n	800c1d6 <__ascii_mbtowc+0x16>

0800c1e4 <memcpy>:
 800c1e4:	440a      	add	r2, r1
 800c1e6:	4291      	cmp	r1, r2
 800c1e8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c1ec:	d100      	bne.n	800c1f0 <memcpy+0xc>
 800c1ee:	4770      	bx	lr
 800c1f0:	b510      	push	{r4, lr}
 800c1f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1fa:	4291      	cmp	r1, r2
 800c1fc:	d1f9      	bne.n	800c1f2 <memcpy+0xe>
 800c1fe:	bd10      	pop	{r4, pc}

0800c200 <_Balloc>:
 800c200:	b570      	push	{r4, r5, r6, lr}
 800c202:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c204:	4604      	mov	r4, r0
 800c206:	460d      	mov	r5, r1
 800c208:	b976      	cbnz	r6, 800c228 <_Balloc+0x28>
 800c20a:	2010      	movs	r0, #16
 800c20c:	f7ff ffd0 	bl	800c1b0 <malloc>
 800c210:	4602      	mov	r2, r0
 800c212:	6260      	str	r0, [r4, #36]	; 0x24
 800c214:	b920      	cbnz	r0, 800c220 <_Balloc+0x20>
 800c216:	4b18      	ldr	r3, [pc, #96]	; (800c278 <_Balloc+0x78>)
 800c218:	4818      	ldr	r0, [pc, #96]	; (800c27c <_Balloc+0x7c>)
 800c21a:	2166      	movs	r1, #102	; 0x66
 800c21c:	f000 fef8 	bl	800d010 <__assert_func>
 800c220:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c224:	6006      	str	r6, [r0, #0]
 800c226:	60c6      	str	r6, [r0, #12]
 800c228:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c22a:	68f3      	ldr	r3, [r6, #12]
 800c22c:	b183      	cbz	r3, 800c250 <_Balloc+0x50>
 800c22e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c230:	68db      	ldr	r3, [r3, #12]
 800c232:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c236:	b9b8      	cbnz	r0, 800c268 <_Balloc+0x68>
 800c238:	2101      	movs	r1, #1
 800c23a:	fa01 f605 	lsl.w	r6, r1, r5
 800c23e:	1d72      	adds	r2, r6, #5
 800c240:	0092      	lsls	r2, r2, #2
 800c242:	4620      	mov	r0, r4
 800c244:	f000 fc97 	bl	800cb76 <_calloc_r>
 800c248:	b160      	cbz	r0, 800c264 <_Balloc+0x64>
 800c24a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c24e:	e00e      	b.n	800c26e <_Balloc+0x6e>
 800c250:	2221      	movs	r2, #33	; 0x21
 800c252:	2104      	movs	r1, #4
 800c254:	4620      	mov	r0, r4
 800c256:	f000 fc8e 	bl	800cb76 <_calloc_r>
 800c25a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c25c:	60f0      	str	r0, [r6, #12]
 800c25e:	68db      	ldr	r3, [r3, #12]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d1e4      	bne.n	800c22e <_Balloc+0x2e>
 800c264:	2000      	movs	r0, #0
 800c266:	bd70      	pop	{r4, r5, r6, pc}
 800c268:	6802      	ldr	r2, [r0, #0]
 800c26a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c26e:	2300      	movs	r3, #0
 800c270:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c274:	e7f7      	b.n	800c266 <_Balloc+0x66>
 800c276:	bf00      	nop
 800c278:	0800dd86 	.word	0x0800dd86
 800c27c:	0800de8c 	.word	0x0800de8c

0800c280 <_Bfree>:
 800c280:	b570      	push	{r4, r5, r6, lr}
 800c282:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c284:	4605      	mov	r5, r0
 800c286:	460c      	mov	r4, r1
 800c288:	b976      	cbnz	r6, 800c2a8 <_Bfree+0x28>
 800c28a:	2010      	movs	r0, #16
 800c28c:	f7ff ff90 	bl	800c1b0 <malloc>
 800c290:	4602      	mov	r2, r0
 800c292:	6268      	str	r0, [r5, #36]	; 0x24
 800c294:	b920      	cbnz	r0, 800c2a0 <_Bfree+0x20>
 800c296:	4b09      	ldr	r3, [pc, #36]	; (800c2bc <_Bfree+0x3c>)
 800c298:	4809      	ldr	r0, [pc, #36]	; (800c2c0 <_Bfree+0x40>)
 800c29a:	218a      	movs	r1, #138	; 0x8a
 800c29c:	f000 feb8 	bl	800d010 <__assert_func>
 800c2a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2a4:	6006      	str	r6, [r0, #0]
 800c2a6:	60c6      	str	r6, [r0, #12]
 800c2a8:	b13c      	cbz	r4, 800c2ba <_Bfree+0x3a>
 800c2aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c2ac:	6862      	ldr	r2, [r4, #4]
 800c2ae:	68db      	ldr	r3, [r3, #12]
 800c2b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c2b4:	6021      	str	r1, [r4, #0]
 800c2b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c2ba:	bd70      	pop	{r4, r5, r6, pc}
 800c2bc:	0800dd86 	.word	0x0800dd86
 800c2c0:	0800de8c 	.word	0x0800de8c

0800c2c4 <__multadd>:
 800c2c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2c8:	690e      	ldr	r6, [r1, #16]
 800c2ca:	4607      	mov	r7, r0
 800c2cc:	4698      	mov	r8, r3
 800c2ce:	460c      	mov	r4, r1
 800c2d0:	f101 0014 	add.w	r0, r1, #20
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	6805      	ldr	r5, [r0, #0]
 800c2d8:	b2a9      	uxth	r1, r5
 800c2da:	fb02 8101 	mla	r1, r2, r1, r8
 800c2de:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c2e2:	0c2d      	lsrs	r5, r5, #16
 800c2e4:	fb02 c505 	mla	r5, r2, r5, ip
 800c2e8:	b289      	uxth	r1, r1
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c2f0:	429e      	cmp	r6, r3
 800c2f2:	f840 1b04 	str.w	r1, [r0], #4
 800c2f6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c2fa:	dcec      	bgt.n	800c2d6 <__multadd+0x12>
 800c2fc:	f1b8 0f00 	cmp.w	r8, #0
 800c300:	d022      	beq.n	800c348 <__multadd+0x84>
 800c302:	68a3      	ldr	r3, [r4, #8]
 800c304:	42b3      	cmp	r3, r6
 800c306:	dc19      	bgt.n	800c33c <__multadd+0x78>
 800c308:	6861      	ldr	r1, [r4, #4]
 800c30a:	4638      	mov	r0, r7
 800c30c:	3101      	adds	r1, #1
 800c30e:	f7ff ff77 	bl	800c200 <_Balloc>
 800c312:	4605      	mov	r5, r0
 800c314:	b928      	cbnz	r0, 800c322 <__multadd+0x5e>
 800c316:	4602      	mov	r2, r0
 800c318:	4b0d      	ldr	r3, [pc, #52]	; (800c350 <__multadd+0x8c>)
 800c31a:	480e      	ldr	r0, [pc, #56]	; (800c354 <__multadd+0x90>)
 800c31c:	21b5      	movs	r1, #181	; 0xb5
 800c31e:	f000 fe77 	bl	800d010 <__assert_func>
 800c322:	6922      	ldr	r2, [r4, #16]
 800c324:	3202      	adds	r2, #2
 800c326:	f104 010c 	add.w	r1, r4, #12
 800c32a:	0092      	lsls	r2, r2, #2
 800c32c:	300c      	adds	r0, #12
 800c32e:	f7ff ff59 	bl	800c1e4 <memcpy>
 800c332:	4621      	mov	r1, r4
 800c334:	4638      	mov	r0, r7
 800c336:	f7ff ffa3 	bl	800c280 <_Bfree>
 800c33a:	462c      	mov	r4, r5
 800c33c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c340:	3601      	adds	r6, #1
 800c342:	f8c3 8014 	str.w	r8, [r3, #20]
 800c346:	6126      	str	r6, [r4, #16]
 800c348:	4620      	mov	r0, r4
 800c34a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c34e:	bf00      	nop
 800c350:	0800ddfc 	.word	0x0800ddfc
 800c354:	0800de8c 	.word	0x0800de8c

0800c358 <__s2b>:
 800c358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c35c:	460c      	mov	r4, r1
 800c35e:	4615      	mov	r5, r2
 800c360:	461f      	mov	r7, r3
 800c362:	2209      	movs	r2, #9
 800c364:	3308      	adds	r3, #8
 800c366:	4606      	mov	r6, r0
 800c368:	fb93 f3f2 	sdiv	r3, r3, r2
 800c36c:	2100      	movs	r1, #0
 800c36e:	2201      	movs	r2, #1
 800c370:	429a      	cmp	r2, r3
 800c372:	db09      	blt.n	800c388 <__s2b+0x30>
 800c374:	4630      	mov	r0, r6
 800c376:	f7ff ff43 	bl	800c200 <_Balloc>
 800c37a:	b940      	cbnz	r0, 800c38e <__s2b+0x36>
 800c37c:	4602      	mov	r2, r0
 800c37e:	4b19      	ldr	r3, [pc, #100]	; (800c3e4 <__s2b+0x8c>)
 800c380:	4819      	ldr	r0, [pc, #100]	; (800c3e8 <__s2b+0x90>)
 800c382:	21ce      	movs	r1, #206	; 0xce
 800c384:	f000 fe44 	bl	800d010 <__assert_func>
 800c388:	0052      	lsls	r2, r2, #1
 800c38a:	3101      	adds	r1, #1
 800c38c:	e7f0      	b.n	800c370 <__s2b+0x18>
 800c38e:	9b08      	ldr	r3, [sp, #32]
 800c390:	6143      	str	r3, [r0, #20]
 800c392:	2d09      	cmp	r5, #9
 800c394:	f04f 0301 	mov.w	r3, #1
 800c398:	6103      	str	r3, [r0, #16]
 800c39a:	dd16      	ble.n	800c3ca <__s2b+0x72>
 800c39c:	f104 0909 	add.w	r9, r4, #9
 800c3a0:	46c8      	mov	r8, r9
 800c3a2:	442c      	add	r4, r5
 800c3a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c3a8:	4601      	mov	r1, r0
 800c3aa:	3b30      	subs	r3, #48	; 0x30
 800c3ac:	220a      	movs	r2, #10
 800c3ae:	4630      	mov	r0, r6
 800c3b0:	f7ff ff88 	bl	800c2c4 <__multadd>
 800c3b4:	45a0      	cmp	r8, r4
 800c3b6:	d1f5      	bne.n	800c3a4 <__s2b+0x4c>
 800c3b8:	f1a5 0408 	sub.w	r4, r5, #8
 800c3bc:	444c      	add	r4, r9
 800c3be:	1b2d      	subs	r5, r5, r4
 800c3c0:	1963      	adds	r3, r4, r5
 800c3c2:	42bb      	cmp	r3, r7
 800c3c4:	db04      	blt.n	800c3d0 <__s2b+0x78>
 800c3c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ca:	340a      	adds	r4, #10
 800c3cc:	2509      	movs	r5, #9
 800c3ce:	e7f6      	b.n	800c3be <__s2b+0x66>
 800c3d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c3d4:	4601      	mov	r1, r0
 800c3d6:	3b30      	subs	r3, #48	; 0x30
 800c3d8:	220a      	movs	r2, #10
 800c3da:	4630      	mov	r0, r6
 800c3dc:	f7ff ff72 	bl	800c2c4 <__multadd>
 800c3e0:	e7ee      	b.n	800c3c0 <__s2b+0x68>
 800c3e2:	bf00      	nop
 800c3e4:	0800ddfc 	.word	0x0800ddfc
 800c3e8:	0800de8c 	.word	0x0800de8c

0800c3ec <__hi0bits>:
 800c3ec:	0c03      	lsrs	r3, r0, #16
 800c3ee:	041b      	lsls	r3, r3, #16
 800c3f0:	b9d3      	cbnz	r3, 800c428 <__hi0bits+0x3c>
 800c3f2:	0400      	lsls	r0, r0, #16
 800c3f4:	2310      	movs	r3, #16
 800c3f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c3fa:	bf04      	itt	eq
 800c3fc:	0200      	lsleq	r0, r0, #8
 800c3fe:	3308      	addeq	r3, #8
 800c400:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c404:	bf04      	itt	eq
 800c406:	0100      	lsleq	r0, r0, #4
 800c408:	3304      	addeq	r3, #4
 800c40a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c40e:	bf04      	itt	eq
 800c410:	0080      	lsleq	r0, r0, #2
 800c412:	3302      	addeq	r3, #2
 800c414:	2800      	cmp	r0, #0
 800c416:	db05      	blt.n	800c424 <__hi0bits+0x38>
 800c418:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c41c:	f103 0301 	add.w	r3, r3, #1
 800c420:	bf08      	it	eq
 800c422:	2320      	moveq	r3, #32
 800c424:	4618      	mov	r0, r3
 800c426:	4770      	bx	lr
 800c428:	2300      	movs	r3, #0
 800c42a:	e7e4      	b.n	800c3f6 <__hi0bits+0xa>

0800c42c <__lo0bits>:
 800c42c:	6803      	ldr	r3, [r0, #0]
 800c42e:	f013 0207 	ands.w	r2, r3, #7
 800c432:	4601      	mov	r1, r0
 800c434:	d00b      	beq.n	800c44e <__lo0bits+0x22>
 800c436:	07da      	lsls	r2, r3, #31
 800c438:	d424      	bmi.n	800c484 <__lo0bits+0x58>
 800c43a:	0798      	lsls	r0, r3, #30
 800c43c:	bf49      	itett	mi
 800c43e:	085b      	lsrmi	r3, r3, #1
 800c440:	089b      	lsrpl	r3, r3, #2
 800c442:	2001      	movmi	r0, #1
 800c444:	600b      	strmi	r3, [r1, #0]
 800c446:	bf5c      	itt	pl
 800c448:	600b      	strpl	r3, [r1, #0]
 800c44a:	2002      	movpl	r0, #2
 800c44c:	4770      	bx	lr
 800c44e:	b298      	uxth	r0, r3
 800c450:	b9b0      	cbnz	r0, 800c480 <__lo0bits+0x54>
 800c452:	0c1b      	lsrs	r3, r3, #16
 800c454:	2010      	movs	r0, #16
 800c456:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c45a:	bf04      	itt	eq
 800c45c:	0a1b      	lsreq	r3, r3, #8
 800c45e:	3008      	addeq	r0, #8
 800c460:	071a      	lsls	r2, r3, #28
 800c462:	bf04      	itt	eq
 800c464:	091b      	lsreq	r3, r3, #4
 800c466:	3004      	addeq	r0, #4
 800c468:	079a      	lsls	r2, r3, #30
 800c46a:	bf04      	itt	eq
 800c46c:	089b      	lsreq	r3, r3, #2
 800c46e:	3002      	addeq	r0, #2
 800c470:	07da      	lsls	r2, r3, #31
 800c472:	d403      	bmi.n	800c47c <__lo0bits+0x50>
 800c474:	085b      	lsrs	r3, r3, #1
 800c476:	f100 0001 	add.w	r0, r0, #1
 800c47a:	d005      	beq.n	800c488 <__lo0bits+0x5c>
 800c47c:	600b      	str	r3, [r1, #0]
 800c47e:	4770      	bx	lr
 800c480:	4610      	mov	r0, r2
 800c482:	e7e8      	b.n	800c456 <__lo0bits+0x2a>
 800c484:	2000      	movs	r0, #0
 800c486:	4770      	bx	lr
 800c488:	2020      	movs	r0, #32
 800c48a:	4770      	bx	lr

0800c48c <__i2b>:
 800c48c:	b510      	push	{r4, lr}
 800c48e:	460c      	mov	r4, r1
 800c490:	2101      	movs	r1, #1
 800c492:	f7ff feb5 	bl	800c200 <_Balloc>
 800c496:	4602      	mov	r2, r0
 800c498:	b928      	cbnz	r0, 800c4a6 <__i2b+0x1a>
 800c49a:	4b05      	ldr	r3, [pc, #20]	; (800c4b0 <__i2b+0x24>)
 800c49c:	4805      	ldr	r0, [pc, #20]	; (800c4b4 <__i2b+0x28>)
 800c49e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c4a2:	f000 fdb5 	bl	800d010 <__assert_func>
 800c4a6:	2301      	movs	r3, #1
 800c4a8:	6144      	str	r4, [r0, #20]
 800c4aa:	6103      	str	r3, [r0, #16]
 800c4ac:	bd10      	pop	{r4, pc}
 800c4ae:	bf00      	nop
 800c4b0:	0800ddfc 	.word	0x0800ddfc
 800c4b4:	0800de8c 	.word	0x0800de8c

0800c4b8 <__multiply>:
 800c4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4bc:	4614      	mov	r4, r2
 800c4be:	690a      	ldr	r2, [r1, #16]
 800c4c0:	6923      	ldr	r3, [r4, #16]
 800c4c2:	429a      	cmp	r2, r3
 800c4c4:	bfb8      	it	lt
 800c4c6:	460b      	movlt	r3, r1
 800c4c8:	460d      	mov	r5, r1
 800c4ca:	bfbc      	itt	lt
 800c4cc:	4625      	movlt	r5, r4
 800c4ce:	461c      	movlt	r4, r3
 800c4d0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c4d4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c4d8:	68ab      	ldr	r3, [r5, #8]
 800c4da:	6869      	ldr	r1, [r5, #4]
 800c4dc:	eb0a 0709 	add.w	r7, sl, r9
 800c4e0:	42bb      	cmp	r3, r7
 800c4e2:	b085      	sub	sp, #20
 800c4e4:	bfb8      	it	lt
 800c4e6:	3101      	addlt	r1, #1
 800c4e8:	f7ff fe8a 	bl	800c200 <_Balloc>
 800c4ec:	b930      	cbnz	r0, 800c4fc <__multiply+0x44>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	4b42      	ldr	r3, [pc, #264]	; (800c5fc <__multiply+0x144>)
 800c4f2:	4843      	ldr	r0, [pc, #268]	; (800c600 <__multiply+0x148>)
 800c4f4:	f240 115d 	movw	r1, #349	; 0x15d
 800c4f8:	f000 fd8a 	bl	800d010 <__assert_func>
 800c4fc:	f100 0614 	add.w	r6, r0, #20
 800c500:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c504:	4633      	mov	r3, r6
 800c506:	2200      	movs	r2, #0
 800c508:	4543      	cmp	r3, r8
 800c50a:	d31e      	bcc.n	800c54a <__multiply+0x92>
 800c50c:	f105 0c14 	add.w	ip, r5, #20
 800c510:	f104 0314 	add.w	r3, r4, #20
 800c514:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c518:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c51c:	9202      	str	r2, [sp, #8]
 800c51e:	ebac 0205 	sub.w	r2, ip, r5
 800c522:	3a15      	subs	r2, #21
 800c524:	f022 0203 	bic.w	r2, r2, #3
 800c528:	3204      	adds	r2, #4
 800c52a:	f105 0115 	add.w	r1, r5, #21
 800c52e:	458c      	cmp	ip, r1
 800c530:	bf38      	it	cc
 800c532:	2204      	movcc	r2, #4
 800c534:	9201      	str	r2, [sp, #4]
 800c536:	9a02      	ldr	r2, [sp, #8]
 800c538:	9303      	str	r3, [sp, #12]
 800c53a:	429a      	cmp	r2, r3
 800c53c:	d808      	bhi.n	800c550 <__multiply+0x98>
 800c53e:	2f00      	cmp	r7, #0
 800c540:	dc55      	bgt.n	800c5ee <__multiply+0x136>
 800c542:	6107      	str	r7, [r0, #16]
 800c544:	b005      	add	sp, #20
 800c546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c54a:	f843 2b04 	str.w	r2, [r3], #4
 800c54e:	e7db      	b.n	800c508 <__multiply+0x50>
 800c550:	f8b3 a000 	ldrh.w	sl, [r3]
 800c554:	f1ba 0f00 	cmp.w	sl, #0
 800c558:	d020      	beq.n	800c59c <__multiply+0xe4>
 800c55a:	f105 0e14 	add.w	lr, r5, #20
 800c55e:	46b1      	mov	r9, r6
 800c560:	2200      	movs	r2, #0
 800c562:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c566:	f8d9 b000 	ldr.w	fp, [r9]
 800c56a:	b2a1      	uxth	r1, r4
 800c56c:	fa1f fb8b 	uxth.w	fp, fp
 800c570:	fb0a b101 	mla	r1, sl, r1, fp
 800c574:	4411      	add	r1, r2
 800c576:	f8d9 2000 	ldr.w	r2, [r9]
 800c57a:	0c24      	lsrs	r4, r4, #16
 800c57c:	0c12      	lsrs	r2, r2, #16
 800c57e:	fb0a 2404 	mla	r4, sl, r4, r2
 800c582:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c586:	b289      	uxth	r1, r1
 800c588:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c58c:	45f4      	cmp	ip, lr
 800c58e:	f849 1b04 	str.w	r1, [r9], #4
 800c592:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c596:	d8e4      	bhi.n	800c562 <__multiply+0xaa>
 800c598:	9901      	ldr	r1, [sp, #4]
 800c59a:	5072      	str	r2, [r6, r1]
 800c59c:	9a03      	ldr	r2, [sp, #12]
 800c59e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c5a2:	3304      	adds	r3, #4
 800c5a4:	f1b9 0f00 	cmp.w	r9, #0
 800c5a8:	d01f      	beq.n	800c5ea <__multiply+0x132>
 800c5aa:	6834      	ldr	r4, [r6, #0]
 800c5ac:	f105 0114 	add.w	r1, r5, #20
 800c5b0:	46b6      	mov	lr, r6
 800c5b2:	f04f 0a00 	mov.w	sl, #0
 800c5b6:	880a      	ldrh	r2, [r1, #0]
 800c5b8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c5bc:	fb09 b202 	mla	r2, r9, r2, fp
 800c5c0:	4492      	add	sl, r2
 800c5c2:	b2a4      	uxth	r4, r4
 800c5c4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c5c8:	f84e 4b04 	str.w	r4, [lr], #4
 800c5cc:	f851 4b04 	ldr.w	r4, [r1], #4
 800c5d0:	f8be 2000 	ldrh.w	r2, [lr]
 800c5d4:	0c24      	lsrs	r4, r4, #16
 800c5d6:	fb09 2404 	mla	r4, r9, r4, r2
 800c5da:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c5de:	458c      	cmp	ip, r1
 800c5e0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c5e4:	d8e7      	bhi.n	800c5b6 <__multiply+0xfe>
 800c5e6:	9a01      	ldr	r2, [sp, #4]
 800c5e8:	50b4      	str	r4, [r6, r2]
 800c5ea:	3604      	adds	r6, #4
 800c5ec:	e7a3      	b.n	800c536 <__multiply+0x7e>
 800c5ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d1a5      	bne.n	800c542 <__multiply+0x8a>
 800c5f6:	3f01      	subs	r7, #1
 800c5f8:	e7a1      	b.n	800c53e <__multiply+0x86>
 800c5fa:	bf00      	nop
 800c5fc:	0800ddfc 	.word	0x0800ddfc
 800c600:	0800de8c 	.word	0x0800de8c

0800c604 <__pow5mult>:
 800c604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c608:	4615      	mov	r5, r2
 800c60a:	f012 0203 	ands.w	r2, r2, #3
 800c60e:	4606      	mov	r6, r0
 800c610:	460f      	mov	r7, r1
 800c612:	d007      	beq.n	800c624 <__pow5mult+0x20>
 800c614:	4c25      	ldr	r4, [pc, #148]	; (800c6ac <__pow5mult+0xa8>)
 800c616:	3a01      	subs	r2, #1
 800c618:	2300      	movs	r3, #0
 800c61a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c61e:	f7ff fe51 	bl	800c2c4 <__multadd>
 800c622:	4607      	mov	r7, r0
 800c624:	10ad      	asrs	r5, r5, #2
 800c626:	d03d      	beq.n	800c6a4 <__pow5mult+0xa0>
 800c628:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c62a:	b97c      	cbnz	r4, 800c64c <__pow5mult+0x48>
 800c62c:	2010      	movs	r0, #16
 800c62e:	f7ff fdbf 	bl	800c1b0 <malloc>
 800c632:	4602      	mov	r2, r0
 800c634:	6270      	str	r0, [r6, #36]	; 0x24
 800c636:	b928      	cbnz	r0, 800c644 <__pow5mult+0x40>
 800c638:	4b1d      	ldr	r3, [pc, #116]	; (800c6b0 <__pow5mult+0xac>)
 800c63a:	481e      	ldr	r0, [pc, #120]	; (800c6b4 <__pow5mult+0xb0>)
 800c63c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c640:	f000 fce6 	bl	800d010 <__assert_func>
 800c644:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c648:	6004      	str	r4, [r0, #0]
 800c64a:	60c4      	str	r4, [r0, #12]
 800c64c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c650:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c654:	b94c      	cbnz	r4, 800c66a <__pow5mult+0x66>
 800c656:	f240 2171 	movw	r1, #625	; 0x271
 800c65a:	4630      	mov	r0, r6
 800c65c:	f7ff ff16 	bl	800c48c <__i2b>
 800c660:	2300      	movs	r3, #0
 800c662:	f8c8 0008 	str.w	r0, [r8, #8]
 800c666:	4604      	mov	r4, r0
 800c668:	6003      	str	r3, [r0, #0]
 800c66a:	f04f 0900 	mov.w	r9, #0
 800c66e:	07eb      	lsls	r3, r5, #31
 800c670:	d50a      	bpl.n	800c688 <__pow5mult+0x84>
 800c672:	4639      	mov	r1, r7
 800c674:	4622      	mov	r2, r4
 800c676:	4630      	mov	r0, r6
 800c678:	f7ff ff1e 	bl	800c4b8 <__multiply>
 800c67c:	4639      	mov	r1, r7
 800c67e:	4680      	mov	r8, r0
 800c680:	4630      	mov	r0, r6
 800c682:	f7ff fdfd 	bl	800c280 <_Bfree>
 800c686:	4647      	mov	r7, r8
 800c688:	106d      	asrs	r5, r5, #1
 800c68a:	d00b      	beq.n	800c6a4 <__pow5mult+0xa0>
 800c68c:	6820      	ldr	r0, [r4, #0]
 800c68e:	b938      	cbnz	r0, 800c6a0 <__pow5mult+0x9c>
 800c690:	4622      	mov	r2, r4
 800c692:	4621      	mov	r1, r4
 800c694:	4630      	mov	r0, r6
 800c696:	f7ff ff0f 	bl	800c4b8 <__multiply>
 800c69a:	6020      	str	r0, [r4, #0]
 800c69c:	f8c0 9000 	str.w	r9, [r0]
 800c6a0:	4604      	mov	r4, r0
 800c6a2:	e7e4      	b.n	800c66e <__pow5mult+0x6a>
 800c6a4:	4638      	mov	r0, r7
 800c6a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6aa:	bf00      	nop
 800c6ac:	0800dfe0 	.word	0x0800dfe0
 800c6b0:	0800dd86 	.word	0x0800dd86
 800c6b4:	0800de8c 	.word	0x0800de8c

0800c6b8 <__lshift>:
 800c6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6bc:	460c      	mov	r4, r1
 800c6be:	6849      	ldr	r1, [r1, #4]
 800c6c0:	6923      	ldr	r3, [r4, #16]
 800c6c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c6c6:	68a3      	ldr	r3, [r4, #8]
 800c6c8:	4607      	mov	r7, r0
 800c6ca:	4691      	mov	r9, r2
 800c6cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c6d0:	f108 0601 	add.w	r6, r8, #1
 800c6d4:	42b3      	cmp	r3, r6
 800c6d6:	db0b      	blt.n	800c6f0 <__lshift+0x38>
 800c6d8:	4638      	mov	r0, r7
 800c6da:	f7ff fd91 	bl	800c200 <_Balloc>
 800c6de:	4605      	mov	r5, r0
 800c6e0:	b948      	cbnz	r0, 800c6f6 <__lshift+0x3e>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	4b28      	ldr	r3, [pc, #160]	; (800c788 <__lshift+0xd0>)
 800c6e6:	4829      	ldr	r0, [pc, #164]	; (800c78c <__lshift+0xd4>)
 800c6e8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c6ec:	f000 fc90 	bl	800d010 <__assert_func>
 800c6f0:	3101      	adds	r1, #1
 800c6f2:	005b      	lsls	r3, r3, #1
 800c6f4:	e7ee      	b.n	800c6d4 <__lshift+0x1c>
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	f100 0114 	add.w	r1, r0, #20
 800c6fc:	f100 0210 	add.w	r2, r0, #16
 800c700:	4618      	mov	r0, r3
 800c702:	4553      	cmp	r3, sl
 800c704:	db33      	blt.n	800c76e <__lshift+0xb6>
 800c706:	6920      	ldr	r0, [r4, #16]
 800c708:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c70c:	f104 0314 	add.w	r3, r4, #20
 800c710:	f019 091f 	ands.w	r9, r9, #31
 800c714:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c718:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c71c:	d02b      	beq.n	800c776 <__lshift+0xbe>
 800c71e:	f1c9 0e20 	rsb	lr, r9, #32
 800c722:	468a      	mov	sl, r1
 800c724:	2200      	movs	r2, #0
 800c726:	6818      	ldr	r0, [r3, #0]
 800c728:	fa00 f009 	lsl.w	r0, r0, r9
 800c72c:	4302      	orrs	r2, r0
 800c72e:	f84a 2b04 	str.w	r2, [sl], #4
 800c732:	f853 2b04 	ldr.w	r2, [r3], #4
 800c736:	459c      	cmp	ip, r3
 800c738:	fa22 f20e 	lsr.w	r2, r2, lr
 800c73c:	d8f3      	bhi.n	800c726 <__lshift+0x6e>
 800c73e:	ebac 0304 	sub.w	r3, ip, r4
 800c742:	3b15      	subs	r3, #21
 800c744:	f023 0303 	bic.w	r3, r3, #3
 800c748:	3304      	adds	r3, #4
 800c74a:	f104 0015 	add.w	r0, r4, #21
 800c74e:	4584      	cmp	ip, r0
 800c750:	bf38      	it	cc
 800c752:	2304      	movcc	r3, #4
 800c754:	50ca      	str	r2, [r1, r3]
 800c756:	b10a      	cbz	r2, 800c75c <__lshift+0xa4>
 800c758:	f108 0602 	add.w	r6, r8, #2
 800c75c:	3e01      	subs	r6, #1
 800c75e:	4638      	mov	r0, r7
 800c760:	612e      	str	r6, [r5, #16]
 800c762:	4621      	mov	r1, r4
 800c764:	f7ff fd8c 	bl	800c280 <_Bfree>
 800c768:	4628      	mov	r0, r5
 800c76a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c76e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c772:	3301      	adds	r3, #1
 800c774:	e7c5      	b.n	800c702 <__lshift+0x4a>
 800c776:	3904      	subs	r1, #4
 800c778:	f853 2b04 	ldr.w	r2, [r3], #4
 800c77c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c780:	459c      	cmp	ip, r3
 800c782:	d8f9      	bhi.n	800c778 <__lshift+0xc0>
 800c784:	e7ea      	b.n	800c75c <__lshift+0xa4>
 800c786:	bf00      	nop
 800c788:	0800ddfc 	.word	0x0800ddfc
 800c78c:	0800de8c 	.word	0x0800de8c

0800c790 <__mcmp>:
 800c790:	b530      	push	{r4, r5, lr}
 800c792:	6902      	ldr	r2, [r0, #16]
 800c794:	690c      	ldr	r4, [r1, #16]
 800c796:	1b12      	subs	r2, r2, r4
 800c798:	d10e      	bne.n	800c7b8 <__mcmp+0x28>
 800c79a:	f100 0314 	add.w	r3, r0, #20
 800c79e:	3114      	adds	r1, #20
 800c7a0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c7a4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c7a8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c7ac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c7b0:	42a5      	cmp	r5, r4
 800c7b2:	d003      	beq.n	800c7bc <__mcmp+0x2c>
 800c7b4:	d305      	bcc.n	800c7c2 <__mcmp+0x32>
 800c7b6:	2201      	movs	r2, #1
 800c7b8:	4610      	mov	r0, r2
 800c7ba:	bd30      	pop	{r4, r5, pc}
 800c7bc:	4283      	cmp	r3, r0
 800c7be:	d3f3      	bcc.n	800c7a8 <__mcmp+0x18>
 800c7c0:	e7fa      	b.n	800c7b8 <__mcmp+0x28>
 800c7c2:	f04f 32ff 	mov.w	r2, #4294967295
 800c7c6:	e7f7      	b.n	800c7b8 <__mcmp+0x28>

0800c7c8 <__mdiff>:
 800c7c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7cc:	460c      	mov	r4, r1
 800c7ce:	4606      	mov	r6, r0
 800c7d0:	4611      	mov	r1, r2
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	4617      	mov	r7, r2
 800c7d6:	f7ff ffdb 	bl	800c790 <__mcmp>
 800c7da:	1e05      	subs	r5, r0, #0
 800c7dc:	d110      	bne.n	800c800 <__mdiff+0x38>
 800c7de:	4629      	mov	r1, r5
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	f7ff fd0d 	bl	800c200 <_Balloc>
 800c7e6:	b930      	cbnz	r0, 800c7f6 <__mdiff+0x2e>
 800c7e8:	4b39      	ldr	r3, [pc, #228]	; (800c8d0 <__mdiff+0x108>)
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	f240 2132 	movw	r1, #562	; 0x232
 800c7f0:	4838      	ldr	r0, [pc, #224]	; (800c8d4 <__mdiff+0x10c>)
 800c7f2:	f000 fc0d 	bl	800d010 <__assert_func>
 800c7f6:	2301      	movs	r3, #1
 800c7f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c7fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c800:	bfa4      	itt	ge
 800c802:	463b      	movge	r3, r7
 800c804:	4627      	movge	r7, r4
 800c806:	4630      	mov	r0, r6
 800c808:	6879      	ldr	r1, [r7, #4]
 800c80a:	bfa6      	itte	ge
 800c80c:	461c      	movge	r4, r3
 800c80e:	2500      	movge	r5, #0
 800c810:	2501      	movlt	r5, #1
 800c812:	f7ff fcf5 	bl	800c200 <_Balloc>
 800c816:	b920      	cbnz	r0, 800c822 <__mdiff+0x5a>
 800c818:	4b2d      	ldr	r3, [pc, #180]	; (800c8d0 <__mdiff+0x108>)
 800c81a:	4602      	mov	r2, r0
 800c81c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c820:	e7e6      	b.n	800c7f0 <__mdiff+0x28>
 800c822:	693e      	ldr	r6, [r7, #16]
 800c824:	60c5      	str	r5, [r0, #12]
 800c826:	6925      	ldr	r5, [r4, #16]
 800c828:	f107 0114 	add.w	r1, r7, #20
 800c82c:	f104 0914 	add.w	r9, r4, #20
 800c830:	f100 0e14 	add.w	lr, r0, #20
 800c834:	f107 0210 	add.w	r2, r7, #16
 800c838:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c83c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c840:	46f2      	mov	sl, lr
 800c842:	2700      	movs	r7, #0
 800c844:	f859 3b04 	ldr.w	r3, [r9], #4
 800c848:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c84c:	fa1f f883 	uxth.w	r8, r3
 800c850:	fa17 f78b 	uxtah	r7, r7, fp
 800c854:	0c1b      	lsrs	r3, r3, #16
 800c856:	eba7 0808 	sub.w	r8, r7, r8
 800c85a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c85e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c862:	fa1f f888 	uxth.w	r8, r8
 800c866:	141f      	asrs	r7, r3, #16
 800c868:	454d      	cmp	r5, r9
 800c86a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c86e:	f84a 3b04 	str.w	r3, [sl], #4
 800c872:	d8e7      	bhi.n	800c844 <__mdiff+0x7c>
 800c874:	1b2b      	subs	r3, r5, r4
 800c876:	3b15      	subs	r3, #21
 800c878:	f023 0303 	bic.w	r3, r3, #3
 800c87c:	3304      	adds	r3, #4
 800c87e:	3415      	adds	r4, #21
 800c880:	42a5      	cmp	r5, r4
 800c882:	bf38      	it	cc
 800c884:	2304      	movcc	r3, #4
 800c886:	4419      	add	r1, r3
 800c888:	4473      	add	r3, lr
 800c88a:	469e      	mov	lr, r3
 800c88c:	460d      	mov	r5, r1
 800c88e:	4565      	cmp	r5, ip
 800c890:	d30e      	bcc.n	800c8b0 <__mdiff+0xe8>
 800c892:	f10c 0203 	add.w	r2, ip, #3
 800c896:	1a52      	subs	r2, r2, r1
 800c898:	f022 0203 	bic.w	r2, r2, #3
 800c89c:	3903      	subs	r1, #3
 800c89e:	458c      	cmp	ip, r1
 800c8a0:	bf38      	it	cc
 800c8a2:	2200      	movcc	r2, #0
 800c8a4:	441a      	add	r2, r3
 800c8a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c8aa:	b17b      	cbz	r3, 800c8cc <__mdiff+0x104>
 800c8ac:	6106      	str	r6, [r0, #16]
 800c8ae:	e7a5      	b.n	800c7fc <__mdiff+0x34>
 800c8b0:	f855 8b04 	ldr.w	r8, [r5], #4
 800c8b4:	fa17 f488 	uxtah	r4, r7, r8
 800c8b8:	1422      	asrs	r2, r4, #16
 800c8ba:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c8be:	b2a4      	uxth	r4, r4
 800c8c0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c8c4:	f84e 4b04 	str.w	r4, [lr], #4
 800c8c8:	1417      	asrs	r7, r2, #16
 800c8ca:	e7e0      	b.n	800c88e <__mdiff+0xc6>
 800c8cc:	3e01      	subs	r6, #1
 800c8ce:	e7ea      	b.n	800c8a6 <__mdiff+0xde>
 800c8d0:	0800ddfc 	.word	0x0800ddfc
 800c8d4:	0800de8c 	.word	0x0800de8c

0800c8d8 <__ulp>:
 800c8d8:	b082      	sub	sp, #8
 800c8da:	ed8d 0b00 	vstr	d0, [sp]
 800c8de:	9b01      	ldr	r3, [sp, #4]
 800c8e0:	4912      	ldr	r1, [pc, #72]	; (800c92c <__ulp+0x54>)
 800c8e2:	4019      	ands	r1, r3
 800c8e4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c8e8:	2900      	cmp	r1, #0
 800c8ea:	dd05      	ble.n	800c8f8 <__ulp+0x20>
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	ec43 2b10 	vmov	d0, r2, r3
 800c8f4:	b002      	add	sp, #8
 800c8f6:	4770      	bx	lr
 800c8f8:	4249      	negs	r1, r1
 800c8fa:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c8fe:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c902:	f04f 0200 	mov.w	r2, #0
 800c906:	f04f 0300 	mov.w	r3, #0
 800c90a:	da04      	bge.n	800c916 <__ulp+0x3e>
 800c90c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c910:	fa41 f300 	asr.w	r3, r1, r0
 800c914:	e7ec      	b.n	800c8f0 <__ulp+0x18>
 800c916:	f1a0 0114 	sub.w	r1, r0, #20
 800c91a:	291e      	cmp	r1, #30
 800c91c:	bfda      	itte	le
 800c91e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c922:	fa20 f101 	lsrle.w	r1, r0, r1
 800c926:	2101      	movgt	r1, #1
 800c928:	460a      	mov	r2, r1
 800c92a:	e7e1      	b.n	800c8f0 <__ulp+0x18>
 800c92c:	7ff00000 	.word	0x7ff00000

0800c930 <__b2d>:
 800c930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c932:	6905      	ldr	r5, [r0, #16]
 800c934:	f100 0714 	add.w	r7, r0, #20
 800c938:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c93c:	1f2e      	subs	r6, r5, #4
 800c93e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c942:	4620      	mov	r0, r4
 800c944:	f7ff fd52 	bl	800c3ec <__hi0bits>
 800c948:	f1c0 0320 	rsb	r3, r0, #32
 800c94c:	280a      	cmp	r0, #10
 800c94e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c9cc <__b2d+0x9c>
 800c952:	600b      	str	r3, [r1, #0]
 800c954:	dc14      	bgt.n	800c980 <__b2d+0x50>
 800c956:	f1c0 0e0b 	rsb	lr, r0, #11
 800c95a:	fa24 f10e 	lsr.w	r1, r4, lr
 800c95e:	42b7      	cmp	r7, r6
 800c960:	ea41 030c 	orr.w	r3, r1, ip
 800c964:	bf34      	ite	cc
 800c966:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c96a:	2100      	movcs	r1, #0
 800c96c:	3015      	adds	r0, #21
 800c96e:	fa04 f000 	lsl.w	r0, r4, r0
 800c972:	fa21 f10e 	lsr.w	r1, r1, lr
 800c976:	ea40 0201 	orr.w	r2, r0, r1
 800c97a:	ec43 2b10 	vmov	d0, r2, r3
 800c97e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c980:	42b7      	cmp	r7, r6
 800c982:	bf3a      	itte	cc
 800c984:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c988:	f1a5 0608 	subcc.w	r6, r5, #8
 800c98c:	2100      	movcs	r1, #0
 800c98e:	380b      	subs	r0, #11
 800c990:	d017      	beq.n	800c9c2 <__b2d+0x92>
 800c992:	f1c0 0c20 	rsb	ip, r0, #32
 800c996:	fa04 f500 	lsl.w	r5, r4, r0
 800c99a:	42be      	cmp	r6, r7
 800c99c:	fa21 f40c 	lsr.w	r4, r1, ip
 800c9a0:	ea45 0504 	orr.w	r5, r5, r4
 800c9a4:	bf8c      	ite	hi
 800c9a6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c9aa:	2400      	movls	r4, #0
 800c9ac:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c9b0:	fa01 f000 	lsl.w	r0, r1, r0
 800c9b4:	fa24 f40c 	lsr.w	r4, r4, ip
 800c9b8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c9bc:	ea40 0204 	orr.w	r2, r0, r4
 800c9c0:	e7db      	b.n	800c97a <__b2d+0x4a>
 800c9c2:	ea44 030c 	orr.w	r3, r4, ip
 800c9c6:	460a      	mov	r2, r1
 800c9c8:	e7d7      	b.n	800c97a <__b2d+0x4a>
 800c9ca:	bf00      	nop
 800c9cc:	3ff00000 	.word	0x3ff00000

0800c9d0 <__d2b>:
 800c9d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c9d4:	4689      	mov	r9, r1
 800c9d6:	2101      	movs	r1, #1
 800c9d8:	ec57 6b10 	vmov	r6, r7, d0
 800c9dc:	4690      	mov	r8, r2
 800c9de:	f7ff fc0f 	bl	800c200 <_Balloc>
 800c9e2:	4604      	mov	r4, r0
 800c9e4:	b930      	cbnz	r0, 800c9f4 <__d2b+0x24>
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	4b25      	ldr	r3, [pc, #148]	; (800ca80 <__d2b+0xb0>)
 800c9ea:	4826      	ldr	r0, [pc, #152]	; (800ca84 <__d2b+0xb4>)
 800c9ec:	f240 310a 	movw	r1, #778	; 0x30a
 800c9f0:	f000 fb0e 	bl	800d010 <__assert_func>
 800c9f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c9f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c9fc:	bb35      	cbnz	r5, 800ca4c <__d2b+0x7c>
 800c9fe:	2e00      	cmp	r6, #0
 800ca00:	9301      	str	r3, [sp, #4]
 800ca02:	d028      	beq.n	800ca56 <__d2b+0x86>
 800ca04:	4668      	mov	r0, sp
 800ca06:	9600      	str	r6, [sp, #0]
 800ca08:	f7ff fd10 	bl	800c42c <__lo0bits>
 800ca0c:	9900      	ldr	r1, [sp, #0]
 800ca0e:	b300      	cbz	r0, 800ca52 <__d2b+0x82>
 800ca10:	9a01      	ldr	r2, [sp, #4]
 800ca12:	f1c0 0320 	rsb	r3, r0, #32
 800ca16:	fa02 f303 	lsl.w	r3, r2, r3
 800ca1a:	430b      	orrs	r3, r1
 800ca1c:	40c2      	lsrs	r2, r0
 800ca1e:	6163      	str	r3, [r4, #20]
 800ca20:	9201      	str	r2, [sp, #4]
 800ca22:	9b01      	ldr	r3, [sp, #4]
 800ca24:	61a3      	str	r3, [r4, #24]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	bf14      	ite	ne
 800ca2a:	2202      	movne	r2, #2
 800ca2c:	2201      	moveq	r2, #1
 800ca2e:	6122      	str	r2, [r4, #16]
 800ca30:	b1d5      	cbz	r5, 800ca68 <__d2b+0x98>
 800ca32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ca36:	4405      	add	r5, r0
 800ca38:	f8c9 5000 	str.w	r5, [r9]
 800ca3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ca40:	f8c8 0000 	str.w	r0, [r8]
 800ca44:	4620      	mov	r0, r4
 800ca46:	b003      	add	sp, #12
 800ca48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ca50:	e7d5      	b.n	800c9fe <__d2b+0x2e>
 800ca52:	6161      	str	r1, [r4, #20]
 800ca54:	e7e5      	b.n	800ca22 <__d2b+0x52>
 800ca56:	a801      	add	r0, sp, #4
 800ca58:	f7ff fce8 	bl	800c42c <__lo0bits>
 800ca5c:	9b01      	ldr	r3, [sp, #4]
 800ca5e:	6163      	str	r3, [r4, #20]
 800ca60:	2201      	movs	r2, #1
 800ca62:	6122      	str	r2, [r4, #16]
 800ca64:	3020      	adds	r0, #32
 800ca66:	e7e3      	b.n	800ca30 <__d2b+0x60>
 800ca68:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca6c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ca70:	f8c9 0000 	str.w	r0, [r9]
 800ca74:	6918      	ldr	r0, [r3, #16]
 800ca76:	f7ff fcb9 	bl	800c3ec <__hi0bits>
 800ca7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ca7e:	e7df      	b.n	800ca40 <__d2b+0x70>
 800ca80:	0800ddfc 	.word	0x0800ddfc
 800ca84:	0800de8c 	.word	0x0800de8c

0800ca88 <__ratio>:
 800ca88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca8c:	4688      	mov	r8, r1
 800ca8e:	4669      	mov	r1, sp
 800ca90:	4681      	mov	r9, r0
 800ca92:	f7ff ff4d 	bl	800c930 <__b2d>
 800ca96:	a901      	add	r1, sp, #4
 800ca98:	4640      	mov	r0, r8
 800ca9a:	ec55 4b10 	vmov	r4, r5, d0
 800ca9e:	f7ff ff47 	bl	800c930 <__b2d>
 800caa2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800caa6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800caaa:	eba3 0c02 	sub.w	ip, r3, r2
 800caae:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cab2:	1a9b      	subs	r3, r3, r2
 800cab4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cab8:	ec51 0b10 	vmov	r0, r1, d0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	bfd6      	itet	le
 800cac0:	460a      	movle	r2, r1
 800cac2:	462a      	movgt	r2, r5
 800cac4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cac8:	468b      	mov	fp, r1
 800caca:	462f      	mov	r7, r5
 800cacc:	bfd4      	ite	le
 800cace:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800cad2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cad6:	4620      	mov	r0, r4
 800cad8:	ee10 2a10 	vmov	r2, s0
 800cadc:	465b      	mov	r3, fp
 800cade:	4639      	mov	r1, r7
 800cae0:	f7f3 fed4 	bl	800088c <__aeabi_ddiv>
 800cae4:	ec41 0b10 	vmov	d0, r0, r1
 800cae8:	b003      	add	sp, #12
 800caea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800caee <__copybits>:
 800caee:	3901      	subs	r1, #1
 800caf0:	b570      	push	{r4, r5, r6, lr}
 800caf2:	1149      	asrs	r1, r1, #5
 800caf4:	6914      	ldr	r4, [r2, #16]
 800caf6:	3101      	adds	r1, #1
 800caf8:	f102 0314 	add.w	r3, r2, #20
 800cafc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb00:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb04:	1f05      	subs	r5, r0, #4
 800cb06:	42a3      	cmp	r3, r4
 800cb08:	d30c      	bcc.n	800cb24 <__copybits+0x36>
 800cb0a:	1aa3      	subs	r3, r4, r2
 800cb0c:	3b11      	subs	r3, #17
 800cb0e:	f023 0303 	bic.w	r3, r3, #3
 800cb12:	3211      	adds	r2, #17
 800cb14:	42a2      	cmp	r2, r4
 800cb16:	bf88      	it	hi
 800cb18:	2300      	movhi	r3, #0
 800cb1a:	4418      	add	r0, r3
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	4288      	cmp	r0, r1
 800cb20:	d305      	bcc.n	800cb2e <__copybits+0x40>
 800cb22:	bd70      	pop	{r4, r5, r6, pc}
 800cb24:	f853 6b04 	ldr.w	r6, [r3], #4
 800cb28:	f845 6f04 	str.w	r6, [r5, #4]!
 800cb2c:	e7eb      	b.n	800cb06 <__copybits+0x18>
 800cb2e:	f840 3b04 	str.w	r3, [r0], #4
 800cb32:	e7f4      	b.n	800cb1e <__copybits+0x30>

0800cb34 <__any_on>:
 800cb34:	f100 0214 	add.w	r2, r0, #20
 800cb38:	6900      	ldr	r0, [r0, #16]
 800cb3a:	114b      	asrs	r3, r1, #5
 800cb3c:	4298      	cmp	r0, r3
 800cb3e:	b510      	push	{r4, lr}
 800cb40:	db11      	blt.n	800cb66 <__any_on+0x32>
 800cb42:	dd0a      	ble.n	800cb5a <__any_on+0x26>
 800cb44:	f011 011f 	ands.w	r1, r1, #31
 800cb48:	d007      	beq.n	800cb5a <__any_on+0x26>
 800cb4a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cb4e:	fa24 f001 	lsr.w	r0, r4, r1
 800cb52:	fa00 f101 	lsl.w	r1, r0, r1
 800cb56:	428c      	cmp	r4, r1
 800cb58:	d10b      	bne.n	800cb72 <__any_on+0x3e>
 800cb5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d803      	bhi.n	800cb6a <__any_on+0x36>
 800cb62:	2000      	movs	r0, #0
 800cb64:	bd10      	pop	{r4, pc}
 800cb66:	4603      	mov	r3, r0
 800cb68:	e7f7      	b.n	800cb5a <__any_on+0x26>
 800cb6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cb6e:	2900      	cmp	r1, #0
 800cb70:	d0f5      	beq.n	800cb5e <__any_on+0x2a>
 800cb72:	2001      	movs	r0, #1
 800cb74:	e7f6      	b.n	800cb64 <__any_on+0x30>

0800cb76 <_calloc_r>:
 800cb76:	b513      	push	{r0, r1, r4, lr}
 800cb78:	434a      	muls	r2, r1
 800cb7a:	4611      	mov	r1, r2
 800cb7c:	9201      	str	r2, [sp, #4]
 800cb7e:	f000 f859 	bl	800cc34 <_malloc_r>
 800cb82:	4604      	mov	r4, r0
 800cb84:	b118      	cbz	r0, 800cb8e <_calloc_r+0x18>
 800cb86:	9a01      	ldr	r2, [sp, #4]
 800cb88:	2100      	movs	r1, #0
 800cb8a:	f7fc fbc9 	bl	8009320 <memset>
 800cb8e:	4620      	mov	r0, r4
 800cb90:	b002      	add	sp, #8
 800cb92:	bd10      	pop	{r4, pc}

0800cb94 <_free_r>:
 800cb94:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb96:	2900      	cmp	r1, #0
 800cb98:	d048      	beq.n	800cc2c <_free_r+0x98>
 800cb9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb9e:	9001      	str	r0, [sp, #4]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	f1a1 0404 	sub.w	r4, r1, #4
 800cba6:	bfb8      	it	lt
 800cba8:	18e4      	addlt	r4, r4, r3
 800cbaa:	f000 fa7b 	bl	800d0a4 <__malloc_lock>
 800cbae:	4a20      	ldr	r2, [pc, #128]	; (800cc30 <_free_r+0x9c>)
 800cbb0:	9801      	ldr	r0, [sp, #4]
 800cbb2:	6813      	ldr	r3, [r2, #0]
 800cbb4:	4615      	mov	r5, r2
 800cbb6:	b933      	cbnz	r3, 800cbc6 <_free_r+0x32>
 800cbb8:	6063      	str	r3, [r4, #4]
 800cbba:	6014      	str	r4, [r2, #0]
 800cbbc:	b003      	add	sp, #12
 800cbbe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cbc2:	f000 ba75 	b.w	800d0b0 <__malloc_unlock>
 800cbc6:	42a3      	cmp	r3, r4
 800cbc8:	d90b      	bls.n	800cbe2 <_free_r+0x4e>
 800cbca:	6821      	ldr	r1, [r4, #0]
 800cbcc:	1862      	adds	r2, r4, r1
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	bf04      	itt	eq
 800cbd2:	681a      	ldreq	r2, [r3, #0]
 800cbd4:	685b      	ldreq	r3, [r3, #4]
 800cbd6:	6063      	str	r3, [r4, #4]
 800cbd8:	bf04      	itt	eq
 800cbda:	1852      	addeq	r2, r2, r1
 800cbdc:	6022      	streq	r2, [r4, #0]
 800cbde:	602c      	str	r4, [r5, #0]
 800cbe0:	e7ec      	b.n	800cbbc <_free_r+0x28>
 800cbe2:	461a      	mov	r2, r3
 800cbe4:	685b      	ldr	r3, [r3, #4]
 800cbe6:	b10b      	cbz	r3, 800cbec <_free_r+0x58>
 800cbe8:	42a3      	cmp	r3, r4
 800cbea:	d9fa      	bls.n	800cbe2 <_free_r+0x4e>
 800cbec:	6811      	ldr	r1, [r2, #0]
 800cbee:	1855      	adds	r5, r2, r1
 800cbf0:	42a5      	cmp	r5, r4
 800cbf2:	d10b      	bne.n	800cc0c <_free_r+0x78>
 800cbf4:	6824      	ldr	r4, [r4, #0]
 800cbf6:	4421      	add	r1, r4
 800cbf8:	1854      	adds	r4, r2, r1
 800cbfa:	42a3      	cmp	r3, r4
 800cbfc:	6011      	str	r1, [r2, #0]
 800cbfe:	d1dd      	bne.n	800cbbc <_free_r+0x28>
 800cc00:	681c      	ldr	r4, [r3, #0]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	6053      	str	r3, [r2, #4]
 800cc06:	4421      	add	r1, r4
 800cc08:	6011      	str	r1, [r2, #0]
 800cc0a:	e7d7      	b.n	800cbbc <_free_r+0x28>
 800cc0c:	d902      	bls.n	800cc14 <_free_r+0x80>
 800cc0e:	230c      	movs	r3, #12
 800cc10:	6003      	str	r3, [r0, #0]
 800cc12:	e7d3      	b.n	800cbbc <_free_r+0x28>
 800cc14:	6825      	ldr	r5, [r4, #0]
 800cc16:	1961      	adds	r1, r4, r5
 800cc18:	428b      	cmp	r3, r1
 800cc1a:	bf04      	itt	eq
 800cc1c:	6819      	ldreq	r1, [r3, #0]
 800cc1e:	685b      	ldreq	r3, [r3, #4]
 800cc20:	6063      	str	r3, [r4, #4]
 800cc22:	bf04      	itt	eq
 800cc24:	1949      	addeq	r1, r1, r5
 800cc26:	6021      	streq	r1, [r4, #0]
 800cc28:	6054      	str	r4, [r2, #4]
 800cc2a:	e7c7      	b.n	800cbbc <_free_r+0x28>
 800cc2c:	b003      	add	sp, #12
 800cc2e:	bd30      	pop	{r4, r5, pc}
 800cc30:	2000029c 	.word	0x2000029c

0800cc34 <_malloc_r>:
 800cc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc36:	1ccd      	adds	r5, r1, #3
 800cc38:	f025 0503 	bic.w	r5, r5, #3
 800cc3c:	3508      	adds	r5, #8
 800cc3e:	2d0c      	cmp	r5, #12
 800cc40:	bf38      	it	cc
 800cc42:	250c      	movcc	r5, #12
 800cc44:	2d00      	cmp	r5, #0
 800cc46:	4606      	mov	r6, r0
 800cc48:	db01      	blt.n	800cc4e <_malloc_r+0x1a>
 800cc4a:	42a9      	cmp	r1, r5
 800cc4c:	d903      	bls.n	800cc56 <_malloc_r+0x22>
 800cc4e:	230c      	movs	r3, #12
 800cc50:	6033      	str	r3, [r6, #0]
 800cc52:	2000      	movs	r0, #0
 800cc54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc56:	f000 fa25 	bl	800d0a4 <__malloc_lock>
 800cc5a:	4921      	ldr	r1, [pc, #132]	; (800cce0 <_malloc_r+0xac>)
 800cc5c:	680a      	ldr	r2, [r1, #0]
 800cc5e:	4614      	mov	r4, r2
 800cc60:	b99c      	cbnz	r4, 800cc8a <_malloc_r+0x56>
 800cc62:	4f20      	ldr	r7, [pc, #128]	; (800cce4 <_malloc_r+0xb0>)
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	b923      	cbnz	r3, 800cc72 <_malloc_r+0x3e>
 800cc68:	4621      	mov	r1, r4
 800cc6a:	4630      	mov	r0, r6
 800cc6c:	f000 f9a0 	bl	800cfb0 <_sbrk_r>
 800cc70:	6038      	str	r0, [r7, #0]
 800cc72:	4629      	mov	r1, r5
 800cc74:	4630      	mov	r0, r6
 800cc76:	f000 f99b 	bl	800cfb0 <_sbrk_r>
 800cc7a:	1c43      	adds	r3, r0, #1
 800cc7c:	d123      	bne.n	800ccc6 <_malloc_r+0x92>
 800cc7e:	230c      	movs	r3, #12
 800cc80:	6033      	str	r3, [r6, #0]
 800cc82:	4630      	mov	r0, r6
 800cc84:	f000 fa14 	bl	800d0b0 <__malloc_unlock>
 800cc88:	e7e3      	b.n	800cc52 <_malloc_r+0x1e>
 800cc8a:	6823      	ldr	r3, [r4, #0]
 800cc8c:	1b5b      	subs	r3, r3, r5
 800cc8e:	d417      	bmi.n	800ccc0 <_malloc_r+0x8c>
 800cc90:	2b0b      	cmp	r3, #11
 800cc92:	d903      	bls.n	800cc9c <_malloc_r+0x68>
 800cc94:	6023      	str	r3, [r4, #0]
 800cc96:	441c      	add	r4, r3
 800cc98:	6025      	str	r5, [r4, #0]
 800cc9a:	e004      	b.n	800cca6 <_malloc_r+0x72>
 800cc9c:	6863      	ldr	r3, [r4, #4]
 800cc9e:	42a2      	cmp	r2, r4
 800cca0:	bf0c      	ite	eq
 800cca2:	600b      	streq	r3, [r1, #0]
 800cca4:	6053      	strne	r3, [r2, #4]
 800cca6:	4630      	mov	r0, r6
 800cca8:	f000 fa02 	bl	800d0b0 <__malloc_unlock>
 800ccac:	f104 000b 	add.w	r0, r4, #11
 800ccb0:	1d23      	adds	r3, r4, #4
 800ccb2:	f020 0007 	bic.w	r0, r0, #7
 800ccb6:	1ac2      	subs	r2, r0, r3
 800ccb8:	d0cc      	beq.n	800cc54 <_malloc_r+0x20>
 800ccba:	1a1b      	subs	r3, r3, r0
 800ccbc:	50a3      	str	r3, [r4, r2]
 800ccbe:	e7c9      	b.n	800cc54 <_malloc_r+0x20>
 800ccc0:	4622      	mov	r2, r4
 800ccc2:	6864      	ldr	r4, [r4, #4]
 800ccc4:	e7cc      	b.n	800cc60 <_malloc_r+0x2c>
 800ccc6:	1cc4      	adds	r4, r0, #3
 800ccc8:	f024 0403 	bic.w	r4, r4, #3
 800cccc:	42a0      	cmp	r0, r4
 800ccce:	d0e3      	beq.n	800cc98 <_malloc_r+0x64>
 800ccd0:	1a21      	subs	r1, r4, r0
 800ccd2:	4630      	mov	r0, r6
 800ccd4:	f000 f96c 	bl	800cfb0 <_sbrk_r>
 800ccd8:	3001      	adds	r0, #1
 800ccda:	d1dd      	bne.n	800cc98 <_malloc_r+0x64>
 800ccdc:	e7cf      	b.n	800cc7e <_malloc_r+0x4a>
 800ccde:	bf00      	nop
 800cce0:	2000029c 	.word	0x2000029c
 800cce4:	200002a0 	.word	0x200002a0

0800cce8 <__ssputs_r>:
 800cce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccec:	688e      	ldr	r6, [r1, #8]
 800ccee:	429e      	cmp	r6, r3
 800ccf0:	4682      	mov	sl, r0
 800ccf2:	460c      	mov	r4, r1
 800ccf4:	4690      	mov	r8, r2
 800ccf6:	461f      	mov	r7, r3
 800ccf8:	d838      	bhi.n	800cd6c <__ssputs_r+0x84>
 800ccfa:	898a      	ldrh	r2, [r1, #12]
 800ccfc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cd00:	d032      	beq.n	800cd68 <__ssputs_r+0x80>
 800cd02:	6825      	ldr	r5, [r4, #0]
 800cd04:	6909      	ldr	r1, [r1, #16]
 800cd06:	eba5 0901 	sub.w	r9, r5, r1
 800cd0a:	6965      	ldr	r5, [r4, #20]
 800cd0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd14:	3301      	adds	r3, #1
 800cd16:	444b      	add	r3, r9
 800cd18:	106d      	asrs	r5, r5, #1
 800cd1a:	429d      	cmp	r5, r3
 800cd1c:	bf38      	it	cc
 800cd1e:	461d      	movcc	r5, r3
 800cd20:	0553      	lsls	r3, r2, #21
 800cd22:	d531      	bpl.n	800cd88 <__ssputs_r+0xa0>
 800cd24:	4629      	mov	r1, r5
 800cd26:	f7ff ff85 	bl	800cc34 <_malloc_r>
 800cd2a:	4606      	mov	r6, r0
 800cd2c:	b950      	cbnz	r0, 800cd44 <__ssputs_r+0x5c>
 800cd2e:	230c      	movs	r3, #12
 800cd30:	f8ca 3000 	str.w	r3, [sl]
 800cd34:	89a3      	ldrh	r3, [r4, #12]
 800cd36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd3a:	81a3      	strh	r3, [r4, #12]
 800cd3c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd44:	6921      	ldr	r1, [r4, #16]
 800cd46:	464a      	mov	r2, r9
 800cd48:	f7ff fa4c 	bl	800c1e4 <memcpy>
 800cd4c:	89a3      	ldrh	r3, [r4, #12]
 800cd4e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cd52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd56:	81a3      	strh	r3, [r4, #12]
 800cd58:	6126      	str	r6, [r4, #16]
 800cd5a:	6165      	str	r5, [r4, #20]
 800cd5c:	444e      	add	r6, r9
 800cd5e:	eba5 0509 	sub.w	r5, r5, r9
 800cd62:	6026      	str	r6, [r4, #0]
 800cd64:	60a5      	str	r5, [r4, #8]
 800cd66:	463e      	mov	r6, r7
 800cd68:	42be      	cmp	r6, r7
 800cd6a:	d900      	bls.n	800cd6e <__ssputs_r+0x86>
 800cd6c:	463e      	mov	r6, r7
 800cd6e:	4632      	mov	r2, r6
 800cd70:	6820      	ldr	r0, [r4, #0]
 800cd72:	4641      	mov	r1, r8
 800cd74:	f000 f97c 	bl	800d070 <memmove>
 800cd78:	68a3      	ldr	r3, [r4, #8]
 800cd7a:	6822      	ldr	r2, [r4, #0]
 800cd7c:	1b9b      	subs	r3, r3, r6
 800cd7e:	4432      	add	r2, r6
 800cd80:	60a3      	str	r3, [r4, #8]
 800cd82:	6022      	str	r2, [r4, #0]
 800cd84:	2000      	movs	r0, #0
 800cd86:	e7db      	b.n	800cd40 <__ssputs_r+0x58>
 800cd88:	462a      	mov	r2, r5
 800cd8a:	f000 f997 	bl	800d0bc <_realloc_r>
 800cd8e:	4606      	mov	r6, r0
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d1e1      	bne.n	800cd58 <__ssputs_r+0x70>
 800cd94:	6921      	ldr	r1, [r4, #16]
 800cd96:	4650      	mov	r0, sl
 800cd98:	f7ff fefc 	bl	800cb94 <_free_r>
 800cd9c:	e7c7      	b.n	800cd2e <__ssputs_r+0x46>
	...

0800cda0 <_svfiprintf_r>:
 800cda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cda4:	4698      	mov	r8, r3
 800cda6:	898b      	ldrh	r3, [r1, #12]
 800cda8:	061b      	lsls	r3, r3, #24
 800cdaa:	b09d      	sub	sp, #116	; 0x74
 800cdac:	4607      	mov	r7, r0
 800cdae:	460d      	mov	r5, r1
 800cdb0:	4614      	mov	r4, r2
 800cdb2:	d50e      	bpl.n	800cdd2 <_svfiprintf_r+0x32>
 800cdb4:	690b      	ldr	r3, [r1, #16]
 800cdb6:	b963      	cbnz	r3, 800cdd2 <_svfiprintf_r+0x32>
 800cdb8:	2140      	movs	r1, #64	; 0x40
 800cdba:	f7ff ff3b 	bl	800cc34 <_malloc_r>
 800cdbe:	6028      	str	r0, [r5, #0]
 800cdc0:	6128      	str	r0, [r5, #16]
 800cdc2:	b920      	cbnz	r0, 800cdce <_svfiprintf_r+0x2e>
 800cdc4:	230c      	movs	r3, #12
 800cdc6:	603b      	str	r3, [r7, #0]
 800cdc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cdcc:	e0d1      	b.n	800cf72 <_svfiprintf_r+0x1d2>
 800cdce:	2340      	movs	r3, #64	; 0x40
 800cdd0:	616b      	str	r3, [r5, #20]
 800cdd2:	2300      	movs	r3, #0
 800cdd4:	9309      	str	r3, [sp, #36]	; 0x24
 800cdd6:	2320      	movs	r3, #32
 800cdd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cddc:	f8cd 800c 	str.w	r8, [sp, #12]
 800cde0:	2330      	movs	r3, #48	; 0x30
 800cde2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cf8c <_svfiprintf_r+0x1ec>
 800cde6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdea:	f04f 0901 	mov.w	r9, #1
 800cdee:	4623      	mov	r3, r4
 800cdf0:	469a      	mov	sl, r3
 800cdf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdf6:	b10a      	cbz	r2, 800cdfc <_svfiprintf_r+0x5c>
 800cdf8:	2a25      	cmp	r2, #37	; 0x25
 800cdfa:	d1f9      	bne.n	800cdf0 <_svfiprintf_r+0x50>
 800cdfc:	ebba 0b04 	subs.w	fp, sl, r4
 800ce00:	d00b      	beq.n	800ce1a <_svfiprintf_r+0x7a>
 800ce02:	465b      	mov	r3, fp
 800ce04:	4622      	mov	r2, r4
 800ce06:	4629      	mov	r1, r5
 800ce08:	4638      	mov	r0, r7
 800ce0a:	f7ff ff6d 	bl	800cce8 <__ssputs_r>
 800ce0e:	3001      	adds	r0, #1
 800ce10:	f000 80aa 	beq.w	800cf68 <_svfiprintf_r+0x1c8>
 800ce14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce16:	445a      	add	r2, fp
 800ce18:	9209      	str	r2, [sp, #36]	; 0x24
 800ce1a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	f000 80a2 	beq.w	800cf68 <_svfiprintf_r+0x1c8>
 800ce24:	2300      	movs	r3, #0
 800ce26:	f04f 32ff 	mov.w	r2, #4294967295
 800ce2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce2e:	f10a 0a01 	add.w	sl, sl, #1
 800ce32:	9304      	str	r3, [sp, #16]
 800ce34:	9307      	str	r3, [sp, #28]
 800ce36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce3a:	931a      	str	r3, [sp, #104]	; 0x68
 800ce3c:	4654      	mov	r4, sl
 800ce3e:	2205      	movs	r2, #5
 800ce40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce44:	4851      	ldr	r0, [pc, #324]	; (800cf8c <_svfiprintf_r+0x1ec>)
 800ce46:	f7f3 f9eb 	bl	8000220 <memchr>
 800ce4a:	9a04      	ldr	r2, [sp, #16]
 800ce4c:	b9d8      	cbnz	r0, 800ce86 <_svfiprintf_r+0xe6>
 800ce4e:	06d0      	lsls	r0, r2, #27
 800ce50:	bf44      	itt	mi
 800ce52:	2320      	movmi	r3, #32
 800ce54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce58:	0711      	lsls	r1, r2, #28
 800ce5a:	bf44      	itt	mi
 800ce5c:	232b      	movmi	r3, #43	; 0x2b
 800ce5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce62:	f89a 3000 	ldrb.w	r3, [sl]
 800ce66:	2b2a      	cmp	r3, #42	; 0x2a
 800ce68:	d015      	beq.n	800ce96 <_svfiprintf_r+0xf6>
 800ce6a:	9a07      	ldr	r2, [sp, #28]
 800ce6c:	4654      	mov	r4, sl
 800ce6e:	2000      	movs	r0, #0
 800ce70:	f04f 0c0a 	mov.w	ip, #10
 800ce74:	4621      	mov	r1, r4
 800ce76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce7a:	3b30      	subs	r3, #48	; 0x30
 800ce7c:	2b09      	cmp	r3, #9
 800ce7e:	d94e      	bls.n	800cf1e <_svfiprintf_r+0x17e>
 800ce80:	b1b0      	cbz	r0, 800ceb0 <_svfiprintf_r+0x110>
 800ce82:	9207      	str	r2, [sp, #28]
 800ce84:	e014      	b.n	800ceb0 <_svfiprintf_r+0x110>
 800ce86:	eba0 0308 	sub.w	r3, r0, r8
 800ce8a:	fa09 f303 	lsl.w	r3, r9, r3
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	9304      	str	r3, [sp, #16]
 800ce92:	46a2      	mov	sl, r4
 800ce94:	e7d2      	b.n	800ce3c <_svfiprintf_r+0x9c>
 800ce96:	9b03      	ldr	r3, [sp, #12]
 800ce98:	1d19      	adds	r1, r3, #4
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	9103      	str	r1, [sp, #12]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	bfbb      	ittet	lt
 800cea2:	425b      	neglt	r3, r3
 800cea4:	f042 0202 	orrlt.w	r2, r2, #2
 800cea8:	9307      	strge	r3, [sp, #28]
 800ceaa:	9307      	strlt	r3, [sp, #28]
 800ceac:	bfb8      	it	lt
 800ceae:	9204      	strlt	r2, [sp, #16]
 800ceb0:	7823      	ldrb	r3, [r4, #0]
 800ceb2:	2b2e      	cmp	r3, #46	; 0x2e
 800ceb4:	d10c      	bne.n	800ced0 <_svfiprintf_r+0x130>
 800ceb6:	7863      	ldrb	r3, [r4, #1]
 800ceb8:	2b2a      	cmp	r3, #42	; 0x2a
 800ceba:	d135      	bne.n	800cf28 <_svfiprintf_r+0x188>
 800cebc:	9b03      	ldr	r3, [sp, #12]
 800cebe:	1d1a      	adds	r2, r3, #4
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	9203      	str	r2, [sp, #12]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	bfb8      	it	lt
 800cec8:	f04f 33ff 	movlt.w	r3, #4294967295
 800cecc:	3402      	adds	r4, #2
 800cece:	9305      	str	r3, [sp, #20]
 800ced0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cf9c <_svfiprintf_r+0x1fc>
 800ced4:	7821      	ldrb	r1, [r4, #0]
 800ced6:	2203      	movs	r2, #3
 800ced8:	4650      	mov	r0, sl
 800ceda:	f7f3 f9a1 	bl	8000220 <memchr>
 800cede:	b140      	cbz	r0, 800cef2 <_svfiprintf_r+0x152>
 800cee0:	2340      	movs	r3, #64	; 0x40
 800cee2:	eba0 000a 	sub.w	r0, r0, sl
 800cee6:	fa03 f000 	lsl.w	r0, r3, r0
 800ceea:	9b04      	ldr	r3, [sp, #16]
 800ceec:	4303      	orrs	r3, r0
 800ceee:	3401      	adds	r4, #1
 800cef0:	9304      	str	r3, [sp, #16]
 800cef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cef6:	4826      	ldr	r0, [pc, #152]	; (800cf90 <_svfiprintf_r+0x1f0>)
 800cef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cefc:	2206      	movs	r2, #6
 800cefe:	f7f3 f98f 	bl	8000220 <memchr>
 800cf02:	2800      	cmp	r0, #0
 800cf04:	d038      	beq.n	800cf78 <_svfiprintf_r+0x1d8>
 800cf06:	4b23      	ldr	r3, [pc, #140]	; (800cf94 <_svfiprintf_r+0x1f4>)
 800cf08:	bb1b      	cbnz	r3, 800cf52 <_svfiprintf_r+0x1b2>
 800cf0a:	9b03      	ldr	r3, [sp, #12]
 800cf0c:	3307      	adds	r3, #7
 800cf0e:	f023 0307 	bic.w	r3, r3, #7
 800cf12:	3308      	adds	r3, #8
 800cf14:	9303      	str	r3, [sp, #12]
 800cf16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf18:	4433      	add	r3, r6
 800cf1a:	9309      	str	r3, [sp, #36]	; 0x24
 800cf1c:	e767      	b.n	800cdee <_svfiprintf_r+0x4e>
 800cf1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf22:	460c      	mov	r4, r1
 800cf24:	2001      	movs	r0, #1
 800cf26:	e7a5      	b.n	800ce74 <_svfiprintf_r+0xd4>
 800cf28:	2300      	movs	r3, #0
 800cf2a:	3401      	adds	r4, #1
 800cf2c:	9305      	str	r3, [sp, #20]
 800cf2e:	4619      	mov	r1, r3
 800cf30:	f04f 0c0a 	mov.w	ip, #10
 800cf34:	4620      	mov	r0, r4
 800cf36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf3a:	3a30      	subs	r2, #48	; 0x30
 800cf3c:	2a09      	cmp	r2, #9
 800cf3e:	d903      	bls.n	800cf48 <_svfiprintf_r+0x1a8>
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d0c5      	beq.n	800ced0 <_svfiprintf_r+0x130>
 800cf44:	9105      	str	r1, [sp, #20]
 800cf46:	e7c3      	b.n	800ced0 <_svfiprintf_r+0x130>
 800cf48:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf4c:	4604      	mov	r4, r0
 800cf4e:	2301      	movs	r3, #1
 800cf50:	e7f0      	b.n	800cf34 <_svfiprintf_r+0x194>
 800cf52:	ab03      	add	r3, sp, #12
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	462a      	mov	r2, r5
 800cf58:	4b0f      	ldr	r3, [pc, #60]	; (800cf98 <_svfiprintf_r+0x1f8>)
 800cf5a:	a904      	add	r1, sp, #16
 800cf5c:	4638      	mov	r0, r7
 800cf5e:	f7fc fa87 	bl	8009470 <_printf_float>
 800cf62:	1c42      	adds	r2, r0, #1
 800cf64:	4606      	mov	r6, r0
 800cf66:	d1d6      	bne.n	800cf16 <_svfiprintf_r+0x176>
 800cf68:	89ab      	ldrh	r3, [r5, #12]
 800cf6a:	065b      	lsls	r3, r3, #25
 800cf6c:	f53f af2c 	bmi.w	800cdc8 <_svfiprintf_r+0x28>
 800cf70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf72:	b01d      	add	sp, #116	; 0x74
 800cf74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf78:	ab03      	add	r3, sp, #12
 800cf7a:	9300      	str	r3, [sp, #0]
 800cf7c:	462a      	mov	r2, r5
 800cf7e:	4b06      	ldr	r3, [pc, #24]	; (800cf98 <_svfiprintf_r+0x1f8>)
 800cf80:	a904      	add	r1, sp, #16
 800cf82:	4638      	mov	r0, r7
 800cf84:	f7fc fd18 	bl	80099b8 <_printf_i>
 800cf88:	e7eb      	b.n	800cf62 <_svfiprintf_r+0x1c2>
 800cf8a:	bf00      	nop
 800cf8c:	0800dfec 	.word	0x0800dfec
 800cf90:	0800dff6 	.word	0x0800dff6
 800cf94:	08009471 	.word	0x08009471
 800cf98:	0800cce9 	.word	0x0800cce9
 800cf9c:	0800dff2 	.word	0x0800dff2

0800cfa0 <nan>:
 800cfa0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cfa8 <nan+0x8>
 800cfa4:	4770      	bx	lr
 800cfa6:	bf00      	nop
 800cfa8:	00000000 	.word	0x00000000
 800cfac:	7ff80000 	.word	0x7ff80000

0800cfb0 <_sbrk_r>:
 800cfb0:	b538      	push	{r3, r4, r5, lr}
 800cfb2:	4d06      	ldr	r5, [pc, #24]	; (800cfcc <_sbrk_r+0x1c>)
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	4604      	mov	r4, r0
 800cfb8:	4608      	mov	r0, r1
 800cfba:	602b      	str	r3, [r5, #0]
 800cfbc:	f7f5 fa96 	bl	80024ec <_sbrk>
 800cfc0:	1c43      	adds	r3, r0, #1
 800cfc2:	d102      	bne.n	800cfca <_sbrk_r+0x1a>
 800cfc4:	682b      	ldr	r3, [r5, #0]
 800cfc6:	b103      	cbz	r3, 800cfca <_sbrk_r+0x1a>
 800cfc8:	6023      	str	r3, [r4, #0]
 800cfca:	bd38      	pop	{r3, r4, r5, pc}
 800cfcc:	20000624 	.word	0x20000624

0800cfd0 <strncmp>:
 800cfd0:	b510      	push	{r4, lr}
 800cfd2:	b16a      	cbz	r2, 800cff0 <strncmp+0x20>
 800cfd4:	3901      	subs	r1, #1
 800cfd6:	1884      	adds	r4, r0, r2
 800cfd8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800cfdc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cfe0:	4293      	cmp	r3, r2
 800cfe2:	d103      	bne.n	800cfec <strncmp+0x1c>
 800cfe4:	42a0      	cmp	r0, r4
 800cfe6:	d001      	beq.n	800cfec <strncmp+0x1c>
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d1f5      	bne.n	800cfd8 <strncmp+0x8>
 800cfec:	1a98      	subs	r0, r3, r2
 800cfee:	bd10      	pop	{r4, pc}
 800cff0:	4610      	mov	r0, r2
 800cff2:	e7fc      	b.n	800cfee <strncmp+0x1e>

0800cff4 <__ascii_wctomb>:
 800cff4:	b149      	cbz	r1, 800d00a <__ascii_wctomb+0x16>
 800cff6:	2aff      	cmp	r2, #255	; 0xff
 800cff8:	bf85      	ittet	hi
 800cffa:	238a      	movhi	r3, #138	; 0x8a
 800cffc:	6003      	strhi	r3, [r0, #0]
 800cffe:	700a      	strbls	r2, [r1, #0]
 800d000:	f04f 30ff 	movhi.w	r0, #4294967295
 800d004:	bf98      	it	ls
 800d006:	2001      	movls	r0, #1
 800d008:	4770      	bx	lr
 800d00a:	4608      	mov	r0, r1
 800d00c:	4770      	bx	lr
	...

0800d010 <__assert_func>:
 800d010:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d012:	4614      	mov	r4, r2
 800d014:	461a      	mov	r2, r3
 800d016:	4b09      	ldr	r3, [pc, #36]	; (800d03c <__assert_func+0x2c>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	4605      	mov	r5, r0
 800d01c:	68d8      	ldr	r0, [r3, #12]
 800d01e:	b14c      	cbz	r4, 800d034 <__assert_func+0x24>
 800d020:	4b07      	ldr	r3, [pc, #28]	; (800d040 <__assert_func+0x30>)
 800d022:	9100      	str	r1, [sp, #0]
 800d024:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d028:	4906      	ldr	r1, [pc, #24]	; (800d044 <__assert_func+0x34>)
 800d02a:	462b      	mov	r3, r5
 800d02c:	f000 f80e 	bl	800d04c <fiprintf>
 800d030:	f000 fa84 	bl	800d53c <abort>
 800d034:	4b04      	ldr	r3, [pc, #16]	; (800d048 <__assert_func+0x38>)
 800d036:	461c      	mov	r4, r3
 800d038:	e7f3      	b.n	800d022 <__assert_func+0x12>
 800d03a:	bf00      	nop
 800d03c:	2000007c 	.word	0x2000007c
 800d040:	0800dffd 	.word	0x0800dffd
 800d044:	0800e00a 	.word	0x0800e00a
 800d048:	0800e038 	.word	0x0800e038

0800d04c <fiprintf>:
 800d04c:	b40e      	push	{r1, r2, r3}
 800d04e:	b503      	push	{r0, r1, lr}
 800d050:	4601      	mov	r1, r0
 800d052:	ab03      	add	r3, sp, #12
 800d054:	4805      	ldr	r0, [pc, #20]	; (800d06c <fiprintf+0x20>)
 800d056:	f853 2b04 	ldr.w	r2, [r3], #4
 800d05a:	6800      	ldr	r0, [r0, #0]
 800d05c:	9301      	str	r3, [sp, #4]
 800d05e:	f000 f87d 	bl	800d15c <_vfiprintf_r>
 800d062:	b002      	add	sp, #8
 800d064:	f85d eb04 	ldr.w	lr, [sp], #4
 800d068:	b003      	add	sp, #12
 800d06a:	4770      	bx	lr
 800d06c:	2000007c 	.word	0x2000007c

0800d070 <memmove>:
 800d070:	4288      	cmp	r0, r1
 800d072:	b510      	push	{r4, lr}
 800d074:	eb01 0402 	add.w	r4, r1, r2
 800d078:	d902      	bls.n	800d080 <memmove+0x10>
 800d07a:	4284      	cmp	r4, r0
 800d07c:	4623      	mov	r3, r4
 800d07e:	d807      	bhi.n	800d090 <memmove+0x20>
 800d080:	1e43      	subs	r3, r0, #1
 800d082:	42a1      	cmp	r1, r4
 800d084:	d008      	beq.n	800d098 <memmove+0x28>
 800d086:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d08a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d08e:	e7f8      	b.n	800d082 <memmove+0x12>
 800d090:	4402      	add	r2, r0
 800d092:	4601      	mov	r1, r0
 800d094:	428a      	cmp	r2, r1
 800d096:	d100      	bne.n	800d09a <memmove+0x2a>
 800d098:	bd10      	pop	{r4, pc}
 800d09a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d09e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d0a2:	e7f7      	b.n	800d094 <memmove+0x24>

0800d0a4 <__malloc_lock>:
 800d0a4:	4801      	ldr	r0, [pc, #4]	; (800d0ac <__malloc_lock+0x8>)
 800d0a6:	f000 bc09 	b.w	800d8bc <__retarget_lock_acquire_recursive>
 800d0aa:	bf00      	nop
 800d0ac:	2000062c 	.word	0x2000062c

0800d0b0 <__malloc_unlock>:
 800d0b0:	4801      	ldr	r0, [pc, #4]	; (800d0b8 <__malloc_unlock+0x8>)
 800d0b2:	f000 bc04 	b.w	800d8be <__retarget_lock_release_recursive>
 800d0b6:	bf00      	nop
 800d0b8:	2000062c 	.word	0x2000062c

0800d0bc <_realloc_r>:
 800d0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0be:	4607      	mov	r7, r0
 800d0c0:	4614      	mov	r4, r2
 800d0c2:	460e      	mov	r6, r1
 800d0c4:	b921      	cbnz	r1, 800d0d0 <_realloc_r+0x14>
 800d0c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d0ca:	4611      	mov	r1, r2
 800d0cc:	f7ff bdb2 	b.w	800cc34 <_malloc_r>
 800d0d0:	b922      	cbnz	r2, 800d0dc <_realloc_r+0x20>
 800d0d2:	f7ff fd5f 	bl	800cb94 <_free_r>
 800d0d6:	4625      	mov	r5, r4
 800d0d8:	4628      	mov	r0, r5
 800d0da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0dc:	f000 fc54 	bl	800d988 <_malloc_usable_size_r>
 800d0e0:	42a0      	cmp	r0, r4
 800d0e2:	d20f      	bcs.n	800d104 <_realloc_r+0x48>
 800d0e4:	4621      	mov	r1, r4
 800d0e6:	4638      	mov	r0, r7
 800d0e8:	f7ff fda4 	bl	800cc34 <_malloc_r>
 800d0ec:	4605      	mov	r5, r0
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d0f2      	beq.n	800d0d8 <_realloc_r+0x1c>
 800d0f2:	4631      	mov	r1, r6
 800d0f4:	4622      	mov	r2, r4
 800d0f6:	f7ff f875 	bl	800c1e4 <memcpy>
 800d0fa:	4631      	mov	r1, r6
 800d0fc:	4638      	mov	r0, r7
 800d0fe:	f7ff fd49 	bl	800cb94 <_free_r>
 800d102:	e7e9      	b.n	800d0d8 <_realloc_r+0x1c>
 800d104:	4635      	mov	r5, r6
 800d106:	e7e7      	b.n	800d0d8 <_realloc_r+0x1c>

0800d108 <__sfputc_r>:
 800d108:	6893      	ldr	r3, [r2, #8]
 800d10a:	3b01      	subs	r3, #1
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	b410      	push	{r4}
 800d110:	6093      	str	r3, [r2, #8]
 800d112:	da08      	bge.n	800d126 <__sfputc_r+0x1e>
 800d114:	6994      	ldr	r4, [r2, #24]
 800d116:	42a3      	cmp	r3, r4
 800d118:	db01      	blt.n	800d11e <__sfputc_r+0x16>
 800d11a:	290a      	cmp	r1, #10
 800d11c:	d103      	bne.n	800d126 <__sfputc_r+0x1e>
 800d11e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d122:	f000 b94b 	b.w	800d3bc <__swbuf_r>
 800d126:	6813      	ldr	r3, [r2, #0]
 800d128:	1c58      	adds	r0, r3, #1
 800d12a:	6010      	str	r0, [r2, #0]
 800d12c:	7019      	strb	r1, [r3, #0]
 800d12e:	4608      	mov	r0, r1
 800d130:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d134:	4770      	bx	lr

0800d136 <__sfputs_r>:
 800d136:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d138:	4606      	mov	r6, r0
 800d13a:	460f      	mov	r7, r1
 800d13c:	4614      	mov	r4, r2
 800d13e:	18d5      	adds	r5, r2, r3
 800d140:	42ac      	cmp	r4, r5
 800d142:	d101      	bne.n	800d148 <__sfputs_r+0x12>
 800d144:	2000      	movs	r0, #0
 800d146:	e007      	b.n	800d158 <__sfputs_r+0x22>
 800d148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d14c:	463a      	mov	r2, r7
 800d14e:	4630      	mov	r0, r6
 800d150:	f7ff ffda 	bl	800d108 <__sfputc_r>
 800d154:	1c43      	adds	r3, r0, #1
 800d156:	d1f3      	bne.n	800d140 <__sfputs_r+0xa>
 800d158:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d15c <_vfiprintf_r>:
 800d15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d160:	460d      	mov	r5, r1
 800d162:	b09d      	sub	sp, #116	; 0x74
 800d164:	4614      	mov	r4, r2
 800d166:	4698      	mov	r8, r3
 800d168:	4606      	mov	r6, r0
 800d16a:	b118      	cbz	r0, 800d174 <_vfiprintf_r+0x18>
 800d16c:	6983      	ldr	r3, [r0, #24]
 800d16e:	b90b      	cbnz	r3, 800d174 <_vfiprintf_r+0x18>
 800d170:	f000 fb06 	bl	800d780 <__sinit>
 800d174:	4b89      	ldr	r3, [pc, #548]	; (800d39c <_vfiprintf_r+0x240>)
 800d176:	429d      	cmp	r5, r3
 800d178:	d11b      	bne.n	800d1b2 <_vfiprintf_r+0x56>
 800d17a:	6875      	ldr	r5, [r6, #4]
 800d17c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d17e:	07d9      	lsls	r1, r3, #31
 800d180:	d405      	bmi.n	800d18e <_vfiprintf_r+0x32>
 800d182:	89ab      	ldrh	r3, [r5, #12]
 800d184:	059a      	lsls	r2, r3, #22
 800d186:	d402      	bmi.n	800d18e <_vfiprintf_r+0x32>
 800d188:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d18a:	f000 fb97 	bl	800d8bc <__retarget_lock_acquire_recursive>
 800d18e:	89ab      	ldrh	r3, [r5, #12]
 800d190:	071b      	lsls	r3, r3, #28
 800d192:	d501      	bpl.n	800d198 <_vfiprintf_r+0x3c>
 800d194:	692b      	ldr	r3, [r5, #16]
 800d196:	b9eb      	cbnz	r3, 800d1d4 <_vfiprintf_r+0x78>
 800d198:	4629      	mov	r1, r5
 800d19a:	4630      	mov	r0, r6
 800d19c:	f000 f960 	bl	800d460 <__swsetup_r>
 800d1a0:	b1c0      	cbz	r0, 800d1d4 <_vfiprintf_r+0x78>
 800d1a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1a4:	07dc      	lsls	r4, r3, #31
 800d1a6:	d50e      	bpl.n	800d1c6 <_vfiprintf_r+0x6a>
 800d1a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ac:	b01d      	add	sp, #116	; 0x74
 800d1ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1b2:	4b7b      	ldr	r3, [pc, #492]	; (800d3a0 <_vfiprintf_r+0x244>)
 800d1b4:	429d      	cmp	r5, r3
 800d1b6:	d101      	bne.n	800d1bc <_vfiprintf_r+0x60>
 800d1b8:	68b5      	ldr	r5, [r6, #8]
 800d1ba:	e7df      	b.n	800d17c <_vfiprintf_r+0x20>
 800d1bc:	4b79      	ldr	r3, [pc, #484]	; (800d3a4 <_vfiprintf_r+0x248>)
 800d1be:	429d      	cmp	r5, r3
 800d1c0:	bf08      	it	eq
 800d1c2:	68f5      	ldreq	r5, [r6, #12]
 800d1c4:	e7da      	b.n	800d17c <_vfiprintf_r+0x20>
 800d1c6:	89ab      	ldrh	r3, [r5, #12]
 800d1c8:	0598      	lsls	r0, r3, #22
 800d1ca:	d4ed      	bmi.n	800d1a8 <_vfiprintf_r+0x4c>
 800d1cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d1ce:	f000 fb76 	bl	800d8be <__retarget_lock_release_recursive>
 800d1d2:	e7e9      	b.n	800d1a8 <_vfiprintf_r+0x4c>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	9309      	str	r3, [sp, #36]	; 0x24
 800d1d8:	2320      	movs	r3, #32
 800d1da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d1de:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1e2:	2330      	movs	r3, #48	; 0x30
 800d1e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d3a8 <_vfiprintf_r+0x24c>
 800d1e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d1ec:	f04f 0901 	mov.w	r9, #1
 800d1f0:	4623      	mov	r3, r4
 800d1f2:	469a      	mov	sl, r3
 800d1f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1f8:	b10a      	cbz	r2, 800d1fe <_vfiprintf_r+0xa2>
 800d1fa:	2a25      	cmp	r2, #37	; 0x25
 800d1fc:	d1f9      	bne.n	800d1f2 <_vfiprintf_r+0x96>
 800d1fe:	ebba 0b04 	subs.w	fp, sl, r4
 800d202:	d00b      	beq.n	800d21c <_vfiprintf_r+0xc0>
 800d204:	465b      	mov	r3, fp
 800d206:	4622      	mov	r2, r4
 800d208:	4629      	mov	r1, r5
 800d20a:	4630      	mov	r0, r6
 800d20c:	f7ff ff93 	bl	800d136 <__sfputs_r>
 800d210:	3001      	adds	r0, #1
 800d212:	f000 80aa 	beq.w	800d36a <_vfiprintf_r+0x20e>
 800d216:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d218:	445a      	add	r2, fp
 800d21a:	9209      	str	r2, [sp, #36]	; 0x24
 800d21c:	f89a 3000 	ldrb.w	r3, [sl]
 800d220:	2b00      	cmp	r3, #0
 800d222:	f000 80a2 	beq.w	800d36a <_vfiprintf_r+0x20e>
 800d226:	2300      	movs	r3, #0
 800d228:	f04f 32ff 	mov.w	r2, #4294967295
 800d22c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d230:	f10a 0a01 	add.w	sl, sl, #1
 800d234:	9304      	str	r3, [sp, #16]
 800d236:	9307      	str	r3, [sp, #28]
 800d238:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d23c:	931a      	str	r3, [sp, #104]	; 0x68
 800d23e:	4654      	mov	r4, sl
 800d240:	2205      	movs	r2, #5
 800d242:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d246:	4858      	ldr	r0, [pc, #352]	; (800d3a8 <_vfiprintf_r+0x24c>)
 800d248:	f7f2 ffea 	bl	8000220 <memchr>
 800d24c:	9a04      	ldr	r2, [sp, #16]
 800d24e:	b9d8      	cbnz	r0, 800d288 <_vfiprintf_r+0x12c>
 800d250:	06d1      	lsls	r1, r2, #27
 800d252:	bf44      	itt	mi
 800d254:	2320      	movmi	r3, #32
 800d256:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d25a:	0713      	lsls	r3, r2, #28
 800d25c:	bf44      	itt	mi
 800d25e:	232b      	movmi	r3, #43	; 0x2b
 800d260:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d264:	f89a 3000 	ldrb.w	r3, [sl]
 800d268:	2b2a      	cmp	r3, #42	; 0x2a
 800d26a:	d015      	beq.n	800d298 <_vfiprintf_r+0x13c>
 800d26c:	9a07      	ldr	r2, [sp, #28]
 800d26e:	4654      	mov	r4, sl
 800d270:	2000      	movs	r0, #0
 800d272:	f04f 0c0a 	mov.w	ip, #10
 800d276:	4621      	mov	r1, r4
 800d278:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d27c:	3b30      	subs	r3, #48	; 0x30
 800d27e:	2b09      	cmp	r3, #9
 800d280:	d94e      	bls.n	800d320 <_vfiprintf_r+0x1c4>
 800d282:	b1b0      	cbz	r0, 800d2b2 <_vfiprintf_r+0x156>
 800d284:	9207      	str	r2, [sp, #28]
 800d286:	e014      	b.n	800d2b2 <_vfiprintf_r+0x156>
 800d288:	eba0 0308 	sub.w	r3, r0, r8
 800d28c:	fa09 f303 	lsl.w	r3, r9, r3
 800d290:	4313      	orrs	r3, r2
 800d292:	9304      	str	r3, [sp, #16]
 800d294:	46a2      	mov	sl, r4
 800d296:	e7d2      	b.n	800d23e <_vfiprintf_r+0xe2>
 800d298:	9b03      	ldr	r3, [sp, #12]
 800d29a:	1d19      	adds	r1, r3, #4
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	9103      	str	r1, [sp, #12]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	bfbb      	ittet	lt
 800d2a4:	425b      	neglt	r3, r3
 800d2a6:	f042 0202 	orrlt.w	r2, r2, #2
 800d2aa:	9307      	strge	r3, [sp, #28]
 800d2ac:	9307      	strlt	r3, [sp, #28]
 800d2ae:	bfb8      	it	lt
 800d2b0:	9204      	strlt	r2, [sp, #16]
 800d2b2:	7823      	ldrb	r3, [r4, #0]
 800d2b4:	2b2e      	cmp	r3, #46	; 0x2e
 800d2b6:	d10c      	bne.n	800d2d2 <_vfiprintf_r+0x176>
 800d2b8:	7863      	ldrb	r3, [r4, #1]
 800d2ba:	2b2a      	cmp	r3, #42	; 0x2a
 800d2bc:	d135      	bne.n	800d32a <_vfiprintf_r+0x1ce>
 800d2be:	9b03      	ldr	r3, [sp, #12]
 800d2c0:	1d1a      	adds	r2, r3, #4
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	9203      	str	r2, [sp, #12]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	bfb8      	it	lt
 800d2ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800d2ce:	3402      	adds	r4, #2
 800d2d0:	9305      	str	r3, [sp, #20]
 800d2d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d3b8 <_vfiprintf_r+0x25c>
 800d2d6:	7821      	ldrb	r1, [r4, #0]
 800d2d8:	2203      	movs	r2, #3
 800d2da:	4650      	mov	r0, sl
 800d2dc:	f7f2 ffa0 	bl	8000220 <memchr>
 800d2e0:	b140      	cbz	r0, 800d2f4 <_vfiprintf_r+0x198>
 800d2e2:	2340      	movs	r3, #64	; 0x40
 800d2e4:	eba0 000a 	sub.w	r0, r0, sl
 800d2e8:	fa03 f000 	lsl.w	r0, r3, r0
 800d2ec:	9b04      	ldr	r3, [sp, #16]
 800d2ee:	4303      	orrs	r3, r0
 800d2f0:	3401      	adds	r4, #1
 800d2f2:	9304      	str	r3, [sp, #16]
 800d2f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2f8:	482c      	ldr	r0, [pc, #176]	; (800d3ac <_vfiprintf_r+0x250>)
 800d2fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2fe:	2206      	movs	r2, #6
 800d300:	f7f2 ff8e 	bl	8000220 <memchr>
 800d304:	2800      	cmp	r0, #0
 800d306:	d03f      	beq.n	800d388 <_vfiprintf_r+0x22c>
 800d308:	4b29      	ldr	r3, [pc, #164]	; (800d3b0 <_vfiprintf_r+0x254>)
 800d30a:	bb1b      	cbnz	r3, 800d354 <_vfiprintf_r+0x1f8>
 800d30c:	9b03      	ldr	r3, [sp, #12]
 800d30e:	3307      	adds	r3, #7
 800d310:	f023 0307 	bic.w	r3, r3, #7
 800d314:	3308      	adds	r3, #8
 800d316:	9303      	str	r3, [sp, #12]
 800d318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d31a:	443b      	add	r3, r7
 800d31c:	9309      	str	r3, [sp, #36]	; 0x24
 800d31e:	e767      	b.n	800d1f0 <_vfiprintf_r+0x94>
 800d320:	fb0c 3202 	mla	r2, ip, r2, r3
 800d324:	460c      	mov	r4, r1
 800d326:	2001      	movs	r0, #1
 800d328:	e7a5      	b.n	800d276 <_vfiprintf_r+0x11a>
 800d32a:	2300      	movs	r3, #0
 800d32c:	3401      	adds	r4, #1
 800d32e:	9305      	str	r3, [sp, #20]
 800d330:	4619      	mov	r1, r3
 800d332:	f04f 0c0a 	mov.w	ip, #10
 800d336:	4620      	mov	r0, r4
 800d338:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d33c:	3a30      	subs	r2, #48	; 0x30
 800d33e:	2a09      	cmp	r2, #9
 800d340:	d903      	bls.n	800d34a <_vfiprintf_r+0x1ee>
 800d342:	2b00      	cmp	r3, #0
 800d344:	d0c5      	beq.n	800d2d2 <_vfiprintf_r+0x176>
 800d346:	9105      	str	r1, [sp, #20]
 800d348:	e7c3      	b.n	800d2d2 <_vfiprintf_r+0x176>
 800d34a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d34e:	4604      	mov	r4, r0
 800d350:	2301      	movs	r3, #1
 800d352:	e7f0      	b.n	800d336 <_vfiprintf_r+0x1da>
 800d354:	ab03      	add	r3, sp, #12
 800d356:	9300      	str	r3, [sp, #0]
 800d358:	462a      	mov	r2, r5
 800d35a:	4b16      	ldr	r3, [pc, #88]	; (800d3b4 <_vfiprintf_r+0x258>)
 800d35c:	a904      	add	r1, sp, #16
 800d35e:	4630      	mov	r0, r6
 800d360:	f7fc f886 	bl	8009470 <_printf_float>
 800d364:	4607      	mov	r7, r0
 800d366:	1c78      	adds	r0, r7, #1
 800d368:	d1d6      	bne.n	800d318 <_vfiprintf_r+0x1bc>
 800d36a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d36c:	07d9      	lsls	r1, r3, #31
 800d36e:	d405      	bmi.n	800d37c <_vfiprintf_r+0x220>
 800d370:	89ab      	ldrh	r3, [r5, #12]
 800d372:	059a      	lsls	r2, r3, #22
 800d374:	d402      	bmi.n	800d37c <_vfiprintf_r+0x220>
 800d376:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d378:	f000 faa1 	bl	800d8be <__retarget_lock_release_recursive>
 800d37c:	89ab      	ldrh	r3, [r5, #12]
 800d37e:	065b      	lsls	r3, r3, #25
 800d380:	f53f af12 	bmi.w	800d1a8 <_vfiprintf_r+0x4c>
 800d384:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d386:	e711      	b.n	800d1ac <_vfiprintf_r+0x50>
 800d388:	ab03      	add	r3, sp, #12
 800d38a:	9300      	str	r3, [sp, #0]
 800d38c:	462a      	mov	r2, r5
 800d38e:	4b09      	ldr	r3, [pc, #36]	; (800d3b4 <_vfiprintf_r+0x258>)
 800d390:	a904      	add	r1, sp, #16
 800d392:	4630      	mov	r0, r6
 800d394:	f7fc fb10 	bl	80099b8 <_printf_i>
 800d398:	e7e4      	b.n	800d364 <_vfiprintf_r+0x208>
 800d39a:	bf00      	nop
 800d39c:	0800e05c 	.word	0x0800e05c
 800d3a0:	0800e07c 	.word	0x0800e07c
 800d3a4:	0800e03c 	.word	0x0800e03c
 800d3a8:	0800dfec 	.word	0x0800dfec
 800d3ac:	0800dff6 	.word	0x0800dff6
 800d3b0:	08009471 	.word	0x08009471
 800d3b4:	0800d137 	.word	0x0800d137
 800d3b8:	0800dff2 	.word	0x0800dff2

0800d3bc <__swbuf_r>:
 800d3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3be:	460e      	mov	r6, r1
 800d3c0:	4614      	mov	r4, r2
 800d3c2:	4605      	mov	r5, r0
 800d3c4:	b118      	cbz	r0, 800d3ce <__swbuf_r+0x12>
 800d3c6:	6983      	ldr	r3, [r0, #24]
 800d3c8:	b90b      	cbnz	r3, 800d3ce <__swbuf_r+0x12>
 800d3ca:	f000 f9d9 	bl	800d780 <__sinit>
 800d3ce:	4b21      	ldr	r3, [pc, #132]	; (800d454 <__swbuf_r+0x98>)
 800d3d0:	429c      	cmp	r4, r3
 800d3d2:	d12b      	bne.n	800d42c <__swbuf_r+0x70>
 800d3d4:	686c      	ldr	r4, [r5, #4]
 800d3d6:	69a3      	ldr	r3, [r4, #24]
 800d3d8:	60a3      	str	r3, [r4, #8]
 800d3da:	89a3      	ldrh	r3, [r4, #12]
 800d3dc:	071a      	lsls	r2, r3, #28
 800d3de:	d52f      	bpl.n	800d440 <__swbuf_r+0x84>
 800d3e0:	6923      	ldr	r3, [r4, #16]
 800d3e2:	b36b      	cbz	r3, 800d440 <__swbuf_r+0x84>
 800d3e4:	6923      	ldr	r3, [r4, #16]
 800d3e6:	6820      	ldr	r0, [r4, #0]
 800d3e8:	1ac0      	subs	r0, r0, r3
 800d3ea:	6963      	ldr	r3, [r4, #20]
 800d3ec:	b2f6      	uxtb	r6, r6
 800d3ee:	4283      	cmp	r3, r0
 800d3f0:	4637      	mov	r7, r6
 800d3f2:	dc04      	bgt.n	800d3fe <__swbuf_r+0x42>
 800d3f4:	4621      	mov	r1, r4
 800d3f6:	4628      	mov	r0, r5
 800d3f8:	f000 f92e 	bl	800d658 <_fflush_r>
 800d3fc:	bb30      	cbnz	r0, 800d44c <__swbuf_r+0x90>
 800d3fe:	68a3      	ldr	r3, [r4, #8]
 800d400:	3b01      	subs	r3, #1
 800d402:	60a3      	str	r3, [r4, #8]
 800d404:	6823      	ldr	r3, [r4, #0]
 800d406:	1c5a      	adds	r2, r3, #1
 800d408:	6022      	str	r2, [r4, #0]
 800d40a:	701e      	strb	r6, [r3, #0]
 800d40c:	6963      	ldr	r3, [r4, #20]
 800d40e:	3001      	adds	r0, #1
 800d410:	4283      	cmp	r3, r0
 800d412:	d004      	beq.n	800d41e <__swbuf_r+0x62>
 800d414:	89a3      	ldrh	r3, [r4, #12]
 800d416:	07db      	lsls	r3, r3, #31
 800d418:	d506      	bpl.n	800d428 <__swbuf_r+0x6c>
 800d41a:	2e0a      	cmp	r6, #10
 800d41c:	d104      	bne.n	800d428 <__swbuf_r+0x6c>
 800d41e:	4621      	mov	r1, r4
 800d420:	4628      	mov	r0, r5
 800d422:	f000 f919 	bl	800d658 <_fflush_r>
 800d426:	b988      	cbnz	r0, 800d44c <__swbuf_r+0x90>
 800d428:	4638      	mov	r0, r7
 800d42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d42c:	4b0a      	ldr	r3, [pc, #40]	; (800d458 <__swbuf_r+0x9c>)
 800d42e:	429c      	cmp	r4, r3
 800d430:	d101      	bne.n	800d436 <__swbuf_r+0x7a>
 800d432:	68ac      	ldr	r4, [r5, #8]
 800d434:	e7cf      	b.n	800d3d6 <__swbuf_r+0x1a>
 800d436:	4b09      	ldr	r3, [pc, #36]	; (800d45c <__swbuf_r+0xa0>)
 800d438:	429c      	cmp	r4, r3
 800d43a:	bf08      	it	eq
 800d43c:	68ec      	ldreq	r4, [r5, #12]
 800d43e:	e7ca      	b.n	800d3d6 <__swbuf_r+0x1a>
 800d440:	4621      	mov	r1, r4
 800d442:	4628      	mov	r0, r5
 800d444:	f000 f80c 	bl	800d460 <__swsetup_r>
 800d448:	2800      	cmp	r0, #0
 800d44a:	d0cb      	beq.n	800d3e4 <__swbuf_r+0x28>
 800d44c:	f04f 37ff 	mov.w	r7, #4294967295
 800d450:	e7ea      	b.n	800d428 <__swbuf_r+0x6c>
 800d452:	bf00      	nop
 800d454:	0800e05c 	.word	0x0800e05c
 800d458:	0800e07c 	.word	0x0800e07c
 800d45c:	0800e03c 	.word	0x0800e03c

0800d460 <__swsetup_r>:
 800d460:	4b32      	ldr	r3, [pc, #200]	; (800d52c <__swsetup_r+0xcc>)
 800d462:	b570      	push	{r4, r5, r6, lr}
 800d464:	681d      	ldr	r5, [r3, #0]
 800d466:	4606      	mov	r6, r0
 800d468:	460c      	mov	r4, r1
 800d46a:	b125      	cbz	r5, 800d476 <__swsetup_r+0x16>
 800d46c:	69ab      	ldr	r3, [r5, #24]
 800d46e:	b913      	cbnz	r3, 800d476 <__swsetup_r+0x16>
 800d470:	4628      	mov	r0, r5
 800d472:	f000 f985 	bl	800d780 <__sinit>
 800d476:	4b2e      	ldr	r3, [pc, #184]	; (800d530 <__swsetup_r+0xd0>)
 800d478:	429c      	cmp	r4, r3
 800d47a:	d10f      	bne.n	800d49c <__swsetup_r+0x3c>
 800d47c:	686c      	ldr	r4, [r5, #4]
 800d47e:	89a3      	ldrh	r3, [r4, #12]
 800d480:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d484:	0719      	lsls	r1, r3, #28
 800d486:	d42c      	bmi.n	800d4e2 <__swsetup_r+0x82>
 800d488:	06dd      	lsls	r5, r3, #27
 800d48a:	d411      	bmi.n	800d4b0 <__swsetup_r+0x50>
 800d48c:	2309      	movs	r3, #9
 800d48e:	6033      	str	r3, [r6, #0]
 800d490:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d494:	81a3      	strh	r3, [r4, #12]
 800d496:	f04f 30ff 	mov.w	r0, #4294967295
 800d49a:	e03e      	b.n	800d51a <__swsetup_r+0xba>
 800d49c:	4b25      	ldr	r3, [pc, #148]	; (800d534 <__swsetup_r+0xd4>)
 800d49e:	429c      	cmp	r4, r3
 800d4a0:	d101      	bne.n	800d4a6 <__swsetup_r+0x46>
 800d4a2:	68ac      	ldr	r4, [r5, #8]
 800d4a4:	e7eb      	b.n	800d47e <__swsetup_r+0x1e>
 800d4a6:	4b24      	ldr	r3, [pc, #144]	; (800d538 <__swsetup_r+0xd8>)
 800d4a8:	429c      	cmp	r4, r3
 800d4aa:	bf08      	it	eq
 800d4ac:	68ec      	ldreq	r4, [r5, #12]
 800d4ae:	e7e6      	b.n	800d47e <__swsetup_r+0x1e>
 800d4b0:	0758      	lsls	r0, r3, #29
 800d4b2:	d512      	bpl.n	800d4da <__swsetup_r+0x7a>
 800d4b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d4b6:	b141      	cbz	r1, 800d4ca <__swsetup_r+0x6a>
 800d4b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4bc:	4299      	cmp	r1, r3
 800d4be:	d002      	beq.n	800d4c6 <__swsetup_r+0x66>
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	f7ff fb67 	bl	800cb94 <_free_r>
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	6363      	str	r3, [r4, #52]	; 0x34
 800d4ca:	89a3      	ldrh	r3, [r4, #12]
 800d4cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d4d0:	81a3      	strh	r3, [r4, #12]
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	6063      	str	r3, [r4, #4]
 800d4d6:	6923      	ldr	r3, [r4, #16]
 800d4d8:	6023      	str	r3, [r4, #0]
 800d4da:	89a3      	ldrh	r3, [r4, #12]
 800d4dc:	f043 0308 	orr.w	r3, r3, #8
 800d4e0:	81a3      	strh	r3, [r4, #12]
 800d4e2:	6923      	ldr	r3, [r4, #16]
 800d4e4:	b94b      	cbnz	r3, 800d4fa <__swsetup_r+0x9a>
 800d4e6:	89a3      	ldrh	r3, [r4, #12]
 800d4e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d4ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4f0:	d003      	beq.n	800d4fa <__swsetup_r+0x9a>
 800d4f2:	4621      	mov	r1, r4
 800d4f4:	4630      	mov	r0, r6
 800d4f6:	f000 fa07 	bl	800d908 <__smakebuf_r>
 800d4fa:	89a0      	ldrh	r0, [r4, #12]
 800d4fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d500:	f010 0301 	ands.w	r3, r0, #1
 800d504:	d00a      	beq.n	800d51c <__swsetup_r+0xbc>
 800d506:	2300      	movs	r3, #0
 800d508:	60a3      	str	r3, [r4, #8]
 800d50a:	6963      	ldr	r3, [r4, #20]
 800d50c:	425b      	negs	r3, r3
 800d50e:	61a3      	str	r3, [r4, #24]
 800d510:	6923      	ldr	r3, [r4, #16]
 800d512:	b943      	cbnz	r3, 800d526 <__swsetup_r+0xc6>
 800d514:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d518:	d1ba      	bne.n	800d490 <__swsetup_r+0x30>
 800d51a:	bd70      	pop	{r4, r5, r6, pc}
 800d51c:	0781      	lsls	r1, r0, #30
 800d51e:	bf58      	it	pl
 800d520:	6963      	ldrpl	r3, [r4, #20]
 800d522:	60a3      	str	r3, [r4, #8]
 800d524:	e7f4      	b.n	800d510 <__swsetup_r+0xb0>
 800d526:	2000      	movs	r0, #0
 800d528:	e7f7      	b.n	800d51a <__swsetup_r+0xba>
 800d52a:	bf00      	nop
 800d52c:	2000007c 	.word	0x2000007c
 800d530:	0800e05c 	.word	0x0800e05c
 800d534:	0800e07c 	.word	0x0800e07c
 800d538:	0800e03c 	.word	0x0800e03c

0800d53c <abort>:
 800d53c:	b508      	push	{r3, lr}
 800d53e:	2006      	movs	r0, #6
 800d540:	f000 fa52 	bl	800d9e8 <raise>
 800d544:	2001      	movs	r0, #1
 800d546:	f7f4 ff59 	bl	80023fc <_exit>
	...

0800d54c <__sflush_r>:
 800d54c:	898a      	ldrh	r2, [r1, #12]
 800d54e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d552:	4605      	mov	r5, r0
 800d554:	0710      	lsls	r0, r2, #28
 800d556:	460c      	mov	r4, r1
 800d558:	d458      	bmi.n	800d60c <__sflush_r+0xc0>
 800d55a:	684b      	ldr	r3, [r1, #4]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	dc05      	bgt.n	800d56c <__sflush_r+0x20>
 800d560:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d562:	2b00      	cmp	r3, #0
 800d564:	dc02      	bgt.n	800d56c <__sflush_r+0x20>
 800d566:	2000      	movs	r0, #0
 800d568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d56c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d56e:	2e00      	cmp	r6, #0
 800d570:	d0f9      	beq.n	800d566 <__sflush_r+0x1a>
 800d572:	2300      	movs	r3, #0
 800d574:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d578:	682f      	ldr	r7, [r5, #0]
 800d57a:	602b      	str	r3, [r5, #0]
 800d57c:	d032      	beq.n	800d5e4 <__sflush_r+0x98>
 800d57e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d580:	89a3      	ldrh	r3, [r4, #12]
 800d582:	075a      	lsls	r2, r3, #29
 800d584:	d505      	bpl.n	800d592 <__sflush_r+0x46>
 800d586:	6863      	ldr	r3, [r4, #4]
 800d588:	1ac0      	subs	r0, r0, r3
 800d58a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d58c:	b10b      	cbz	r3, 800d592 <__sflush_r+0x46>
 800d58e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d590:	1ac0      	subs	r0, r0, r3
 800d592:	2300      	movs	r3, #0
 800d594:	4602      	mov	r2, r0
 800d596:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d598:	6a21      	ldr	r1, [r4, #32]
 800d59a:	4628      	mov	r0, r5
 800d59c:	47b0      	blx	r6
 800d59e:	1c43      	adds	r3, r0, #1
 800d5a0:	89a3      	ldrh	r3, [r4, #12]
 800d5a2:	d106      	bne.n	800d5b2 <__sflush_r+0x66>
 800d5a4:	6829      	ldr	r1, [r5, #0]
 800d5a6:	291d      	cmp	r1, #29
 800d5a8:	d82c      	bhi.n	800d604 <__sflush_r+0xb8>
 800d5aa:	4a2a      	ldr	r2, [pc, #168]	; (800d654 <__sflush_r+0x108>)
 800d5ac:	40ca      	lsrs	r2, r1
 800d5ae:	07d6      	lsls	r6, r2, #31
 800d5b0:	d528      	bpl.n	800d604 <__sflush_r+0xb8>
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	6062      	str	r2, [r4, #4]
 800d5b6:	04d9      	lsls	r1, r3, #19
 800d5b8:	6922      	ldr	r2, [r4, #16]
 800d5ba:	6022      	str	r2, [r4, #0]
 800d5bc:	d504      	bpl.n	800d5c8 <__sflush_r+0x7c>
 800d5be:	1c42      	adds	r2, r0, #1
 800d5c0:	d101      	bne.n	800d5c6 <__sflush_r+0x7a>
 800d5c2:	682b      	ldr	r3, [r5, #0]
 800d5c4:	b903      	cbnz	r3, 800d5c8 <__sflush_r+0x7c>
 800d5c6:	6560      	str	r0, [r4, #84]	; 0x54
 800d5c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5ca:	602f      	str	r7, [r5, #0]
 800d5cc:	2900      	cmp	r1, #0
 800d5ce:	d0ca      	beq.n	800d566 <__sflush_r+0x1a>
 800d5d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d5d4:	4299      	cmp	r1, r3
 800d5d6:	d002      	beq.n	800d5de <__sflush_r+0x92>
 800d5d8:	4628      	mov	r0, r5
 800d5da:	f7ff fadb 	bl	800cb94 <_free_r>
 800d5de:	2000      	movs	r0, #0
 800d5e0:	6360      	str	r0, [r4, #52]	; 0x34
 800d5e2:	e7c1      	b.n	800d568 <__sflush_r+0x1c>
 800d5e4:	6a21      	ldr	r1, [r4, #32]
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	4628      	mov	r0, r5
 800d5ea:	47b0      	blx	r6
 800d5ec:	1c41      	adds	r1, r0, #1
 800d5ee:	d1c7      	bne.n	800d580 <__sflush_r+0x34>
 800d5f0:	682b      	ldr	r3, [r5, #0]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d0c4      	beq.n	800d580 <__sflush_r+0x34>
 800d5f6:	2b1d      	cmp	r3, #29
 800d5f8:	d001      	beq.n	800d5fe <__sflush_r+0xb2>
 800d5fa:	2b16      	cmp	r3, #22
 800d5fc:	d101      	bne.n	800d602 <__sflush_r+0xb6>
 800d5fe:	602f      	str	r7, [r5, #0]
 800d600:	e7b1      	b.n	800d566 <__sflush_r+0x1a>
 800d602:	89a3      	ldrh	r3, [r4, #12]
 800d604:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d608:	81a3      	strh	r3, [r4, #12]
 800d60a:	e7ad      	b.n	800d568 <__sflush_r+0x1c>
 800d60c:	690f      	ldr	r7, [r1, #16]
 800d60e:	2f00      	cmp	r7, #0
 800d610:	d0a9      	beq.n	800d566 <__sflush_r+0x1a>
 800d612:	0793      	lsls	r3, r2, #30
 800d614:	680e      	ldr	r6, [r1, #0]
 800d616:	bf08      	it	eq
 800d618:	694b      	ldreq	r3, [r1, #20]
 800d61a:	600f      	str	r7, [r1, #0]
 800d61c:	bf18      	it	ne
 800d61e:	2300      	movne	r3, #0
 800d620:	eba6 0807 	sub.w	r8, r6, r7
 800d624:	608b      	str	r3, [r1, #8]
 800d626:	f1b8 0f00 	cmp.w	r8, #0
 800d62a:	dd9c      	ble.n	800d566 <__sflush_r+0x1a>
 800d62c:	6a21      	ldr	r1, [r4, #32]
 800d62e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d630:	4643      	mov	r3, r8
 800d632:	463a      	mov	r2, r7
 800d634:	4628      	mov	r0, r5
 800d636:	47b0      	blx	r6
 800d638:	2800      	cmp	r0, #0
 800d63a:	dc06      	bgt.n	800d64a <__sflush_r+0xfe>
 800d63c:	89a3      	ldrh	r3, [r4, #12]
 800d63e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d642:	81a3      	strh	r3, [r4, #12]
 800d644:	f04f 30ff 	mov.w	r0, #4294967295
 800d648:	e78e      	b.n	800d568 <__sflush_r+0x1c>
 800d64a:	4407      	add	r7, r0
 800d64c:	eba8 0800 	sub.w	r8, r8, r0
 800d650:	e7e9      	b.n	800d626 <__sflush_r+0xda>
 800d652:	bf00      	nop
 800d654:	20400001 	.word	0x20400001

0800d658 <_fflush_r>:
 800d658:	b538      	push	{r3, r4, r5, lr}
 800d65a:	690b      	ldr	r3, [r1, #16]
 800d65c:	4605      	mov	r5, r0
 800d65e:	460c      	mov	r4, r1
 800d660:	b913      	cbnz	r3, 800d668 <_fflush_r+0x10>
 800d662:	2500      	movs	r5, #0
 800d664:	4628      	mov	r0, r5
 800d666:	bd38      	pop	{r3, r4, r5, pc}
 800d668:	b118      	cbz	r0, 800d672 <_fflush_r+0x1a>
 800d66a:	6983      	ldr	r3, [r0, #24]
 800d66c:	b90b      	cbnz	r3, 800d672 <_fflush_r+0x1a>
 800d66e:	f000 f887 	bl	800d780 <__sinit>
 800d672:	4b14      	ldr	r3, [pc, #80]	; (800d6c4 <_fflush_r+0x6c>)
 800d674:	429c      	cmp	r4, r3
 800d676:	d11b      	bne.n	800d6b0 <_fflush_r+0x58>
 800d678:	686c      	ldr	r4, [r5, #4]
 800d67a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d0ef      	beq.n	800d662 <_fflush_r+0xa>
 800d682:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d684:	07d0      	lsls	r0, r2, #31
 800d686:	d404      	bmi.n	800d692 <_fflush_r+0x3a>
 800d688:	0599      	lsls	r1, r3, #22
 800d68a:	d402      	bmi.n	800d692 <_fflush_r+0x3a>
 800d68c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d68e:	f000 f915 	bl	800d8bc <__retarget_lock_acquire_recursive>
 800d692:	4628      	mov	r0, r5
 800d694:	4621      	mov	r1, r4
 800d696:	f7ff ff59 	bl	800d54c <__sflush_r>
 800d69a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d69c:	07da      	lsls	r2, r3, #31
 800d69e:	4605      	mov	r5, r0
 800d6a0:	d4e0      	bmi.n	800d664 <_fflush_r+0xc>
 800d6a2:	89a3      	ldrh	r3, [r4, #12]
 800d6a4:	059b      	lsls	r3, r3, #22
 800d6a6:	d4dd      	bmi.n	800d664 <_fflush_r+0xc>
 800d6a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6aa:	f000 f908 	bl	800d8be <__retarget_lock_release_recursive>
 800d6ae:	e7d9      	b.n	800d664 <_fflush_r+0xc>
 800d6b0:	4b05      	ldr	r3, [pc, #20]	; (800d6c8 <_fflush_r+0x70>)
 800d6b2:	429c      	cmp	r4, r3
 800d6b4:	d101      	bne.n	800d6ba <_fflush_r+0x62>
 800d6b6:	68ac      	ldr	r4, [r5, #8]
 800d6b8:	e7df      	b.n	800d67a <_fflush_r+0x22>
 800d6ba:	4b04      	ldr	r3, [pc, #16]	; (800d6cc <_fflush_r+0x74>)
 800d6bc:	429c      	cmp	r4, r3
 800d6be:	bf08      	it	eq
 800d6c0:	68ec      	ldreq	r4, [r5, #12]
 800d6c2:	e7da      	b.n	800d67a <_fflush_r+0x22>
 800d6c4:	0800e05c 	.word	0x0800e05c
 800d6c8:	0800e07c 	.word	0x0800e07c
 800d6cc:	0800e03c 	.word	0x0800e03c

0800d6d0 <std>:
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	b510      	push	{r4, lr}
 800d6d4:	4604      	mov	r4, r0
 800d6d6:	e9c0 3300 	strd	r3, r3, [r0]
 800d6da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d6de:	6083      	str	r3, [r0, #8]
 800d6e0:	8181      	strh	r1, [r0, #12]
 800d6e2:	6643      	str	r3, [r0, #100]	; 0x64
 800d6e4:	81c2      	strh	r2, [r0, #14]
 800d6e6:	6183      	str	r3, [r0, #24]
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	2208      	movs	r2, #8
 800d6ec:	305c      	adds	r0, #92	; 0x5c
 800d6ee:	f7fb fe17 	bl	8009320 <memset>
 800d6f2:	4b05      	ldr	r3, [pc, #20]	; (800d708 <std+0x38>)
 800d6f4:	6263      	str	r3, [r4, #36]	; 0x24
 800d6f6:	4b05      	ldr	r3, [pc, #20]	; (800d70c <std+0x3c>)
 800d6f8:	62a3      	str	r3, [r4, #40]	; 0x28
 800d6fa:	4b05      	ldr	r3, [pc, #20]	; (800d710 <std+0x40>)
 800d6fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d6fe:	4b05      	ldr	r3, [pc, #20]	; (800d714 <std+0x44>)
 800d700:	6224      	str	r4, [r4, #32]
 800d702:	6323      	str	r3, [r4, #48]	; 0x30
 800d704:	bd10      	pop	{r4, pc}
 800d706:	bf00      	nop
 800d708:	0800da21 	.word	0x0800da21
 800d70c:	0800da43 	.word	0x0800da43
 800d710:	0800da7b 	.word	0x0800da7b
 800d714:	0800da9f 	.word	0x0800da9f

0800d718 <_cleanup_r>:
 800d718:	4901      	ldr	r1, [pc, #4]	; (800d720 <_cleanup_r+0x8>)
 800d71a:	f000 b8af 	b.w	800d87c <_fwalk_reent>
 800d71e:	bf00      	nop
 800d720:	0800d659 	.word	0x0800d659

0800d724 <__sfmoreglue>:
 800d724:	b570      	push	{r4, r5, r6, lr}
 800d726:	1e4a      	subs	r2, r1, #1
 800d728:	2568      	movs	r5, #104	; 0x68
 800d72a:	4355      	muls	r5, r2
 800d72c:	460e      	mov	r6, r1
 800d72e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d732:	f7ff fa7f 	bl	800cc34 <_malloc_r>
 800d736:	4604      	mov	r4, r0
 800d738:	b140      	cbz	r0, 800d74c <__sfmoreglue+0x28>
 800d73a:	2100      	movs	r1, #0
 800d73c:	e9c0 1600 	strd	r1, r6, [r0]
 800d740:	300c      	adds	r0, #12
 800d742:	60a0      	str	r0, [r4, #8]
 800d744:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d748:	f7fb fdea 	bl	8009320 <memset>
 800d74c:	4620      	mov	r0, r4
 800d74e:	bd70      	pop	{r4, r5, r6, pc}

0800d750 <__sfp_lock_acquire>:
 800d750:	4801      	ldr	r0, [pc, #4]	; (800d758 <__sfp_lock_acquire+0x8>)
 800d752:	f000 b8b3 	b.w	800d8bc <__retarget_lock_acquire_recursive>
 800d756:	bf00      	nop
 800d758:	20000630 	.word	0x20000630

0800d75c <__sfp_lock_release>:
 800d75c:	4801      	ldr	r0, [pc, #4]	; (800d764 <__sfp_lock_release+0x8>)
 800d75e:	f000 b8ae 	b.w	800d8be <__retarget_lock_release_recursive>
 800d762:	bf00      	nop
 800d764:	20000630 	.word	0x20000630

0800d768 <__sinit_lock_acquire>:
 800d768:	4801      	ldr	r0, [pc, #4]	; (800d770 <__sinit_lock_acquire+0x8>)
 800d76a:	f000 b8a7 	b.w	800d8bc <__retarget_lock_acquire_recursive>
 800d76e:	bf00      	nop
 800d770:	2000062b 	.word	0x2000062b

0800d774 <__sinit_lock_release>:
 800d774:	4801      	ldr	r0, [pc, #4]	; (800d77c <__sinit_lock_release+0x8>)
 800d776:	f000 b8a2 	b.w	800d8be <__retarget_lock_release_recursive>
 800d77a:	bf00      	nop
 800d77c:	2000062b 	.word	0x2000062b

0800d780 <__sinit>:
 800d780:	b510      	push	{r4, lr}
 800d782:	4604      	mov	r4, r0
 800d784:	f7ff fff0 	bl	800d768 <__sinit_lock_acquire>
 800d788:	69a3      	ldr	r3, [r4, #24]
 800d78a:	b11b      	cbz	r3, 800d794 <__sinit+0x14>
 800d78c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d790:	f7ff bff0 	b.w	800d774 <__sinit_lock_release>
 800d794:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d798:	6523      	str	r3, [r4, #80]	; 0x50
 800d79a:	4b13      	ldr	r3, [pc, #76]	; (800d7e8 <__sinit+0x68>)
 800d79c:	4a13      	ldr	r2, [pc, #76]	; (800d7ec <__sinit+0x6c>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	62a2      	str	r2, [r4, #40]	; 0x28
 800d7a2:	42a3      	cmp	r3, r4
 800d7a4:	bf04      	itt	eq
 800d7a6:	2301      	moveq	r3, #1
 800d7a8:	61a3      	streq	r3, [r4, #24]
 800d7aa:	4620      	mov	r0, r4
 800d7ac:	f000 f820 	bl	800d7f0 <__sfp>
 800d7b0:	6060      	str	r0, [r4, #4]
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	f000 f81c 	bl	800d7f0 <__sfp>
 800d7b8:	60a0      	str	r0, [r4, #8]
 800d7ba:	4620      	mov	r0, r4
 800d7bc:	f000 f818 	bl	800d7f0 <__sfp>
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	60e0      	str	r0, [r4, #12]
 800d7c4:	2104      	movs	r1, #4
 800d7c6:	6860      	ldr	r0, [r4, #4]
 800d7c8:	f7ff ff82 	bl	800d6d0 <std>
 800d7cc:	68a0      	ldr	r0, [r4, #8]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	2109      	movs	r1, #9
 800d7d2:	f7ff ff7d 	bl	800d6d0 <std>
 800d7d6:	68e0      	ldr	r0, [r4, #12]
 800d7d8:	2202      	movs	r2, #2
 800d7da:	2112      	movs	r1, #18
 800d7dc:	f7ff ff78 	bl	800d6d0 <std>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	61a3      	str	r3, [r4, #24]
 800d7e4:	e7d2      	b.n	800d78c <__sinit+0xc>
 800d7e6:	bf00      	nop
 800d7e8:	0800dbe4 	.word	0x0800dbe4
 800d7ec:	0800d719 	.word	0x0800d719

0800d7f0 <__sfp>:
 800d7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7f2:	4607      	mov	r7, r0
 800d7f4:	f7ff ffac 	bl	800d750 <__sfp_lock_acquire>
 800d7f8:	4b1e      	ldr	r3, [pc, #120]	; (800d874 <__sfp+0x84>)
 800d7fa:	681e      	ldr	r6, [r3, #0]
 800d7fc:	69b3      	ldr	r3, [r6, #24]
 800d7fe:	b913      	cbnz	r3, 800d806 <__sfp+0x16>
 800d800:	4630      	mov	r0, r6
 800d802:	f7ff ffbd 	bl	800d780 <__sinit>
 800d806:	3648      	adds	r6, #72	; 0x48
 800d808:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d80c:	3b01      	subs	r3, #1
 800d80e:	d503      	bpl.n	800d818 <__sfp+0x28>
 800d810:	6833      	ldr	r3, [r6, #0]
 800d812:	b30b      	cbz	r3, 800d858 <__sfp+0x68>
 800d814:	6836      	ldr	r6, [r6, #0]
 800d816:	e7f7      	b.n	800d808 <__sfp+0x18>
 800d818:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d81c:	b9d5      	cbnz	r5, 800d854 <__sfp+0x64>
 800d81e:	4b16      	ldr	r3, [pc, #88]	; (800d878 <__sfp+0x88>)
 800d820:	60e3      	str	r3, [r4, #12]
 800d822:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d826:	6665      	str	r5, [r4, #100]	; 0x64
 800d828:	f000 f847 	bl	800d8ba <__retarget_lock_init_recursive>
 800d82c:	f7ff ff96 	bl	800d75c <__sfp_lock_release>
 800d830:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d834:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d838:	6025      	str	r5, [r4, #0]
 800d83a:	61a5      	str	r5, [r4, #24]
 800d83c:	2208      	movs	r2, #8
 800d83e:	4629      	mov	r1, r5
 800d840:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d844:	f7fb fd6c 	bl	8009320 <memset>
 800d848:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d84c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d850:	4620      	mov	r0, r4
 800d852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d854:	3468      	adds	r4, #104	; 0x68
 800d856:	e7d9      	b.n	800d80c <__sfp+0x1c>
 800d858:	2104      	movs	r1, #4
 800d85a:	4638      	mov	r0, r7
 800d85c:	f7ff ff62 	bl	800d724 <__sfmoreglue>
 800d860:	4604      	mov	r4, r0
 800d862:	6030      	str	r0, [r6, #0]
 800d864:	2800      	cmp	r0, #0
 800d866:	d1d5      	bne.n	800d814 <__sfp+0x24>
 800d868:	f7ff ff78 	bl	800d75c <__sfp_lock_release>
 800d86c:	230c      	movs	r3, #12
 800d86e:	603b      	str	r3, [r7, #0]
 800d870:	e7ee      	b.n	800d850 <__sfp+0x60>
 800d872:	bf00      	nop
 800d874:	0800dbe4 	.word	0x0800dbe4
 800d878:	ffff0001 	.word	0xffff0001

0800d87c <_fwalk_reent>:
 800d87c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d880:	4606      	mov	r6, r0
 800d882:	4688      	mov	r8, r1
 800d884:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d888:	2700      	movs	r7, #0
 800d88a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d88e:	f1b9 0901 	subs.w	r9, r9, #1
 800d892:	d505      	bpl.n	800d8a0 <_fwalk_reent+0x24>
 800d894:	6824      	ldr	r4, [r4, #0]
 800d896:	2c00      	cmp	r4, #0
 800d898:	d1f7      	bne.n	800d88a <_fwalk_reent+0xe>
 800d89a:	4638      	mov	r0, r7
 800d89c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8a0:	89ab      	ldrh	r3, [r5, #12]
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d907      	bls.n	800d8b6 <_fwalk_reent+0x3a>
 800d8a6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	d003      	beq.n	800d8b6 <_fwalk_reent+0x3a>
 800d8ae:	4629      	mov	r1, r5
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	47c0      	blx	r8
 800d8b4:	4307      	orrs	r7, r0
 800d8b6:	3568      	adds	r5, #104	; 0x68
 800d8b8:	e7e9      	b.n	800d88e <_fwalk_reent+0x12>

0800d8ba <__retarget_lock_init_recursive>:
 800d8ba:	4770      	bx	lr

0800d8bc <__retarget_lock_acquire_recursive>:
 800d8bc:	4770      	bx	lr

0800d8be <__retarget_lock_release_recursive>:
 800d8be:	4770      	bx	lr

0800d8c0 <__swhatbuf_r>:
 800d8c0:	b570      	push	{r4, r5, r6, lr}
 800d8c2:	460e      	mov	r6, r1
 800d8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8c8:	2900      	cmp	r1, #0
 800d8ca:	b096      	sub	sp, #88	; 0x58
 800d8cc:	4614      	mov	r4, r2
 800d8ce:	461d      	mov	r5, r3
 800d8d0:	da07      	bge.n	800d8e2 <__swhatbuf_r+0x22>
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	602b      	str	r3, [r5, #0]
 800d8d6:	89b3      	ldrh	r3, [r6, #12]
 800d8d8:	061a      	lsls	r2, r3, #24
 800d8da:	d410      	bmi.n	800d8fe <__swhatbuf_r+0x3e>
 800d8dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d8e0:	e00e      	b.n	800d900 <__swhatbuf_r+0x40>
 800d8e2:	466a      	mov	r2, sp
 800d8e4:	f000 f902 	bl	800daec <_fstat_r>
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	dbf2      	blt.n	800d8d2 <__swhatbuf_r+0x12>
 800d8ec:	9a01      	ldr	r2, [sp, #4]
 800d8ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d8f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d8f6:	425a      	negs	r2, r3
 800d8f8:	415a      	adcs	r2, r3
 800d8fa:	602a      	str	r2, [r5, #0]
 800d8fc:	e7ee      	b.n	800d8dc <__swhatbuf_r+0x1c>
 800d8fe:	2340      	movs	r3, #64	; 0x40
 800d900:	2000      	movs	r0, #0
 800d902:	6023      	str	r3, [r4, #0]
 800d904:	b016      	add	sp, #88	; 0x58
 800d906:	bd70      	pop	{r4, r5, r6, pc}

0800d908 <__smakebuf_r>:
 800d908:	898b      	ldrh	r3, [r1, #12]
 800d90a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d90c:	079d      	lsls	r5, r3, #30
 800d90e:	4606      	mov	r6, r0
 800d910:	460c      	mov	r4, r1
 800d912:	d507      	bpl.n	800d924 <__smakebuf_r+0x1c>
 800d914:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	6123      	str	r3, [r4, #16]
 800d91c:	2301      	movs	r3, #1
 800d91e:	6163      	str	r3, [r4, #20]
 800d920:	b002      	add	sp, #8
 800d922:	bd70      	pop	{r4, r5, r6, pc}
 800d924:	ab01      	add	r3, sp, #4
 800d926:	466a      	mov	r2, sp
 800d928:	f7ff ffca 	bl	800d8c0 <__swhatbuf_r>
 800d92c:	9900      	ldr	r1, [sp, #0]
 800d92e:	4605      	mov	r5, r0
 800d930:	4630      	mov	r0, r6
 800d932:	f7ff f97f 	bl	800cc34 <_malloc_r>
 800d936:	b948      	cbnz	r0, 800d94c <__smakebuf_r+0x44>
 800d938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d93c:	059a      	lsls	r2, r3, #22
 800d93e:	d4ef      	bmi.n	800d920 <__smakebuf_r+0x18>
 800d940:	f023 0303 	bic.w	r3, r3, #3
 800d944:	f043 0302 	orr.w	r3, r3, #2
 800d948:	81a3      	strh	r3, [r4, #12]
 800d94a:	e7e3      	b.n	800d914 <__smakebuf_r+0xc>
 800d94c:	4b0d      	ldr	r3, [pc, #52]	; (800d984 <__smakebuf_r+0x7c>)
 800d94e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d950:	89a3      	ldrh	r3, [r4, #12]
 800d952:	6020      	str	r0, [r4, #0]
 800d954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d958:	81a3      	strh	r3, [r4, #12]
 800d95a:	9b00      	ldr	r3, [sp, #0]
 800d95c:	6163      	str	r3, [r4, #20]
 800d95e:	9b01      	ldr	r3, [sp, #4]
 800d960:	6120      	str	r0, [r4, #16]
 800d962:	b15b      	cbz	r3, 800d97c <__smakebuf_r+0x74>
 800d964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d968:	4630      	mov	r0, r6
 800d96a:	f000 f8d1 	bl	800db10 <_isatty_r>
 800d96e:	b128      	cbz	r0, 800d97c <__smakebuf_r+0x74>
 800d970:	89a3      	ldrh	r3, [r4, #12]
 800d972:	f023 0303 	bic.w	r3, r3, #3
 800d976:	f043 0301 	orr.w	r3, r3, #1
 800d97a:	81a3      	strh	r3, [r4, #12]
 800d97c:	89a0      	ldrh	r0, [r4, #12]
 800d97e:	4305      	orrs	r5, r0
 800d980:	81a5      	strh	r5, [r4, #12]
 800d982:	e7cd      	b.n	800d920 <__smakebuf_r+0x18>
 800d984:	0800d719 	.word	0x0800d719

0800d988 <_malloc_usable_size_r>:
 800d988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d98c:	1f18      	subs	r0, r3, #4
 800d98e:	2b00      	cmp	r3, #0
 800d990:	bfbc      	itt	lt
 800d992:	580b      	ldrlt	r3, [r1, r0]
 800d994:	18c0      	addlt	r0, r0, r3
 800d996:	4770      	bx	lr

0800d998 <_raise_r>:
 800d998:	291f      	cmp	r1, #31
 800d99a:	b538      	push	{r3, r4, r5, lr}
 800d99c:	4604      	mov	r4, r0
 800d99e:	460d      	mov	r5, r1
 800d9a0:	d904      	bls.n	800d9ac <_raise_r+0x14>
 800d9a2:	2316      	movs	r3, #22
 800d9a4:	6003      	str	r3, [r0, #0]
 800d9a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d9aa:	bd38      	pop	{r3, r4, r5, pc}
 800d9ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d9ae:	b112      	cbz	r2, 800d9b6 <_raise_r+0x1e>
 800d9b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9b4:	b94b      	cbnz	r3, 800d9ca <_raise_r+0x32>
 800d9b6:	4620      	mov	r0, r4
 800d9b8:	f000 f830 	bl	800da1c <_getpid_r>
 800d9bc:	462a      	mov	r2, r5
 800d9be:	4601      	mov	r1, r0
 800d9c0:	4620      	mov	r0, r4
 800d9c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9c6:	f000 b817 	b.w	800d9f8 <_kill_r>
 800d9ca:	2b01      	cmp	r3, #1
 800d9cc:	d00a      	beq.n	800d9e4 <_raise_r+0x4c>
 800d9ce:	1c59      	adds	r1, r3, #1
 800d9d0:	d103      	bne.n	800d9da <_raise_r+0x42>
 800d9d2:	2316      	movs	r3, #22
 800d9d4:	6003      	str	r3, [r0, #0]
 800d9d6:	2001      	movs	r0, #1
 800d9d8:	e7e7      	b.n	800d9aa <_raise_r+0x12>
 800d9da:	2400      	movs	r4, #0
 800d9dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d9e0:	4628      	mov	r0, r5
 800d9e2:	4798      	blx	r3
 800d9e4:	2000      	movs	r0, #0
 800d9e6:	e7e0      	b.n	800d9aa <_raise_r+0x12>

0800d9e8 <raise>:
 800d9e8:	4b02      	ldr	r3, [pc, #8]	; (800d9f4 <raise+0xc>)
 800d9ea:	4601      	mov	r1, r0
 800d9ec:	6818      	ldr	r0, [r3, #0]
 800d9ee:	f7ff bfd3 	b.w	800d998 <_raise_r>
 800d9f2:	bf00      	nop
 800d9f4:	2000007c 	.word	0x2000007c

0800d9f8 <_kill_r>:
 800d9f8:	b538      	push	{r3, r4, r5, lr}
 800d9fa:	4d07      	ldr	r5, [pc, #28]	; (800da18 <_kill_r+0x20>)
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	4604      	mov	r4, r0
 800da00:	4608      	mov	r0, r1
 800da02:	4611      	mov	r1, r2
 800da04:	602b      	str	r3, [r5, #0]
 800da06:	f7f4 fce9 	bl	80023dc <_kill>
 800da0a:	1c43      	adds	r3, r0, #1
 800da0c:	d102      	bne.n	800da14 <_kill_r+0x1c>
 800da0e:	682b      	ldr	r3, [r5, #0]
 800da10:	b103      	cbz	r3, 800da14 <_kill_r+0x1c>
 800da12:	6023      	str	r3, [r4, #0]
 800da14:	bd38      	pop	{r3, r4, r5, pc}
 800da16:	bf00      	nop
 800da18:	20000624 	.word	0x20000624

0800da1c <_getpid_r>:
 800da1c:	f7f4 bcd6 	b.w	80023cc <_getpid>

0800da20 <__sread>:
 800da20:	b510      	push	{r4, lr}
 800da22:	460c      	mov	r4, r1
 800da24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da28:	f000 f894 	bl	800db54 <_read_r>
 800da2c:	2800      	cmp	r0, #0
 800da2e:	bfab      	itete	ge
 800da30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800da32:	89a3      	ldrhlt	r3, [r4, #12]
 800da34:	181b      	addge	r3, r3, r0
 800da36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800da3a:	bfac      	ite	ge
 800da3c:	6563      	strge	r3, [r4, #84]	; 0x54
 800da3e:	81a3      	strhlt	r3, [r4, #12]
 800da40:	bd10      	pop	{r4, pc}

0800da42 <__swrite>:
 800da42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da46:	461f      	mov	r7, r3
 800da48:	898b      	ldrh	r3, [r1, #12]
 800da4a:	05db      	lsls	r3, r3, #23
 800da4c:	4605      	mov	r5, r0
 800da4e:	460c      	mov	r4, r1
 800da50:	4616      	mov	r6, r2
 800da52:	d505      	bpl.n	800da60 <__swrite+0x1e>
 800da54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da58:	2302      	movs	r3, #2
 800da5a:	2200      	movs	r2, #0
 800da5c:	f000 f868 	bl	800db30 <_lseek_r>
 800da60:	89a3      	ldrh	r3, [r4, #12]
 800da62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da6a:	81a3      	strh	r3, [r4, #12]
 800da6c:	4632      	mov	r2, r6
 800da6e:	463b      	mov	r3, r7
 800da70:	4628      	mov	r0, r5
 800da72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da76:	f000 b817 	b.w	800daa8 <_write_r>

0800da7a <__sseek>:
 800da7a:	b510      	push	{r4, lr}
 800da7c:	460c      	mov	r4, r1
 800da7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da82:	f000 f855 	bl	800db30 <_lseek_r>
 800da86:	1c43      	adds	r3, r0, #1
 800da88:	89a3      	ldrh	r3, [r4, #12]
 800da8a:	bf15      	itete	ne
 800da8c:	6560      	strne	r0, [r4, #84]	; 0x54
 800da8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800da92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800da96:	81a3      	strheq	r3, [r4, #12]
 800da98:	bf18      	it	ne
 800da9a:	81a3      	strhne	r3, [r4, #12]
 800da9c:	bd10      	pop	{r4, pc}

0800da9e <__sclose>:
 800da9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daa2:	f000 b813 	b.w	800dacc <_close_r>
	...

0800daa8 <_write_r>:
 800daa8:	b538      	push	{r3, r4, r5, lr}
 800daaa:	4d07      	ldr	r5, [pc, #28]	; (800dac8 <_write_r+0x20>)
 800daac:	4604      	mov	r4, r0
 800daae:	4608      	mov	r0, r1
 800dab0:	4611      	mov	r1, r2
 800dab2:	2200      	movs	r2, #0
 800dab4:	602a      	str	r2, [r5, #0]
 800dab6:	461a      	mov	r2, r3
 800dab8:	f7f4 fcc7 	bl	800244a <_write>
 800dabc:	1c43      	adds	r3, r0, #1
 800dabe:	d102      	bne.n	800dac6 <_write_r+0x1e>
 800dac0:	682b      	ldr	r3, [r5, #0]
 800dac2:	b103      	cbz	r3, 800dac6 <_write_r+0x1e>
 800dac4:	6023      	str	r3, [r4, #0]
 800dac6:	bd38      	pop	{r3, r4, r5, pc}
 800dac8:	20000624 	.word	0x20000624

0800dacc <_close_r>:
 800dacc:	b538      	push	{r3, r4, r5, lr}
 800dace:	4d06      	ldr	r5, [pc, #24]	; (800dae8 <_close_r+0x1c>)
 800dad0:	2300      	movs	r3, #0
 800dad2:	4604      	mov	r4, r0
 800dad4:	4608      	mov	r0, r1
 800dad6:	602b      	str	r3, [r5, #0]
 800dad8:	f7f4 fcd3 	bl	8002482 <_close>
 800dadc:	1c43      	adds	r3, r0, #1
 800dade:	d102      	bne.n	800dae6 <_close_r+0x1a>
 800dae0:	682b      	ldr	r3, [r5, #0]
 800dae2:	b103      	cbz	r3, 800dae6 <_close_r+0x1a>
 800dae4:	6023      	str	r3, [r4, #0]
 800dae6:	bd38      	pop	{r3, r4, r5, pc}
 800dae8:	20000624 	.word	0x20000624

0800daec <_fstat_r>:
 800daec:	b538      	push	{r3, r4, r5, lr}
 800daee:	4d07      	ldr	r5, [pc, #28]	; (800db0c <_fstat_r+0x20>)
 800daf0:	2300      	movs	r3, #0
 800daf2:	4604      	mov	r4, r0
 800daf4:	4608      	mov	r0, r1
 800daf6:	4611      	mov	r1, r2
 800daf8:	602b      	str	r3, [r5, #0]
 800dafa:	f7f4 fcce 	bl	800249a <_fstat>
 800dafe:	1c43      	adds	r3, r0, #1
 800db00:	d102      	bne.n	800db08 <_fstat_r+0x1c>
 800db02:	682b      	ldr	r3, [r5, #0]
 800db04:	b103      	cbz	r3, 800db08 <_fstat_r+0x1c>
 800db06:	6023      	str	r3, [r4, #0]
 800db08:	bd38      	pop	{r3, r4, r5, pc}
 800db0a:	bf00      	nop
 800db0c:	20000624 	.word	0x20000624

0800db10 <_isatty_r>:
 800db10:	b538      	push	{r3, r4, r5, lr}
 800db12:	4d06      	ldr	r5, [pc, #24]	; (800db2c <_isatty_r+0x1c>)
 800db14:	2300      	movs	r3, #0
 800db16:	4604      	mov	r4, r0
 800db18:	4608      	mov	r0, r1
 800db1a:	602b      	str	r3, [r5, #0]
 800db1c:	f7f4 fccd 	bl	80024ba <_isatty>
 800db20:	1c43      	adds	r3, r0, #1
 800db22:	d102      	bne.n	800db2a <_isatty_r+0x1a>
 800db24:	682b      	ldr	r3, [r5, #0]
 800db26:	b103      	cbz	r3, 800db2a <_isatty_r+0x1a>
 800db28:	6023      	str	r3, [r4, #0]
 800db2a:	bd38      	pop	{r3, r4, r5, pc}
 800db2c:	20000624 	.word	0x20000624

0800db30 <_lseek_r>:
 800db30:	b538      	push	{r3, r4, r5, lr}
 800db32:	4d07      	ldr	r5, [pc, #28]	; (800db50 <_lseek_r+0x20>)
 800db34:	4604      	mov	r4, r0
 800db36:	4608      	mov	r0, r1
 800db38:	4611      	mov	r1, r2
 800db3a:	2200      	movs	r2, #0
 800db3c:	602a      	str	r2, [r5, #0]
 800db3e:	461a      	mov	r2, r3
 800db40:	f7f4 fcc6 	bl	80024d0 <_lseek>
 800db44:	1c43      	adds	r3, r0, #1
 800db46:	d102      	bne.n	800db4e <_lseek_r+0x1e>
 800db48:	682b      	ldr	r3, [r5, #0]
 800db4a:	b103      	cbz	r3, 800db4e <_lseek_r+0x1e>
 800db4c:	6023      	str	r3, [r4, #0]
 800db4e:	bd38      	pop	{r3, r4, r5, pc}
 800db50:	20000624 	.word	0x20000624

0800db54 <_read_r>:
 800db54:	b538      	push	{r3, r4, r5, lr}
 800db56:	4d07      	ldr	r5, [pc, #28]	; (800db74 <_read_r+0x20>)
 800db58:	4604      	mov	r4, r0
 800db5a:	4608      	mov	r0, r1
 800db5c:	4611      	mov	r1, r2
 800db5e:	2200      	movs	r2, #0
 800db60:	602a      	str	r2, [r5, #0]
 800db62:	461a      	mov	r2, r3
 800db64:	f7f4 fc54 	bl	8002410 <_read>
 800db68:	1c43      	adds	r3, r0, #1
 800db6a:	d102      	bne.n	800db72 <_read_r+0x1e>
 800db6c:	682b      	ldr	r3, [r5, #0]
 800db6e:	b103      	cbz	r3, 800db72 <_read_r+0x1e>
 800db70:	6023      	str	r3, [r4, #0]
 800db72:	bd38      	pop	{r3, r4, r5, pc}
 800db74:	20000624 	.word	0x20000624

0800db78 <_init>:
 800db78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db7a:	bf00      	nop
 800db7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db7e:	bc08      	pop	{r3}
 800db80:	469e      	mov	lr, r3
 800db82:	4770      	bx	lr

0800db84 <_fini>:
 800db84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db86:	bf00      	nop
 800db88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db8a:	bc08      	pop	{r3}
 800db8c:	469e      	mov	lr, r3
 800db8e:	4770      	bx	lr
