0-prep 0h0m0s445ms
1-yosys 0h0m0s892ms
2-opensta 0h0m1s253ms
3-verilog2def_openroad 0h0m1s501ms
4-ioPlacer 0h0m1s194ms
5-tapcell 0h0m1s169ms
6-klayout_scrot 0h0m4s259ms
7-pdn 0h0m1s531ms
8-replace 0h0m0s250ms
8-resizer 0h0m1s755ms
9-write_verilog 0h0m1s200ms
10-opensta_post_resizer 0h0m1s246ms
11-opendp 0h0m1s195ms
12-klayout_scrot 0h0m4s306ms
13-resizer_timing 0h0m1s520ms
14-write_verilog 0h0m1s172ms
15-opensta_post_resizer_timing 0h0m1s242ms
16-fastroute 0h0m2s995ms
17-addspacers 0h0m1s325ms
18-write_verilog 0h0m1s344ms
19-tritonRoute 0h0m2s118ms
20-klayout_scrot 0h0m4s317ms
21-spef_extraction 0h0m0s369ms
22-opensta_spef 0h0m1s243ms
24-write_verilog 0h0m1s198ms
26-klayout_scrot 0h0m4s272ms
29-magic_gen 0h0m5s158ms
30-klayout 0h0m4s358ms
31-klayout_scrot 0h0m4s419ms
33-klayout_scrot 0h0m4s265ms
34-klayout_xor 0h0m9s359ms
35-magic_ext_spice 0h0m0s358ms
36-lvs 0h0m0s84ms
37-magic_drc 0h0m0s878ms
39-or_antenna 0h0m1s199ms
40-cvc 0h0m0s140ms