// Seed: 399144933
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    output wor id_10,
    input wor id_11,
    input supply1 id_12,
    input tri0 id_13
);
  assign id_7 = 1'd0 == 1;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2
);
  module_0(
      id_2, id_1, id_0, id_1, id_2, id_1, id_0, id_0, id_2, id_2, id_0, id_2, id_1, id_2
  );
  supply0 id_4 = id_1;
  assign #id_5 id_4 = 1 && 1;
endmodule
