vendor_name = ModelSim
source_file = 1, D:/Code/CircuitDesign/lab3/task/sopBeh/main.v
source_file = 1, D:/Code/CircuitDesign/lab3/task/sopBeh/Waveform.vwf
source_file = 1, D:/Code/CircuitDesign/lab3/task/sopBeh/db/main.cbx.xml
design_name = main
instance = comp, \F~output , F~output, main, 1
instance = comp, \C~input , C~input, main, 1
instance = comp, \A~input , A~input, main, 1
instance = comp, \B~input , B~input, main, 1
instance = comp, \F~0 , F~0, main, 1
