rc file Version 1.0

[Design]
COMPILE_PATH=/home/EDA/eda14/03-lab3_logic_simulation/vcs_lab/lab01_adder/sim/vtb/adder32
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=adder32_tb_random 
OPTION=-ssz -ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
