
---------- Begin Simulation Statistics ----------
final_tick                               3081727032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152015                       # Simulator instruction rate (inst/s)
host_mem_usage                                4386552                       # Number of bytes of host memory used
host_op_rate                                   274111                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9867.46                       # Real time elapsed on the host
host_tick_rate                              203089486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2704776769                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.003977                       # Number of seconds simulated
sim_ticks                                2003977349000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19623798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      39247599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    244461465                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     21714998                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    260848345                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     88018492                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    244461465                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    156442973                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       325905204                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        30444325                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     12922329                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         742538297                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        326657750                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     21715023                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          136407774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      43349947                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts    693492622                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      886946162                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3905219346                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.227118                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.077012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3641200901     93.24%     93.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     89889786      2.30%     95.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     45243775      1.16%     96.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     37852292      0.97%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22287523      0.57%     98.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6787162      0.17%     98.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7129251      0.18%     98.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11478709      0.29%     98.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     43349947      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3905219346                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14569997                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         882666223                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             185936953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3997115      0.45%      0.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    651449881     73.45%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       959676      0.11%     74.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2975866      0.34%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    185936953     20.96%     95.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     41626670      4.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    886946161                       # Class of committed instruction
system.switch_cpus.commit.refs              227563623                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             886946161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       8.015909                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 8.015909                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3427418297                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1799305717                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         95327337                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         408134288                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       21737328                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      55335883                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           278150704                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               9351547                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            59333162                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                415430                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           325905204                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         197299092                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3773983661                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4813991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          186                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1267927859                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          551                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        43474656                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.081315                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    212231214                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    118462817                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.316353                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4007953159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.564767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.827540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3594323206     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17247533      0.43%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         37585089      0.94%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         28722191      0.72%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         97832745      2.44%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         40605165      1.01%     95.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         15222637      0.38%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12035385      0.30%     95.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        164379208      4.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4007953159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     25825375                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        182489432                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.410494                       # Inst execution rate
system.switch_cpus.iew.exec_refs            664171914                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           59333162                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      2701058010                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     327531512                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      5857099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     78970705                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1580034601                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     604838752                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     45956910                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1645240476                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       11374538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     144430006                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       21737328                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     164543062                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     24864274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     31355996                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       190487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        28346                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        45793                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    141594531                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     37344025                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        28346                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     19676069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6149306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1308517442                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1278045011                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.675383                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         883750918                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.318877                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1284954459                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2449142998                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1040508049                       # number of integer regfile writes
system.switch_cpus.ipc                       0.124752                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.124752                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     10456392      0.62%      0.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     994110264     58.78%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1246461      0.07%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       3086051      0.18%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    620240716     36.67%     96.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     62057505      3.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1691197389                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1680740997                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7428414023                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1278045011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2273150291                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1580034601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1691197389                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    693088290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     38066089                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined   1024149420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4007953159                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.421960                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.112534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3422960064     85.40%     85.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    104009732      2.60%     88.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    115931844      2.89%     90.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    104882107      2.62%     93.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    260169412      6.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4007953159                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.421960                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           197299209                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   119                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     24978646                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      8142675                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    327531512                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     78970705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      1051363378                       # number of misc regfile reads
system.switch_cpus.numCycles               4007954698                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      3031626638                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     951901493                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      128468576                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        129527710                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      324064509                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      15564066                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4596113337                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1722815467                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1867119565                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         413452173                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10874079                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       21737328                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     411609285                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        915217919                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2538681696                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         161483767                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           5442308183                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3264132248                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24917006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49839911                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6900                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18457017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1674525                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17949273                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1166784                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1166784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18457017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58871400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     58871400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58871400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1363092864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1363092864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1363092864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19623801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19623801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19623801                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50224172431                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       107466446686                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 3081727032500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22991030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5096751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39447673                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1925493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1925493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             9                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22991021                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           23                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     74749542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74749565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1813679360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1813680256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19627910                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107169600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44550815                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000155                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012444                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44543915     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6900      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44550815                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28345610139                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       37374771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             13500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      5292722                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5292722                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      5292722                       # number of overall hits
system.l2.overall_hits::total                 5292722                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     19623792                       # number of demand (read+write) misses
system.l2.demand_misses::total               19623801                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     19623792                       # number of overall misses
system.l2.overall_misses::total              19623801                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       783998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1679346504071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1679347288069                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       783998                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1679346504071                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1679347288069                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     24916514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24916523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     24916514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24916523                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.787582                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.787582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.787582                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.787582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87110.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85577.064008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85577.064712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87110.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85577.064008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85577.064712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         2966214134                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  19623801                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     151.153904                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1674525                       # number of writebacks
system.l2.writebacks::total                   1674525                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     19623792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19623801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     19623792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19623801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       693998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1483108584071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1483109278069                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       693998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1483108584071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1483109278069                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.787582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.787582                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.787582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.787582                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77110.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75577.064008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75577.064712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77110.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75577.064008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75577.064712                       # average overall mshr miss latency
system.l2.replacements                       19627910                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3422226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3422226                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3422226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3422226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2788                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2788                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       758709                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                758709                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data      1166784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1166784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 100078708788                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  100078708788                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1925493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1925493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.605966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.605966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85773.124064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85773.124064                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1166784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1166784                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  88410868788                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  88410868788                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.605966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.605966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75773.124064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75773.124064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       783998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       783998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              9                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87110.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87110.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       693998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       693998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77110.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77110.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4534013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4534013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     18457008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        18457008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1579267795283                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1579267795283                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     22991021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22991021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.802792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85564.669814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85564.669814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     18457008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     18457008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1394697715283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1394697715283                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.802792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.802792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75564.669814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75564.669814                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    49829530                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19627910                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.538708                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.565233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.100745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.333139                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1017                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 816956582                       # Number of tag accesses
system.l2.tags.data_accesses                816956582                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data   1255922688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1255923264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    107169600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107169600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     19623792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19623801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1674525                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1674525                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    626715012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             626715299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       53478449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53478449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       53478449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    626715012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            680193748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1674520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  19513827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000883018750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       104474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       104474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41111288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1571917                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19623801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1674525                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19623801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1674525                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109965                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1084090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1102090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1099724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1104511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1093248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1105213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1100862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1103114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1100116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1099620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1318652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1506632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1511616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1583243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1498927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1102178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           373877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           373196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           423302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           305452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2443                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 309930757314                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                97569180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            675815182314                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15882.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34632.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8732901                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1492479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19623801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1674525                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19513836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 104555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 104498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 104478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 104474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10962943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.694196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.637368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.325038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8609840     78.54%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1109543     10.12%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       528590      4.82%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       179564      1.64%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       134762      1.23%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        99589      0.91%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        73046      0.67%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52882      0.48%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       175127      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10962943                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       104474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.776777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    149.633932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.472879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         39991     38.28%     38.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        48139     46.08%     84.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        12924     12.37%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1626      1.56%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          214      0.20%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           65      0.06%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           18      0.02%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.00%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      0.01%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           33      0.03%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           73      0.07%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          213      0.20%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          360      0.34%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          392      0.38%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          311      0.30%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           97      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        104474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       104474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.240265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           103052     98.64%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.04%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1262      1.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              113      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        104474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1248885504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7037760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               107167616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1255923264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            107169600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       623.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    626.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2003977254500                       # Total gap between requests
system.mem_ctrls.avgGap                      94090.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data   1248884928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    107167616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 287.428398473380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 623203115.855178236961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 53477458.741476029158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     19623792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1674525                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       320000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 675814862314                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49056451908482                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35555.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34438.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29295741.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          43671038880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23211681075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         76547825760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8697840660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     158191740720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     864114306840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41852055840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1216286489775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        606.936246                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 101390984734                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66916980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1835669384266                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34604424120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18392687610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62780963280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           43018020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158191740720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     824480079030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75228281280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1173721194060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.695839                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 188282464477                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66916980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1748777904523                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1077749683500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2003977349000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1337668063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    197299082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1534967145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1337668063                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    197299082                       # number of overall hits
system.cpu.icache.overall_hits::total      1534967145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          748                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       936500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       936500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       936500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       936500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1337668811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    197299091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1534967902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1337668811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    197299091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1534967902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 104055.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  1237.120211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 104055.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  1237.120211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1855                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   206.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          261                       # number of writebacks
system.cpu.icache.writebacks::total               261                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            9                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       927500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       927500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       927500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 103055.555556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 103055.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 103055.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 103055.555556                       # average overall mshr miss latency
system.cpu.icache.replacements                    261                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1337668063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    197299082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1534967145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       936500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       936500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1337668811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    197299091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1534967902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 104055.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  1237.120211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       927500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       927500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 103055.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 103055.555556                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.473398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28542469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               261                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          109358.118774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   482.637781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.835617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.942652                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.011398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6139872365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6139872365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    382026087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    243005177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        625031264                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    382026087                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    243005177                       # number of overall hits
system.cpu.dcache.overall_hits::total       625031264                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     45655822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24916514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       70572336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     45655822                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24916514                       # number of overall misses
system.cpu.dcache.overall_misses::total      70572336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1799126667322                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1799126667322                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1799126667322                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1799126667322                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    427681909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    267921691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    695603600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    427681909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    267921691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    695603600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.106752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.092999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.106752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.092999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72206.194949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25493.369914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72206.194949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25493.369914                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   3546704567                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          24916514                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   142.343530                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7059134                       # number of writebacks
system.cpu.dcache.writebacks::total           7059134                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     24916514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24916514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     24916514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24916514                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1774210153322                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1774210153322                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1774210153322                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1774210153322                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.092999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035820                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.092999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035820                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71206.194949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71206.194949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71206.194949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71206.194949                       # average overall mshr miss latency
system.cpu.dcache.replacements               70571824                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    293591942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    203304000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       496895942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     43294022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     22991021                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      66285043                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1685181265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1685181265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    336885964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    226295021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    563180985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.128512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.101598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117698                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73297.365306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25423.250687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     22991021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22991021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1662190244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1662190244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.101598                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72297.365306                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72297.365306                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     88434145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     39701177                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      128135322                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2361800                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1925493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4287293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 113945402322                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113945402322                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     90795945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     41626670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    132422615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.046256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 59177.261263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26577.470288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1925493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1925493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 112019909322                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 112019909322                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.046256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 58177.261263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58177.261263                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3081727032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993968                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           695590713                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          70571824                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.856493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   179.056620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   332.937348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.349720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.650268                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2852986736                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2852986736                       # Number of data accesses

---------- End Simulation Statistics   ----------
