// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#include "sw/device/tests/clkmgr_off_trans_impl.h"

#include "sw/device/lib/base/memory.h"
#include "sw/device/lib/dif/dif_aes.h"
#include "sw/device/lib/dif/dif_aon_timer.h"
#include "sw/device/lib/dif/dif_base.h"
#include "sw/device/lib/dif/dif_clkmgr.h"
#include "sw/device/lib/dif/dif_hmac.h"
#include "sw/device/lib/dif/dif_kmac.h"
#include "sw/device/lib/dif/dif_otbn.h"
#include "sw/device/lib/dif/dif_pwrmgr.h"
#include "sw/device/lib/dif/dif_rstmgr.h"
#include "sw/device/lib/dif/dif_rv_core_ibex.h"
#include "sw/device/lib/runtime/log.h"
#include "sw/device/lib/testing/aon_timer_testutils.h"
#include "sw/device/lib/testing/rstmgr_testutils.h"
#include "sw/device/lib/testing/test_framework/check.h"
#include "sw/device/lib/testing/test_framework/ottf_main.h"

#include "hw/top/aes_regs.h"
#include "hw/top/hmac_regs.h"
#include "hw/top/kmac_regs.h"
#include "hw/top/otbn_regs.h"

static_assert(kDtAesCount >= 1, "This test requires at least one AES instance");
static_assert(kDtAonTimerCount >= 1,
              "This test requires at least one AON Timer instance");
static_assert(kDtClkmgrCount >= 1,
              "This test requires at least one Clkmgr instance");
static_assert(kDtHmacCount >= 1,
              "This test requires at least one HMAC instance");
static_assert(kDtKmacCount >= 1,
              "This test requires at least one KMAC instance");
static_assert(kDtOtbnCount >= 1,
              "This test requires at least one OTBN instance");
static_assert(kDtPwrmgrCount == 1, "this test expects exactly one pwrmgr");
static_assert(kDtRstmgrCount >= 1,
              "This test requires at least one Rstmgr instance");

static const dt_aes_t kTestAes = (dt_aes_t)0;
static const dt_aon_timer_t kAonTimerDt = (dt_aon_timer_t)0;
static const dt_clkmgr_t kClkmgrDt = (dt_clkmgr_t)0;
static const dt_hmac_t kTestHmac = (dt_hmac_t)0;
static const dt_kmac_t kTestKmac = (dt_kmac_t)0;
static const dt_otbn_t kTestOtbn = (dt_otbn_t)0;
static const dt_pwrmgr_t kPwrmgrDt = (dt_pwrmgr_t)0;
static const dt_rstmgr_t kRstmgrDt = (dt_rstmgr_t)0;

/**
 * Test an access to a transactional unit that has been disabled causes
 * a hang access, resulting in a watchdog reset. Check the crash dump
 * data address and current pc after the reset.
 */
OTTF_DEFINE_TEST_CONFIG();

static dif_aon_timer_t aon_timer;

static dif_aes_t aes;
static dif_hmac_t hmac;
static dif_kmac_t kmac;
static dif_otbn_t otbn;

typedef struct clock_error_info {
  /**
   * The unit being tested.
   */
  const char *name;

  /**
   * Hintable clock for this unit.
   */
  dif_clkmgr_hintable_clock_t clock;

  /**
   * The memory location that causes the error.
   * This is the expected value of crash_dump's mdaa.
   */
  uint32_t csr_offset;

  /**
   * The access function to invoke; this function shall perform a
   * simple access to the IP block, and is thus expected to yield a
   * timeout if its clock has been stopped.
   */
  void (*crash_function)(void);
} clock_error_info_t;

/**
 * The functions that cause the errors
 * are chosen so they perform a CSR read shortly after the function entry,
 * so crash_dump's mcpc is expected to be past the possible error pc by
 * no more than about 8 instructions, meaning 8 * 4 bytes.
 */
enum { kPcSpread = 8 * 4 };

inline uint32_t addr_as_offset(mmio_region_t base, uint32_t offset) {
  return (uint32_t)base.base + offset;
}

/**
 * Description of each of the IP blocks to which transactions may be
 * performed.
 *
 * Note: presently this code expects only a single instance of each IP,
 * which means that we may index the array with the IP block type.
 */
static clock_error_info_t info[kTestTransCount];

/**
 * Send CSR access to aes, expecting to timeout.
 */
OT_NOINLINE void aes_csr_access(void) {
  CHECK_DIF_OK(dif_aes_alert_force(&aes, kDifAesAlertRecovCtrlUpdateErr));
}

OT_NOINLINE static void hmac_csr_access(void) {
  dif_hmac_irq_state_snapshot_t snapshot;
  CHECK_DIF_OK(dif_hmac_irq_get_state(&hmac, &snapshot));
}

OT_NOINLINE static void kmac_csr_access(void) {
  dif_kmac_status_t status;
  CHECK_DIF_OK(dif_kmac_get_status(&kmac, &status));
}

OT_NOINLINE static void otbn_csr_access(void) {
  dif_otbn_err_bits_t err_bits;
  CHECK_DIF_OK(dif_otbn_get_err_bits(&otbn, &err_bits));
}

/**
 * Test that disabling a 'hintable' unit's clock causes the unit to become
 * unresponsive to CSR accesses. Configure a watchdog reset, and if it triggers
 * the test is successful.
 */
static void test_hintable_clocks_off(const dif_clkmgr_t *clkmgr,
                                     dif_clkmgr_hintable_clock_t clock) {
  void (*crash_fn)(void) = NULL;

  // Make sure the clock for the unit is on.
  CHECK_DIF_OK(
      dif_clkmgr_hintable_clock_set_hint(clkmgr, clock, kDifToggleEnabled));

  // Disable the unit, set the aon timer to bite, and issue a CSR read.
  CHECK_DIF_OK(
      dif_clkmgr_hintable_clock_set_hint(clkmgr, clock, kDifToggleDisabled));
  // Short wait to make sure clocks reacted to hints.
  busy_spin_micros(5);

  // Check all units but any on the hinted clock are alive.
  for (test_trans_block_t block = kTestTransFirst; block < kTestTransCount;
       ++block) {
    if (info[block].clock == clock) {
      LOG_INFO("Hintable clock controls IP block '%s'", info[block].name);
      crash_fn = info[block].crash_function;
    } else {
      // This CSR access should complete successfully.
      info[block].crash_function();
    }
  }

  // Set the watchdog with some time to run the necessary code before the
  // access that should hang.
  uint32_t bite_us = 20;
  uint32_t bite_cycles = 0;
  CHECK_STATUS_OK(
      aon_timer_testutils_get_aon_cycles_32_from_us(bite_us, &bite_cycles));
  LOG_INFO("Setting bite reset for %u us (%u cycles)", bite_us, bite_cycles);
  CHECK_STATUS_OK(aon_timer_testutils_watchdog_config(&aon_timer, UINT32_MAX,
                                                      bite_cycles, false));
  // This should hang.
  crash_fn();
  LOG_ERROR("Access to disabled unit should freeze and cause a reset");
}

bool execute_off_trans_test(test_trans_block_t block) {
  dif_clkmgr_t clkmgr;
  dif_pwrmgr_t pwrmgr;
  dif_rstmgr_t rstmgr;

  CHECK_DIF_OK(dif_rstmgr_init_from_dt(kRstmgrDt, &rstmgr));
  CHECK_DIF_OK(dif_clkmgr_init_from_dt(kClkmgrDt, &clkmgr));
  CHECK_DIF_OK(dif_pwrmgr_init_from_dt(kPwrmgrDt, &pwrmgr));

  // Initialize aon timer.
  CHECK_DIF_OK(dif_aon_timer_init_from_dt(kAonTimerDt, &aon_timer));

  // Note: presently this code expects only a single instance of each IP,
  // which means that we may index the `info` array with the IP block type.
  CHECK(block < ARRAYSIZE(info));

  // Construct descriptions of each IP block.
  for (test_trans_block_t trans = kTestTransFirst; trans < kTestTransCount;
       ++trans) {
    dt_instance_id_t inst = (dt_instance_id_t)0;
    switch (trans) {
      case kTestTransAes:
        // Initialize aes.
        CHECK_DIF_OK(dif_aes_init_from_dt(kTestAes, &aes));
        inst = dt_aes_instance_id(kTestAes);
        info[trans].name = "aes";
        info[trans].csr_offset =
            addr_as_offset(aes.base_addr, AES_ALERT_TEST_REG_OFFSET);
        info[trans].crash_function = aes_csr_access;
        break;

      case kTestTransHmac:
        // Initialize hmac.
        CHECK_DIF_OK(dif_hmac_init_from_dt(kTestHmac, &hmac));
        inst = dt_hmac_instance_id(kTestHmac);
        info[trans].name = "hmac";
        info[trans].csr_offset =
            addr_as_offset(hmac.base_addr, HMAC_INTR_STATE_REG_OFFSET);
        info[trans].crash_function = hmac_csr_access;
        break;

      case kTestTransKmac:
        // Initialize kmac.
        CHECK_DIF_OK(dif_kmac_init_from_dt(kTestKmac, &kmac));
        inst = dt_kmac_instance_id(kTestKmac);
        info[trans].name = "kmac";
        info[trans].csr_offset =
            addr_as_offset(kmac.base_addr, KMAC_STATUS_REG_OFFSET);
        info[trans].crash_function = kmac_csr_access;
        break;

      case kTestTransOtbn:
        // Initialize otbn.
        CHECK_DIF_OK(dif_otbn_init_from_dt(kTestOtbn, &otbn));
        inst = dt_otbn_instance_id(kTestOtbn);
        info[trans].name = "otbn";
        info[trans].csr_offset =
            addr_as_offset(otbn.base_addr, OTBN_ERR_BITS_REG_OFFSET);
        info[trans].crash_function = otbn_csr_access;
        break;

      default:
        LOG_ERROR("Invalid/unrecognised IP block type (%d)", trans);
        break;
    }
    // Ascertain which of the hintable clocks is driving this IP block.
    // Note: this code presently expects only a single IP block of each type.
    CHECK_DIF_OK(
        dif_clkmgr_find_hintable_clock(&clkmgr, inst, &info[trans].clock));
  }

  // This is the hintable clock that we are going to control.
  dif_clkmgr_hintable_clock_t clock = info[block].clock;

  // Enable cpu dump capture.
  CHECK_DIF_OK(dif_rstmgr_cpu_info_set_enabled(&rstmgr, kDifToggleEnabled));

  if (UNWRAP(rstmgr_testutils_is_reset_info(&rstmgr, kDifRstmgrResetInfoPor))) {
    // Enable watchdog bite reset.
    dif_pwrmgr_request_sources_t reset_sources;
    CHECK_DIF_OK(dif_pwrmgr_find_request_source(
        &pwrmgr, kDifPwrmgrReqTypeReset, dt_aon_timer_instance_id(kAonTimerDt),
        kDtAonTimerResetReqAonTimer, &reset_sources));
    CHECK_DIF_OK(dif_pwrmgr_set_request_sources(
        &pwrmgr, kDifPwrmgrReqTypeReset, reset_sources, kDifToggleEnabled));
    CHECK_STATUS_OK(rstmgr_testutils_pre_reset(&rstmgr));

    test_hintable_clocks_off(&clkmgr, clock);

    // This should never be reached.
    LOG_ERROR("This is unreachable since a reset should have been triggered");
    return false;
  } else if (UNWRAP(rstmgr_testutils_is_reset_info(
                 &rstmgr, kDifRstmgrResetInfoWatchdog))) {
    // Verify the cpu crash dump.
    LOG_INFO("Got an expected watchdog reset when reading for clock %d", clock);
    dif_rv_core_ibex_crash_dump_info_t crash_dump;
    // The sizes for dif_rstmgr_cpu_info_dump_read are measured in
    // units of dif_rstmgr_cpu_info_dump_segment_t.
    size_t size_read;
    CHECK_DIF_OK(dif_rstmgr_cpu_info_dump_read(
        &rstmgr, (dif_rstmgr_cpu_info_dump_segment_t *)&crash_dump,
        sizeof(crash_dump) / sizeof(dif_rstmgr_cpu_info_dump_segment_t),
        &size_read));
    // crash_dump.fault_state.mdaa is the DATA ADDRESS that caused the error.
    CHECK(crash_dump.fault_state.mdaa == info[block].csr_offset);
    // The functions that cause the error are chosen so they perform a
    // CSR read shortly after the function entry, so this expects
    // crash_dump.fault_state.mcpc to be past the crash_function by no
    // more than about 8 instructions, meaning 8 * 4 bytes.
    CHECK(crash_dump.fault_state.mcpc >=
              (uintptr_t)info[block].crash_function &&
          crash_dump.fault_state.mcpc <=
              (uintptr_t)info[block].crash_function + kPcSpread);

    return true;
  } else {
    dif_rstmgr_reset_info_bitfield_t reset_info;
    reset_info = rstmgr_testutils_reason_get();
    LOG_ERROR("Unexpected reset_info 0x%x", reset_info);
  }
  return false;
}
