// Seed: 2168784078
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input logic id_8
);
  assign id_3 = 1'b0 ? 1 : id_2 << 1;
  logic id_9, id_10;
  type_16(
      id_7, id_2, id_6
  );
  assign id_6 = id_1 | 1;
  assign id_9 = id_2;
endmodule
