[07/05 14:18:10      0s] 
[07/05 14:18:10      0s] Cadence Innovus(TM) Implementation System.
[07/05 14:18:10      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/05 14:18:10      0s] 
[07/05 14:18:10      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[07/05 14:18:10      0s] Options:	-log ./log/PD1_20250705_141810.log 
[07/05 14:18:10      0s] Date:		Sat Jul  5 14:18:10 2025
[07/05 14:18:10      0s] Host:		ictc-eda-be-9-ldap (x86_64 w/Linux 5.14.0-570.21.1.el9_6.x86_64) (24cores*24cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[07/05 14:18:10      0s] OS:		Rocky Linux release 9.6 (Blue Onyx)
[07/05 14:18:10      0s] 
[07/05 14:18:10      0s] License:
[07/05 14:18:10      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/05 14:18:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/05 14:18:28     25s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[07/05 14:18:31     27s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/05 14:18:31     27s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[07/05 14:18:31     27s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/05 14:18:31     27s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[07/05 14:18:31     27s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[07/05 14:18:31     27s] @(#)CDS: CPE v20.10-p006
[07/05 14:18:31     27s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/05 14:18:31     27s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[07/05 14:18:31     27s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[07/05 14:18:31     27s] @(#)CDS: RCDB 11.15.0
[07/05 14:18:31     27s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[07/05 14:18:31     27s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_449981_ictc-eda-be-9-ldap_ictc_thenguyen_Sj8fRN.

[07/05 14:18:31     27s] Change the soft stacksize limit to 0.2%RAM (192 mbytes). Set global soft_stack_size_limit to change the value.
[07/05 14:18:32     28s] 
[07/05 14:18:32     28s] **INFO:  MMMC transition support version v31-84 
[07/05 14:18:32     28s] 
[07/05 14:18:32     28s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/05 14:18:32     28s] <CMD> suppressMessage ENCEXT-2799
[07/05 14:18:32     28s] <CMD> win
[07/05 14:19:03     32s] <CMD> win off
[07/05 14:19:07     33s] <CMD> setMultiCpuUsage -lo32
[07/05 14:19:07     33s] 
[07/05 14:19:07     33s] Usage: setMultiCpuUsage [-help] [-acquireLicense <integer>] [-autoPageFaultMonitor {0 1 2 3}] [-cpuPerRemoteHost <integer>] [-keepLicense {true false}] [-licenseList <string>] [-localCpu <string>]
[07/05 14:19:07     33s]                         [-releaseLicense] [-remoteHost <integer>] [-reset] [-threadInfo {0 1 2}] [-verbose]
[07/05 14:19:07     33s] 
[07/05 14:19:07     33s] **ERROR: (IMPTCM-48):	"-lo32" is not a legal option for command "setMultiCpuUsage". Either the current option or an option prior to it is not specified correctly.

[07/05 14:19:10     34s] <CMD> setMultiCpuUsage -localCpu 32
[07/05 14:19:10     34s] **WARN: (PRL-39):	Number of local CPUs specified (32) > Actual number of CPUs in the host (24). The lower value will be used.
[07/05 14:20:15     42s] <CMD> setPreference ConstraintUserXGrid 0.1
[07/05 14:20:15     42s] <CMD> setPreference ConstraintUserXOffset 0.1
[07/05 14:20:15     42s] <CMD> setPreference ConstraintUserYGrid 0.1
[07/05 14:20:15     42s] <CMD> setPreference ConstraintUserYOffset 0.1
[07/05 14:20:15     42s] <CMD> setPreference SnapAllCorners 1
[07/05 14:20:15     42s] <CMD> set init_verilog /ictc/student_data/share/pd/data/user_setting/croc_chip_yosys.v
[07/05 14:20:15     42s] <CMD> set init_design_uniquify 1
[07/05 14:20:15     42s] <CMD> set init_design_settop 1
[07/05 14:20:15     42s] <CMD> set init_top_cell croc_chip
[07/05 14:20:15     42s] <CMD> set init_lef_file { /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef  /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef  /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef  }
[07/05 14:20:15     42s] <CMD> set init_mmmc_file /ictc/student_data/share/pd/data/user_setting/backup/croc_mmmc.view
[07/05 14:20:16     42s] <CMD> set init_pwr_net VDD
[07/05 14:20:16     42s] <CMD> set init_gnd_net VSS
[07/05 14:20:16     42s] <CMD> init_design
[07/05 14:20:16     43s] #% Begin Load MMMC data ... (date=07/05 14:20:16, mem=682.8M)
[07/05 14:20:16     43s] #% End Load MMMC data ... (date=07/05 14:20:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=683.4M, current mem=683.4M)
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_tech.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_stdcell_weltap.lef ...
[07/05 14:20:16     43s] Set DBUPerIGU to M1 pitch 480.
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_2048x64_c2_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x8_c3_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_4096x16_c3_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_64x64_c2_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x16_c2_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x48_c2_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x64_c2_bm_bist.lef ...
[07/05 14:20:16     43s] 
[07/05 14:20:16     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[07/05 14:20:17     43s] 
[07/05 14:20:17     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_256x64_c2_bm_bist.lef ...
[07/05 14:20:17     43s] 
[07/05 14:20:17     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/RM_IHPSG13_1P_512x64_c2_bm_bist.lef ...
[07/05 14:20:17     43s] 
[07/05 14:20:17     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io_notracks.lef ...
[07/05 14:20:17     43s] 
[07/05 14:20:17     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/sg13g2_io.lef ...
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Corner' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler200' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler400' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler1000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler2000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler4000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_Filler10000' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIn' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:17     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:17     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:17     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadTriOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut4mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut16mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadInOut30mA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadAnalog' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVss' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-58):	MACRO 'sg13g2_IOPadIOVdd' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-58' for more detail.
[07/05 14:20:18     43s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[07/05 14:20:18     43s] To increase the message display limit, refer to the product command reference manual.
[07/05 14:20:18     43s] 
[07/05 14:20:18     43s] Loading LEF file /ictc/student_data/share/pd/data/user_setting/bondpad_70x70.lef ...
[07/05 14:20:18     43s] **WARN: (IMPLF-61):	22 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[07/05 14:20:18     43s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[07/05 14:20:18     43s] Type 'man IMPLF-61' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:18     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:18     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-200' for more detail.
[07/05 14:20:19     43s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/05 14:20:19     43s] To increase the message display limit, refer to the product command reference manual.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/05 14:20:19     43s] Type 'man IMPLF-201' for more detail.
[07/05 14:20:19     43s] 
[07/05 14:20:19     43s] viaInitial starts at Sat Jul  5 14:20:19 2025
viaInitial ends at Sat Jul  5 14:20:19 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[07/05 14:20:19     43s] Loading view definition file from /ictc/student_data/share/pd/data/user_setting/backup/croc_mmmc.view
[07/05 14:20:19     43s] Starting library reading in 'Multi-threaded flow' (with '24' threads)
[07/05 14:20:20     46s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_slow_1p08V_125C.lib.
[07/05 14:20:20     46s] Read 78 cells in library sg13g2_stdcell_slow_1p08V_125C.
[07/05 14:20:20     47s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p35V_3p0V_125C.lib.
[07/05 14:20:20     47s] Read 14 cells in library sg13g2_io_slow_1p35V_3p0V_125C.
[07/05 14:20:20     47s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_slow_1p08V_3p0V_125C.lib.
[07/05 14:20:20     48s] Read 14 cells in library sg13g2_io_slow_1p08V_3p0V_125C.
[07/05 14:20:20     48s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     48s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     48s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     49s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     49s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     49s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     50s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     50s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     50s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     51s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     51s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     51s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     51s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     52s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     52s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     52s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     52s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     53s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     53s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     53s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     53s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     54s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     54s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     54s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     55s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     55s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     55s] Reading sky130_wc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib.
[07/05 14:20:20     55s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.lib)
[07/05 14:20:20     56s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_slow_1p08V_125C.
[07/05 14:20:20     57s] Library reading multithread flow ended.
[07/05 14:20:20     57s] Starting library reading in 'Multi-threaded flow' (with '24' threads)
[07/05 14:20:21     61s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_stdcell_fast_1p32V_m40C.lib.
[07/05 14:20:21     61s] Read 78 cells in library sg13g2_stdcell_fast_1p32V_m40C.
[07/05 14:20:21     62s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p32V_3p6V_m40C.lib.
[07/05 14:20:21     62s] Read 14 cells in library sg13g2_io_fast_1p32V_3p6V_m40C.
[07/05 14:20:21     62s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/sg13g2_io_fast_1p65V_3p6V_m40C.lib.
[07/05 14:20:21     62s] Read 14 cells in library sg13g2_io_fast_1p65V_3p6V_m40C.
[07/05 14:20:21     63s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:21     63s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_2048x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:21     63s] Read 1 cells in library RM_IHPSG13_1P_2048x64_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:21     63s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:21     64s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x16_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:21     64s] Read 1 cells in library RM_IHPSG13_1P_4096x16_c3_bm_bist_fast_1p32V_m55C.
[07/05 14:20:21     65s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:21     65s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_64x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:21     65s] Read 1 cells in library RM_IHPSG13_1P_64x64_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:21     66s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:21     66s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:21     66s] Read 1 cells in library RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:21     67s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:21     67s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:21     67s] Read 1 cells in library RM_IHPSG13_1P_256x64_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:21     68s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:21     68s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_256x48_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:21     68s] Read 1 cells in library RM_IHPSG13_1P_256x48_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:21     69s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:22     69s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:22     69s] Read 1 cells in library RM_IHPSG13_1P_1024x64_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:22     70s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:22     70s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_4096x8_c3_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:22     71s] Read 1 cells in library RM_IHPSG13_1P_4096x8_c3_bm_bist_fast_1p32V_m55C.
[07/05 14:20:22     71s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:22     72s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x16_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:22     72s] Read 1 cells in library RM_IHPSG13_1P_1024x16_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:22     72s] Reading sky130_bc timing library /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib.
[07/05 14:20:22     72s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_512x64_c2_bm_bist'. The cell will only be used for analysis. (File /ictc/student_data/share/pd/data/user_setting/backup/RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.lib)
[07/05 14:20:22     72s] Read 1 cells in library RM_IHPSG13_1P_512x64_c2_bm_bist_fast_1p32V_m55C.
[07/05 14:20:23     76s] Library reading multithread flow ended.
[07/05 14:20:23     76s] Ending "PreSetAnalysisView" (total cpu=0:00:33.4, real=0:00:04.0, peak res=1071.0M, current mem=716.4M)
[07/05 14:20:23     77s] *** End library_loading (cpu=0.56min, real=0.07min, mem=483.0M, fe_cpu=1.28min, fe_real=2.22min, fe_mem=1161.8M) ***
[07/05 14:20:23     77s] #% Begin Load netlist data ... (date=07/05 14:20:23, mem=716.2M)
[07/05 14:20:23     77s] *** Begin netlist parsing (mem=1161.8M) ***
[07/05 14:20:23     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/05 14:20:23     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:23     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/05 14:20:23     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/05 14:20:24     77s] Type 'man IMPVL-159' for more detail.
[07/05 14:20:24     77s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/05 14:20:24     77s] To increase the message display limit, refer to the product command reference manual.
[07/05 14:20:24     77s] Created 102 new cells from 26 timing libraries.
[07/05 14:20:24     77s] Reading netlist ...
[07/05 14:20:24     77s] Backslashed names will retain backslash and a trailing blank character.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync' in module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 141 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync' in module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ' is 142 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 144 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src' in module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ' is 145 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_0__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_B_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 131 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_2__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_B_$_OR__Y_B_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 120 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (IMPVL-129):	The identifier '\i_ibex.alu_operator_ex_3__$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_AND__Y_A_$_MUX__Y_A_$_MUX__Y_B_$_OR__Y_A_$_OR__Y_A_$_OR__B_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_A_$_NOT__Y_A_$_OR__Y_A_$_OR__Y_A_$_OR__Y_B_$_OR__Y_B' in module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ' is 221 characters long and contains many unexpected characters. Hierarchical names with such an identifier as a component may be problematic.
[07/05 14:20:24     77s] **WARN: (EMS-27):	Message (IMPVL-129) has exceeded the current message display limit of 20.
[07/05 14:20:24     77s] To increase the message display limit, refer to the product command reference manual.
[07/05 14:20:24     77s] Reading verilog netlist '/ictc/student_data/share/pd/data/user_setting/croc_chip_yosys.v'
[07/05 14:20:25     77s] 
[07/05 14:20:25     77s] *** Memory Usage v#1 (Current mem = 1161.789M, initial mem = 273.906M) ***
[07/05 14:20:25     77s] *** End netlist parsing (cpu=0:00:00.5, real=0:00:02.0, mem=1161.8M) ***
[07/05 14:20:25     77s] #% End Load netlist data ... (date=07/05 14:20:25, total cpu=0:00:00.5, real=0:00:02.0, peak res=739.1M, current mem=739.1M)
[07/05 14:20:25     77s] Set top cell to croc_chip.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:25     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadIn' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:25     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:26     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:26     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadTriOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:26     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut4mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:26     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut30mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:26     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (IMPTS-282):	Cell 'sg13g2_IOPadOut16mA' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[07/05 14:20:26     77s] Type 'man IMPTS-282' for more detail.
[07/05 14:20:26     77s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[07/05 14:20:26     77s] To increase the message display limit, refer to the product command reference manual.
[07/05 14:20:26     77s] Hooked 232 DB cells to tlib cells.
[07/05 14:20:26     77s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:01.0, peak res=748.2M, current mem=748.2M)
[07/05 14:20:26     77s] Starting recursive module instantiation check.
[07/05 14:20:26     77s] No recursion found.
[07/05 14:20:26     77s] Building hierarchical netlist for Cell croc_chip ...
[07/05 14:20:26     78s] *** Netlist is unique.
[07/05 14:20:26     78s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[07/05 14:20:26     78s] ** info: there are 327 modules.
[07/05 14:20:26     78s] ** info: there are 34132 stdCell insts.
[07/05 14:20:26     78s] ** info: there are 64 Pad insts.
[07/05 14:20:26     78s] ** info: there are 2 macros.
[07/05 14:20:26     78s] 
[07/05 14:20:26     78s] *** Memory Usage v#1 (Current mem = 1178.703M, initial mem = 273.906M) ***
[07/05 14:20:26     78s] Initializing I/O assignment ...
[07/05 14:20:27     78s] Adjusting Core to Bottom to: 0.1800.
[07/05 14:20:27     78s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/05 14:20:27     78s] Type 'man IMPFP-3961' for more detail.
[07/05 14:20:27     78s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/05 14:20:27     78s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/05 14:20:27     78s] Set Default Net Delay as 1000 ps.
[07/05 14:20:27     78s] Set Default Net Load as 0.5 pF. 
[07/05 14:20:27     78s] Set Default Input Pin Transition as 0.1 ps.
[07/05 14:20:28     79s] Extraction setup Started 
[07/05 14:20:28     79s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/05 14:20:28     79s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2773' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2776' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2776' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2776' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2776' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2776' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/05 14:20:28     79s] Type 'man IMPEXT-2776' for more detail.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/05 14:20:28     79s] Summary of Active RC-Corners : 
[07/05 14:20:28     79s]  
[07/05 14:20:28     79s]  Analysis View: func_view_wc
[07/05 14:20:28     79s]     RC-Corner Name        : default_rc_corner
[07/05 14:20:28     79s]     RC-Corner Index       : 0
[07/05 14:20:28     79s]     RC-Corner Temperature : 25 Celsius
[07/05 14:20:28     79s]     RC-Corner Cap Table   : ''
[07/05 14:20:28     79s]     RC-Corner PreRoute Res Factor         : 1
[07/05 14:20:28     79s]     RC-Corner PreRoute Cap Factor         : 1
[07/05 14:20:28     79s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/05 14:20:28     79s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/05 14:20:28     79s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/05 14:20:28     79s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/05 14:20:28     79s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/05 14:20:28     79s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/05 14:20:28     79s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/05 14:20:28     79s]  
[07/05 14:20:28     79s]  Analysis View: func_view_bc
[07/05 14:20:28     79s]     RC-Corner Name        : default_rc_corner
[07/05 14:20:28     79s]     RC-Corner Index       : 0
[07/05 14:20:29     79s]     RC-Corner Temperature : 25 Celsius
[07/05 14:20:29     79s]     RC-Corner Cap Table   : ''
[07/05 14:20:29     79s]     RC-Corner PreRoute Res Factor         : 1
[07/05 14:20:29     79s]     RC-Corner PreRoute Cap Factor         : 1
[07/05 14:20:29     79s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/05 14:20:29     79s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/05 14:20:29     79s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/05 14:20:29     79s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/05 14:20:29     79s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/05 14:20:29     79s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/05 14:20:29     79s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/05 14:20:29     79s] LayerId::1 widthSet size::1
[07/05 14:20:29     79s] LayerId::2 widthSet size::1
[07/05 14:20:29     79s] LayerId::3 widthSet size::1
[07/05 14:20:29     79s] LayerId::4 widthSet size::1
[07/05 14:20:29     79s] LayerId::5 widthSet size::1
[07/05 14:20:29     79s] LayerId::6 widthSet size::1
[07/05 14:20:29     79s] LayerId::7 widthSet size::1
[07/05 14:20:29     79s] Updating RC grid for preRoute extraction ...
[07/05 14:20:29     79s] Initializing multi-corner resistance tables ...
[07/05 14:20:29     79s] **Info: Trial Route has Max Route Layer 15/7.
[07/05 14:20:29     79s] {RT default_rc_corner 0 7 7 {6 0} 1}
[07/05 14:20:29     79s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[07/05 14:20:29     79s] *Info: initialize multi-corner CTS.
[07/05 14:20:29     80s] Ending "SetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=782.2M, current mem=782.2M)
[07/05 14:20:30     80s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[07/05 14:20:30     80s] Current (total cpu=0:01:20, real=0:02:20, peak res=1071.0M, current mem=962.8M)
[07/05 14:20:30     80s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[07/05 14:20:30     80s] 
[07/05 14:20:30     80s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[07/05 14:20:30     80s] 
[07/05 14:20:30     80s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[07/05 14:20:30     80s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1016.3M, current mem=1016.3M)
[07/05 14:20:30     80s] Current (total cpu=0:01:21, real=0:02:20, peak res=1071.0M, current mem=1016.3M)
[07/05 14:20:30     80s] Reading timing constraints file '/ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc' ...
[07/05 14:20:30     80s] Current (total cpu=0:01:21, real=0:02:20, peak res=1071.0M, current mem=1016.3M)
[07/05 14:20:30     80s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 86).
[07/05 14:20:30     80s] 
[07/05 14:20:30     80s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc, Line 102).
[07/05 14:20:30     80s] 
[07/05 14:20:30     80s] INFO (CTE): Reading of timing constraints file /ictc/student_data/share/pd/data/user_setting/backup/constraints.sdc completed, with 2 WARNING
[07/05 14:20:30     80s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1016.7M, current mem=1016.7M)
[07/05 14:20:31     80s] Current (total cpu=0:01:21, real=0:02:21, peak res=1071.0M, current mem=1016.7M)
[07/05 14:20:31     80s] Creating Cell Server ...(0, 1, 1, 1)
[07/05 14:20:31     80s] Summary for sequential cells identification: 
[07/05 14:20:31     80s]   Identified SBFF number: 3
[07/05 14:20:31     80s]   Identified MBFF number: 0
[07/05 14:20:31     80s]   Identified SB Latch number: 0
[07/05 14:20:31     80s]   Identified MB Latch number: 0
[07/05 14:20:31     80s]   Not identified SBFF number: 0
[07/05 14:20:31     80s]   Not identified MBFF number: 0
[07/05 14:20:31     80s]   Not identified SB Latch number: 0
[07/05 14:20:31     80s]   Not identified MB Latch number: 0
[07/05 14:20:31     80s]   Number of sequential cells which are not FFs: 7
[07/05 14:20:31     80s] Total number of combinational cells: 62
[07/05 14:20:31     80s] Total number of sequential cells: 10
[07/05 14:20:31     80s] Total number of tristate cells: 6
[07/05 14:20:31     80s] Total number of level shifter cells: 0
[07/05 14:20:31     80s] Total number of power gating cells: 0
[07/05 14:20:31     80s] Total number of isolation cells: 0
[07/05 14:20:31     80s] Total number of power switch cells: 0
[07/05 14:20:31     80s] Total number of pulse generator cells: 0
[07/05 14:20:31     80s] Total number of always on buffers: 0
[07/05 14:20:31     80s] Total number of retention cells: 0
[07/05 14:20:31     80s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[07/05 14:20:31     80s] Total number of usable buffers: 5
[07/05 14:20:31     80s] List of unusable buffers:
[07/05 14:20:31     80s] Total number of unusable buffers: 0
[07/05 14:20:31     80s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[07/05 14:20:31     80s] Total number of usable inverters: 5
[07/05 14:20:32     80s] List of unusable inverters:
[07/05 14:20:32     80s] Total number of unusable inverters: 0
[07/05 14:20:32     80s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[07/05 14:20:32     80s] Total number of identified usable delay cells: 3
[07/05 14:20:32     80s] List of identified unusable delay cells:
[07/05 14:20:32     80s] Total number of identified unusable delay cells: 0
[07/05 14:20:32     81s] Creating Cell Server, finished. 
[07/05 14:20:32     81s] 
[07/05 14:20:32     81s] Deleting Cell Server ...
[07/05 14:20:32     81s] Ending "Cell type marking" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1018.7M, current mem=1018.7M)
[07/05 14:20:33     81s] Creating Cell Server ...(0, 0, 0, 0)
[07/05 14:20:33     81s] Summary for sequential cells identification: 
[07/05 14:20:33     81s]   Identified SBFF number: 3
[07/05 14:20:33     81s]   Identified MBFF number: 0
[07/05 14:20:33     81s]   Identified SB Latch number: 0
[07/05 14:20:33     81s]   Identified MB Latch number: 0
[07/05 14:20:33     81s]   Not identified SBFF number: 0
[07/05 14:20:33     81s]   Not identified MBFF number: 0
[07/05 14:20:33     81s]   Not identified SB Latch number: 0
[07/05 14:20:33     81s]   Not identified MB Latch number: 0
[07/05 14:20:33     81s]   Number of sequential cells which are not FFs: 7
[07/05 14:20:33     81s]  Visiting view : func_view_wc
[07/05 14:20:33     81s]    : PowerDomain = none : Weighted F : unweighted  = 37.70 (1.000) with rcCorner = 0
[07/05 14:20:33     81s]    : PowerDomain = none : Weighted F : unweighted  = 33.20 (1.000) with rcCorner = -1
[07/05 14:20:33     81s]  Visiting view : func_view_bc
[07/05 14:20:33     81s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 0
[07/05 14:20:33     81s]    : PowerDomain = none : Weighted F : unweighted  = 16.20 (1.000) with rcCorner = -1
[07/05 14:20:33     81s]  Setting StdDelay to 37.70
[07/05 14:20:33     81s] Creating Cell Server, finished. 
[07/05 14:20:33     81s] 
[07/05 14:20:33     81s] 
[07/05 14:20:33     81s] *** Summary of all messages that are not suppressed in this session:
[07/05 14:20:33     81s] Severity  ID               Count  Summary                                  
[07/05 14:20:33     81s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[07/05 14:20:33     81s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[07/05 14:20:33     81s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/05 14:20:33     81s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/05 14:20:33     81s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[07/05 14:20:33     81s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[07/05 14:20:33     81s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[07/05 14:20:33     81s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[07/05 14:20:33     81s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[07/05 14:20:33     81s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[07/05 14:20:33     81s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[07/05 14:20:33     81s] WARNING   TCLCMD-1535          4  set_input_delay command specified withou...
[07/05 14:20:33     81s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[07/05 14:20:33     81s] *** Message Summary: 497 warning(s), 0 error(s)
[07/05 14:20:33     81s] 
[07/05 14:20:33     81s] <CMD> saveDesign SAVED/00_init_design_init.invs
[07/05 14:20:33     81s] #% Begin save design ... (date=07/05 14:20:33, mem=1019.5M)
[07/05 14:20:33     81s] % Begin Save ccopt configuration ... (date=07/05 14:20:33, mem=1022.5M)
[07/05 14:20:33     81s] % End Save ccopt configuration ... (date=07/05 14:20:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1024.4M, current mem=1024.4M)
[07/05 14:20:33     81s] % Begin Save netlist data ... (date=07/05 14:20:33, mem=1024.4M)
[07/05 14:20:33     81s] Writing Binary DB to SAVED/00_init_design_init.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[07/05 14:20:34     81s] % End Save netlist data ... (date=07/05 14:20:34, total cpu=0:00:00.4, real=0:00:01.0, peak res=1109.6M, current mem=1027.3M)
[07/05 14:20:34     81s] Saving symbol-table file in separate thread ...
[07/05 14:20:34     82s] Saving congestion map file in separate thread ...
[07/05 14:20:34     82s] Saving congestion map file SAVED/00_init_design_init.invs.dat/croc_chip.route.congmap.gz ...
[07/05 14:20:34     82s] % Begin Save AAE data ... (date=07/05 14:20:34, mem=1029.0M)
[07/05 14:20:34     82s] Saving AAE Data ...
[07/05 14:20:34     82s] % End Save AAE data ... (date=07/05 14:20:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1029.0M, current mem=1029.0M)
[07/05 14:20:34     82s] Saving preference file SAVED/00_init_design_init.invs.dat/gui.pref.tcl ...
[07/05 14:20:34     82s] Saving mode setting ...
[07/05 14:20:34     82s] Saving global file ...
[07/05 14:20:35     82s] Saving Drc markers ...
[07/05 14:20:35     82s] ... No Drc file written since there is no markers found.
[07/05 14:20:35     82s] Saving special route data file in separate thread ...
[07/05 14:20:35     82s] Saving PG Conn data in separate thread ...
[07/05 14:20:35     82s] Saving placement file in separate thread ...
[07/05 14:20:35     82s] Saving route file in separate thread ...
[07/05 14:20:35     82s] Saving property file in separate thread ...
[07/05 14:20:35     82s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/05 14:20:35     82s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] Saving property file SAVED/00_init_design_init.invs.dat/croc_chip.prop
[07/05 14:20:35     82s] Save Adaptive View Pruning View Names to Binary file
[07/05 14:20:35     82s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1474.5M) ***
[07/05 14:20:35     82s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1474.5M) ***
[07/05 14:20:35     82s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1474.5M) ***
[07/05 14:20:35     82s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:20:35     82s] % Begin Save power constraints data ... (date=07/05 14:20:35, mem=1036.2M)
[07/05 14:20:35     82s] % End Save power constraints data ... (date=07/05 14:20:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1036.6M, current mem=1036.6M)
[07/05 14:20:44     88s] Generated self-contained design 00_init_design_init.invs.dat
[07/05 14:20:44     88s] #% End save design ... (date=07/05 14:20:44, total cpu=0:00:07.2, real=0:00:11.0, peak res=1109.6M, current mem=1039.7M)
[07/05 14:20:44     88s] *** Message Summary: 0 warning(s), 0 error(s)
[07/05 14:20:44     88s] 
[07/05 14:20:44     88s] <CMD> check_library -all_lib_cell -place > rpt/00_init_design/check_library.rpt
[07/05 14:20:44     88s] ** NOTE: Created directory path 'rpt/00_init_design' for file 'rpt/00_init_design/check_library.rpt'.
[07/05 14:20:44     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1452.8M
[07/05 14:20:44     88s] # Building croc_chip llgBox search-tree.
[07/05 14:20:44     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1461.8M
[07/05 14:20:44     88s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1461.8M
[07/05 14:20:44     88s] Core basic site is CoreSite
[07/05 14:20:44     88s] Use non-trimmed site array because memory saving is not enough.
[07/05 14:20:44     88s] SiteArray: non-trimmed site array dimensions = 338 x 2666
[07/05 14:20:44     88s] SiteArray: use 3,809,280 bytes
[07/05 14:20:44     88s] SiteArray: current memory after site array memory allocation 1466.4M
[07/05 14:20:44     88s] SiteArray: FP blocked sites are writable
[07/05 14:20:44     88s] Estimated cell power/ground rail width = 0.472 um
[07/05 14:20:44     88s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/05 14:20:44     88s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1466.4M
[07/05 14:20:44     88s] Process 0 wires and vias for routing blockage analysis
[07/05 14:20:44     88s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.026, REAL:0.031, MEM:1466.4M
[07/05 14:20:44     88s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.232, REAL:0.235, MEM:1466.4M
[07/05 14:20:44     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.251, REAL:0.270, MEM:1466.4M
[07/05 14:20:45     88s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1466.4MB).
[07/05 14:20:45     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.359, REAL:0.411, MEM:1466.4M
[07/05 14:20:45     88s] *info: running library checker ... with 24 cpus
[07/05 14:20:45     89s] 
[07/05 14:20:45     89s] 
[07/05 14:20:45     89s] *info: total 79 cells checked.
[07/05 14:20:45     89s] [check_library] saving report file "check_library.rpt" ... 
[07/05 14:20:45     89s] [check_library] saving pin-access report file "check_library.rpt.pa" ... 
[07/05 14:20:45     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1468.4M
[07/05 14:20:45     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.007, MEM:1468.4M
[07/05 14:20:45     89s] All LLGs are deleted
[07/05 14:20:45     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1468.4M
[07/05 14:20:45     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.011, MEM:1468.4M
[07/05 14:20:45     89s] [CPU] check_library (cpu=0:00:00.5, real=0:00:01.0, mem=1468.4MB) @(0:01:29 - 0:01:29).
[07/05 14:20:45     89s] <CMD> deleteRow -all
[07/05 14:20:45     89s] <CMD> initCoreRow
[07/05 14:20:45     89s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/05 14:20:45     89s] Type 'man IMPFP-3961' for more detail.
[07/05 14:20:45     89s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/05 14:20:45     89s] Type 'man IMPFP-3961' for more detail.
[07/05 14:20:45     89s] <CMD> cutRow
[07/05 14:20:45     89s] <CMD> add_tracks -offset {Metal1 vert 0 Metal2 horiz 0 Metal3 vert 0 Metal4 horiz 0 Metal5 vert 0 TopMetal1 horiz 0 TopMetal2 vert 0}
[07/05 14:20:45     89s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/05 14:20:45     89s] <CMD> checkFPlan -reportUtil > rpt/00_init_design/check_library.rpt
[07/05 14:20:45     89s] Checking routing tracks.....
[07/05 14:20:45     89s] Checking other grids.....
[07/05 14:20:45     89s] Checking FINFET Grid is on Manufacture Grid.....
[07/05 14:20:45     89s] Checking core/die box is on Grid.....
[07/05 14:20:45     89s] **WARN: (IMPFP-7236):	DIE's corner: (1640.0000000000 , 1640.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[07/05 14:20:45     89s] **WARN: (IMPFP-7238):	CORE's corner: (1460.0000000000 , 1457.8200000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[07/05 14:20:45     89s] Checking snap rule ......
[07/05 14:20:45     89s] Checking Row is on grid......
[07/05 14:20:45     89s] Checking AreaIO row.....
[07/05 14:20:45     89s] Checking row out of die ...
[07/05 14:20:45     89s] Checking routing blockage.....
[07/05 14:20:46     89s] Checking components.....
[07/05 14:20:46     89s] Checking IO Pads out of die...
[07/05 14:20:46     89s] Checking constraints (guide/region/fence).....
[07/05 14:20:46     89s] Checking groups.....
[07/05 14:20:46     89s] 
[07/05 14:20:46     89s] Checking Preroutes.....
[07/05 14:20:46     89s] No. of regular pre-routes not on tracks : 0 
[07/05 14:20:46     89s] 
[07/05 14:20:46     89s] Reporting Utilizations.....
[07/05 14:20:46     89s] 
[07/05 14:20:46     89s] Core utilization  = 46.504574
[07/05 14:20:46     89s] Effective Utilizations
[07/05 14:20:46     89s] Extracting standard cell pins and blockage ...... 
[07/05 14:20:46     89s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[07/05 14:20:46     89s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[07/05 14:20:46     89s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 650 out of 650 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[07/05 14:20:46     89s] Type 'man IMPTR-2108' for more detail.
[07/05 14:20:46     89s]  As a result, your trialRoute congestion could be incorrect.
[07/05 14:20:46     89s] Pin and blockage extraction finished
[07/05 14:20:46     89s] Extracting macro/IO cell pins and blockage ...... 
[07/05 14:20:46     89s] Pin and blockage extraction finished
[07/05 14:20:46     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1468.4M
[07/05 14:20:46     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1468.4M
[07/05 14:20:46     89s] Core basic site is CoreSite
[07/05 14:20:46     89s] Fast DP-INIT is on for default
[07/05 14:20:46     89s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/05 14:20:46     89s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.123, REAL:0.102, MEM:1468.4M
[07/05 14:20:46     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.138, REAL:0.129, MEM:1468.4M
[07/05 14:20:46     89s] Average module density = 0.465.
[07/05 14:20:46     89s] Density for the design = 0.465.
[07/05 14:20:46     89s]        = (stdcell_area 316449 sites (574165 um^2) + block_area 102712 sites (186361 um^2)) / alloc_area 901108 sites (1634970 um^2).
[07/05 14:20:46     89s] Pin Density = 0.1449.
[07/05 14:20:46     89s]             = total # of pins 130541 / total area 901108.
[07/05 14:20:46     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1468.4M
[07/05 14:20:46     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1468.4M
[07/05 14:20:46     89s] 
[07/05 14:20:46     89s] *** Summary of all messages that are not suppressed in this session:
[07/05 14:20:46     89s] Severity  ID               Count  Summary                                  
[07/05 14:20:46     89s] WARNING   IMPFP-7238           1  CORE's corner: %s is NOT on %s,  Please ...
[07/05 14:20:46     89s] WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
[07/05 14:20:47     89s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[07/05 14:20:47     89s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[07/05 14:20:47     89s] *** Message Summary: 4 warning(s), 0 error(s)
[07/05 14:20:47     89s] 
[07/05 14:20:47     89s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[1].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 202.06}
[07/05 14:20:47     89s] <CMD> placeInstance {i_croc_soc/i_croc/gen_sram_bank[0].i_sram/gen_512x32xBx1.i_cut} -fixed {620.07 335.84}
[07/05 14:20:47     89s] <CMD> checkDesign -all > rpt/00_init_design/check_design.rpt
[07/05 14:20:47     89s] Creating directory checkDesign.
[07/05 14:20:47     89s] **WARN: (IMPREPO-205):	There are 1 Cells with missing PG PIN.
[07/05 14:20:47     89s] **WARN: (IMPREPO-207):	There are 1 Cells dimensions not multiple integer of site.
[07/05 14:20:47     89s] **WARN: (IMPREPO-210):	There are 30 Cells PG Pins with missing geometry.
[07/05 14:20:47     89s] OPERPROF: Starting checkPlace at level 1, MEM:1468.4M
[07/05 14:20:47     89s] All LLGs are deleted
[07/05 14:20:47     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1468.4M
[07/05 14:20:48     89s] Core basic site is CoreSite
[07/05 14:20:48     89s] SiteArray: non-trimmed site array dimensions = 338 x 2666
[07/05 14:20:48     89s] SiteArray: use 3,809,280 bytes
[07/05 14:20:48     89s] SiteArray: current memory after site array memory allocation 1468.4M
[07/05 14:20:48     89s] SiteArray: FP blocked sites are writable
[07/05 14:20:48     89s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/05 14:20:48     89s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1468.4M
[07/05 14:20:48     89s] Process 0 wires and vias for routing blockage analysis
[07/05 14:20:48     89s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.028, REAL:0.027, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.105, REAL:0.118, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.113, REAL:0.135, MEM:1468.4M
[07/05 14:20:48     89s] Begin checking placement ... (start mem=1468.4M, init mem=1468.4M)
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] Running CheckPlace using 24 threads!...
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] ...checkPlace MT is done!
[07/05 14:20:48     89s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.005, REAL:0.009, MEM:1468.4M
[07/05 14:20:48     89s] *info: Recommended don't use cell = 0           
[07/05 14:20:48     89s] *info: Placed = 2              (Fixed = 2)
[07/05 14:20:48     89s] *info: Unplaced = 34132       
[07/05 14:20:48     89s] Placement Density:40.64%(574165/1412850)
[07/05 14:20:48     89s] Placement Density (including fixed std cells):40.64%(574165/1412850)
[07/05 14:20:48     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1468.4M
[07/05 14:20:48     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:1468.4M
[07/05 14:20:48     89s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1468.4M)
[07/05 14:20:48     89s] OPERPROF: Finished checkPlace at level 1, CPU:0.226, REAL:0.565, MEM:1468.4M
[07/05 14:20:48     89s] ############################################################################
[07/05 14:20:48     89s] # Innovus Netlist Design Rule Check
[07/05 14:20:48     89s] # Sat Jul  5 14:20:48 2025

[07/05 14:20:48     89s] ############################################################################
[07/05 14:20:48     89s] Design: croc_chip
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] ------ Design Summary:
[07/05 14:20:48     89s] Total Standard Cell Number   (cells) : 34132
[07/05 14:20:48     89s] Total Block Cell Number      (cells) : 2
[07/05 14:20:48     89s] Total I/O Pad Cell Number    (cells) : 64
[07/05 14:20:48     89s] Total Standard Cell Area     ( um^2) : 574165.07
[07/05 14:20:48     89s] Total Block Cell Area        ( um^2) : 186361.07
[07/05 14:20:48     89s] Total I/O Pad Cell Area      ( um^2) : 921600.00
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] ------ Design Statistics:
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] Number of Instances            : 34198
[07/05 14:20:48     89s] Number of Non-uniquified Insts : 34197
[07/05 14:20:48     89s] Number of Nets                 : 40173
[07/05 14:20:48     89s] Average number of Pins per Net : 3.25
[07/05 14:20:48     89s] Maximum number of Pins in Net  : 5002
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] ------ I/O Port summary
[07/05 14:20:48     89s] 
[07/05 14:20:48     89s] Number of Primary I/O Ports    : 48
[07/05 14:20:49     89s] Number of Input Ports          : 9
[07/05 14:20:49     89s] Number of Output Ports         : 7
[07/05 14:20:49     89s] Number of Bidirectional Ports  : 32
[07/05 14:20:49     89s] Number of Power/Ground Ports   : 0
[07/05 14:20:49     89s] Number of Floating Ports                     *: 0
[07/05 14:20:49     89s] Number of Ports Connected to Multiple Pads   *: 0
[07/05 14:20:49     89s] Number of Ports Connected to Core Instances   : 0
[07/05 14:20:49     89s] 
[07/05 14:20:49     89s] ------ Design Rule Checking:
[07/05 14:20:49     89s] 
[07/05 14:20:49     89s] Number of Output Pins connect to Power/Ground *: 0
[07/05 14:20:49     89s] Number of Insts with Input Pins tied together ?: 100
[07/05 14:20:49     89s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[07/05 14:20:49     89s] Number of Input/InOut Floating Pins            : 0
[07/05 14:20:49     89s] Number of Output Floating Pins                 : 0
[07/05 14:20:49     89s] Number of Output Term Marked TieHi/Lo         *: 0
[07/05 14:20:49     89s] 
[07/05 14:20:49     89s] **WARN: (IMPREPO-216):	There are 100 Instances with input pins tied together.
[07/05 14:20:49     89s] Number of nets with tri-state drivers          : 32
[07/05 14:20:49     89s] Number of nets with parallel drivers           : 0
[07/05 14:20:49     89s] Number of nets with multiple drivers           : 0
[07/05 14:20:49     89s] Number of nets with no driver (No FanIn)       : 0
[07/05 14:20:50     89s] Number of Output Floating nets (No FanOut)     : 5291
[07/05 14:20:50     89s] Number of High Fanout nets (>50)               : 10
[07/05 14:20:50     89s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[07/05 14:20:50     90s] Checking for any assigns in the netlist...
[07/05 14:20:50     90s] Assigns in module cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
[07/05 14:20:50     90s]   csr_pmp_cfg_o_0_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_1_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_2_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_3_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_4_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_5_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_6_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_7_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_8_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_9_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_10_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_11_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_12_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_13_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_14_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_15_ _3288_
[07/05 14:20:50     90s]   csr_pmp_cfg_o_16_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_17_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_18_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_19_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_20_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_21_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_22_ _3288_
[07/05 14:20:51     90s]   csr_pmp_cfg_o_23_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_0_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_1_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_2_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_3_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_4_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_5_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_6_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_7_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_8_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_9_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_10_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_11_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_12_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_13_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_14_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_15_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_16_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_17_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_18_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_19_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_20_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_21_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_22_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_23_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_24_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_25_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_26_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_27_ _3288_
[07/05 14:20:51     90s]   csr_pmp_addr_o_28_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_29_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_30_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_31_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_32_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_33_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_34_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_35_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_36_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_37_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_38_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_39_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_40_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_41_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_42_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_43_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_44_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_45_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_46_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_47_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_48_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_49_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_50_ _3288_
[07/05 14:20:52     90s]   csr_pmp_addr_o_51_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_52_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_53_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_54_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_55_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_56_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_57_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_58_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_59_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_60_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_61_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_62_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_63_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_64_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_65_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_66_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_67_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_68_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_69_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_70_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_71_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_72_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_73_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_74_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_75_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_76_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_77_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_78_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_79_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_80_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_81_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_82_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_83_ _3288_
[07/05 14:20:53     90s]   csr_pmp_addr_o_84_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_85_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_86_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_87_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_88_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_89_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_90_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_91_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_92_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_93_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_94_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_95_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_96_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_97_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_98_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_99_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_100_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_101_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_102_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_103_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_104_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_105_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_106_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_107_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_108_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_109_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_110_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_111_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_112_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_113_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_114_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_115_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_116_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_117_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_118_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_119_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_120_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_121_ _3288_
[07/05 14:20:54     90s]   csr_pmp_addr_o_122_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_123_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_124_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_125_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_126_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_127_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_128_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_129_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_130_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_131_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_132_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_133_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_134_ _3288_
[07/05 14:20:55     90s]   csr_pmp_addr_o_135_ _3288_
[07/05 14:20:55     90s]   csr_pmp_mseccfg_o_0_ _3288_
[07/05 14:20:55     90s]   csr_pmp_mseccfg_o_1_ _3288_
[07/05 14:20:55     90s]   csr_pmp_mseccfg_o_2_ _3288_
[07/05 14:20:55     90s] Assigns in module core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
[07/05 14:20:55     90s]   data_addr_o_0_ _4950_
[07/05 14:20:55     90s]   data_addr_o_1_ _4950_
[07/05 14:20:55     90s]   instr_addr_o_0_ _4950_
[07/05 14:20:55     90s]   instr_addr_o_1_ _4950_
[07/05 14:20:55     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[07/05 14:20:55     90s]   reg_q_1_ serial_o
[07/05 14:20:55     90s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[07/05 14:20:55     90s]   data_o_1_ async_data_i_1_
[07/05 14:20:55     90s]   data_o_0_ async_data_i_0_
[07/05 14:20:55     90s]   ack_dst_q async_ack_o
[07/05 14:20:55     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[07/05 14:20:55     90s]   reg_q_1_ serial_o
[07/05 14:20:55     90s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[07/05 14:20:55     90s]   req_src_q async_req_o
[07/05 14:20:55     90s]   data_src_q_1_ async_data_o_1_
[07/05 14:20:55     90s]   data_src_q_0_ async_data_o_0_
[07/05 14:20:55     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[07/05 14:20:55     90s]   reg_q_1_ serial_o
[07/05 14:20:55     90s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[07/05 14:20:55     90s]   ack_dst_q async_ack_o
[07/05 14:20:55     90s]   data_o_0_ async_data_i_0_
[07/05 14:20:55     90s]   data_o_1_ async_data_i_1_
[07/05 14:20:55     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[07/05 14:20:55     90s]   reg_q_1_ serial_o
[07/05 14:20:55     90s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[07/05 14:20:55     90s]   req_src_q async_req_o
[07/05 14:20:56     90s]   data_src_q_1_ async_data_o_1_
[07/05 14:20:56     90s]   data_src_q_0_ async_data_o_0_
[07/05 14:20:56     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
[07/05 14:20:56     90s]   reg_q_2_ serial_o
[07/05 14:20:56     90s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
[07/05 14:20:56     90s]   data_dst_q_9_ data_o_9_
[07/05 14:20:56     90s]   data_dst_q_8_ data_o_8_
[07/05 14:20:56     90s]   data_dst_q_7_ data_o_7_
[07/05 14:20:56     90s]   data_dst_q_6_ data_o_6_
[07/05 14:20:56     90s]   data_dst_q_5_ data_o_5_
[07/05 14:20:56     90s]   data_dst_q_4_ data_o_4_
[07/05 14:20:56     90s]   data_dst_q_40_ data_o_40_
[07/05 14:20:56     90s]   data_dst_q_3_ data_o_3_
[07/05 14:20:56     90s]   data_dst_q_39_ data_o_39_
[07/05 14:20:56     90s]   data_dst_q_38_ data_o_38_
[07/05 14:20:56     90s]   data_dst_q_37_ data_o_37_
[07/05 14:20:56     90s]   data_dst_q_36_ data_o_36_
[07/05 14:20:56     90s]   data_dst_q_35_ data_o_35_
[07/05 14:20:56     90s]   data_dst_q_34_ data_o_34_
[07/05 14:20:56     90s]   data_dst_q_33_ data_o_33_
[07/05 14:20:56     90s]   data_dst_q_32_ data_o_32_
[07/05 14:20:56     90s]   data_dst_q_31_ data_o_31_
[07/05 14:20:56     90s]   data_dst_q_30_ data_o_30_
[07/05 14:20:56     90s]   data_dst_q_2_ data_o_2_
[07/05 14:20:56     90s]   data_dst_q_29_ data_o_29_
[07/05 14:20:56     90s]   data_dst_q_28_ data_o_28_
[07/05 14:20:56     90s]   data_dst_q_27_ data_o_27_
[07/05 14:20:56     90s]   data_dst_q_26_ data_o_26_
[07/05 14:20:56     90s]   data_dst_q_25_ data_o_25_
[07/05 14:20:56     90s]   data_dst_q_24_ data_o_24_
[07/05 14:20:56     90s]   data_dst_q_23_ data_o_23_
[07/05 14:20:56     90s]   data_dst_q_22_ data_o_22_
[07/05 14:20:56     90s]   data_dst_q_21_ data_o_21_
[07/05 14:20:56     90s]   data_dst_q_20_ data_o_20_
[07/05 14:20:56     90s]   data_dst_q_1_ data_o_1_
[07/05 14:20:56     90s]   data_dst_q_19_ data_o_19_
[07/05 14:20:56     90s]   data_dst_q_18_ data_o_18_
[07/05 14:20:56     90s]   data_dst_q_17_ data_o_17_
[07/05 14:20:56     90s]   data_dst_q_16_ data_o_16_
[07/05 14:20:56     90s]   data_dst_q_15_ data_o_15_
[07/05 14:20:56     90s]   data_dst_q_14_ data_o_14_
[07/05 14:20:56     90s]   data_dst_q_13_ data_o_13_
[07/05 14:20:56     90s]   data_dst_q_12_ data_o_12_
[07/05 14:20:56     90s]   data_dst_q_11_ data_o_11_
[07/05 14:20:56     90s]   data_dst_q_10_ data_o_10_
[07/05 14:20:56     90s]   data_dst_q_0_ data_o_0_
[07/05 14:20:56     90s]   ack_dst_q async_ack_o
[07/05 14:20:56     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
[07/05 14:20:56     90s]   reg_q_2_ serial_o
[07/05 14:20:56     90s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
[07/05 14:20:56     90s]   req_src_q async_req_o
[07/05 14:20:57     90s]   data_src_q_9_ async_data_o_9_
[07/05 14:20:57     90s]   data_src_q_8_ async_data_o_8_
[07/05 14:20:57     90s]   data_src_q_7_ async_data_o_7_
[07/05 14:20:57     90s]   data_src_q_6_ async_data_o_6_
[07/05 14:20:57     90s]   data_src_q_5_ async_data_o_5_
[07/05 14:20:57     90s]   data_src_q_4_ async_data_o_4_
[07/05 14:20:57     90s]   data_src_q_40_ async_data_o_40_
[07/05 14:20:57     90s]   data_src_q_3_ async_data_o_3_
[07/05 14:20:57     90s]   data_src_q_39_ async_data_o_39_
[07/05 14:20:57     90s]   data_src_q_38_ async_data_o_38_
[07/05 14:20:57     90s]   data_src_q_37_ async_data_o_37_
[07/05 14:20:57     90s]   data_src_q_36_ async_data_o_36_
[07/05 14:20:57     90s]   data_src_q_35_ async_data_o_35_
[07/05 14:20:57     90s]   data_src_q_34_ async_data_o_34_
[07/05 14:20:57     90s]   data_src_q_33_ async_data_o_33_
[07/05 14:20:57     90s]   data_src_q_32_ async_data_o_32_
[07/05 14:20:57     90s]   data_src_q_31_ async_data_o_31_
[07/05 14:20:57     90s]   data_src_q_30_ async_data_o_30_
[07/05 14:20:57     90s]   data_src_q_2_ async_data_o_2_
[07/05 14:20:57     90s]   data_src_q_29_ async_data_o_29_
[07/05 14:20:57     90s]   data_src_q_28_ async_data_o_28_
[07/05 14:20:57     90s]   data_src_q_27_ async_data_o_27_
[07/05 14:20:57     90s]   data_src_q_26_ async_data_o_26_
[07/05 14:20:57     90s]   data_src_q_25_ async_data_o_25_
[07/05 14:20:57     90s]   data_src_q_24_ async_data_o_24_
[07/05 14:20:57     90s]   data_src_q_23_ async_data_o_23_
[07/05 14:20:57     90s]   data_src_q_22_ async_data_o_22_
[07/05 14:20:57     90s]   data_src_q_21_ async_data_o_21_
[07/05 14:20:57     90s]   data_src_q_20_ async_data_o_20_
[07/05 14:20:57     90s]   data_src_q_1_ async_data_o_1_
[07/05 14:20:57     90s]   data_src_q_19_ async_data_o_19_
[07/05 14:20:57     90s]   data_src_q_18_ async_data_o_18_
[07/05 14:20:57     90s]   data_src_q_17_ async_data_o_17_
[07/05 14:20:57     90s]   data_src_q_16_ async_data_o_16_
[07/05 14:20:57     90s]   data_src_q_15_ async_data_o_15_
[07/05 14:20:57     90s]   data_src_q_14_ async_data_o_14_
[07/05 14:20:57     90s]   data_src_q_13_ async_data_o_13_
[07/05 14:20:58     90s]   data_src_q_12_ async_data_o_12_
[07/05 14:20:58     90s]   data_src_q_11_ async_data_o_11_
[07/05 14:20:58     90s]   data_src_q_10_ async_data_o_10_
[07/05 14:20:58     90s]   data_src_q_0_ async_data_o_0_
[07/05 14:20:58     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
[07/05 14:20:58     90s]   reg_q_1_ serial_o
[07/05 14:20:58     90s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
[07/05 14:20:58     90s]   data_o_1_ async_data_i_1_
[07/05 14:20:58     90s]   data_o_0_ async_data_i_0_
[07/05 14:20:58     90s]   ack_dst_q async_ack_o
[07/05 14:20:58     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
[07/05 14:20:58     90s]   reg_q_1_ serial_o
[07/05 14:20:58     90s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
[07/05 14:20:58     90s]   req_src_q async_req_o
[07/05 14:20:58     90s]   data_src_q_1_ async_data_o_1_
[07/05 14:20:58     90s]   data_src_q_0_ async_data_o_0_
[07/05 14:20:58     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
[07/05 14:20:58     90s]   reg_q_1_ serial_o
[07/05 14:20:58     90s] Assigns in module cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
[07/05 14:20:58     90s]   data_o_1_ async_data_i_1_
[07/05 14:20:58     90s]   data_o_0_ async_data_i_0_
[07/05 14:20:58     90s]   ack_dst_q async_ack_o
[07/05 14:20:58     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
[07/05 14:20:58     90s]   reg_q_1_ serial_o
[07/05 14:20:58     90s] Assigns in module cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
[07/05 14:20:58     90s]   req_src_q async_req_o
[07/05 14:20:58     90s]   data_src_q_1_ async_data_o_1_
[07/05 14:20:58     90s]   data_src_q_0_ async_data_o_0_
[07/05 14:20:58     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
[07/05 14:20:58     90s]   reg_q_2_ serial_o
[07/05 14:20:58     90s] Assigns in module cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
[07/05 14:20:58     90s]   data_dst_q_9_ data_o_9_
[07/05 14:20:58     90s]   data_dst_q_8_ data_o_8_
[07/05 14:20:58     90s]   data_dst_q_7_ data_o_7_
[07/05 14:20:58     90s]   data_dst_q_6_ data_o_6_
[07/05 14:20:58     90s]   data_dst_q_5_ data_o_5_
[07/05 14:20:58     90s]   data_dst_q_4_ data_o_4_
[07/05 14:20:58     90s]   data_dst_q_3_ data_o_3_
[07/05 14:20:58     90s]   data_dst_q_33_ data_o_33_
[07/05 14:20:58     90s]   data_dst_q_32_ data_o_32_
[07/05 14:20:58     90s]   data_dst_q_31_ data_o_31_
[07/05 14:20:58     90s]   data_dst_q_30_ data_o_30_
[07/05 14:20:58     90s]   data_dst_q_2_ data_o_2_
[07/05 14:20:58     90s]   data_dst_q_29_ data_o_29_
[07/05 14:20:58     90s]   data_dst_q_28_ data_o_28_
[07/05 14:20:58     90s]   data_dst_q_27_ data_o_27_
[07/05 14:20:58     90s]   data_dst_q_26_ data_o_26_
[07/05 14:20:58     90s]   data_dst_q_25_ data_o_25_
[07/05 14:20:58     90s]   data_dst_q_24_ data_o_24_
[07/05 14:20:58     90s]   data_dst_q_23_ data_o_23_
[07/05 14:20:58     90s]   data_dst_q_22_ data_o_22_
[07/05 14:20:58     90s]   data_dst_q_21_ data_o_21_
[07/05 14:20:58     90s]   data_dst_q_20_ data_o_20_
[07/05 14:20:58     90s]   data_dst_q_1_ data_o_1_
[07/05 14:20:58     90s]   data_dst_q_19_ data_o_19_
[07/05 14:20:58     90s]   data_dst_q_18_ data_o_18_
[07/05 14:20:58     90s]   data_dst_q_17_ data_o_17_
[07/05 14:20:58     90s]   data_dst_q_16_ data_o_16_
[07/05 14:20:58     90s]   data_dst_q_15_ data_o_15_
[07/05 14:20:59     90s]   data_dst_q_14_ data_o_14_
[07/05 14:20:59     90s]   data_dst_q_13_ data_o_13_
[07/05 14:20:59     90s]   data_dst_q_12_ data_o_12_
[07/05 14:20:59     90s]   data_dst_q_11_ data_o_11_
[07/05 14:20:59     90s]   data_dst_q_10_ data_o_10_
[07/05 14:20:59     90s]   data_dst_q_0_ data_o_0_
[07/05 14:20:59     90s]   ack_dst_q async_ack_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
[07/05 14:20:59     90s]   reg_q_2_ serial_o
[07/05 14:20:59     90s] Assigns in module cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
[07/05 14:20:59     90s]   req_src_q async_req_o
[07/05 14:20:59     90s]   data_src_q_9_ async_data_o_9_
[07/05 14:20:59     90s]   data_src_q_8_ async_data_o_8_
[07/05 14:20:59     90s]   data_src_q_7_ async_data_o_7_
[07/05 14:20:59     90s]   data_src_q_6_ async_data_o_6_
[07/05 14:20:59     90s]   data_src_q_5_ async_data_o_5_
[07/05 14:20:59     90s]   data_src_q_4_ async_data_o_4_
[07/05 14:20:59     90s]   data_src_q_3_ async_data_o_3_
[07/05 14:20:59     90s]   data_src_q_33_ async_data_o_33_
[07/05 14:20:59     90s]   data_src_q_32_ async_data_o_32_
[07/05 14:20:59     90s]   data_src_q_31_ async_data_o_31_
[07/05 14:20:59     90s]   data_src_q_30_ async_data_o_30_
[07/05 14:20:59     90s]   data_src_q_2_ async_data_o_2_
[07/05 14:20:59     90s]   data_src_q_29_ async_data_o_29_
[07/05 14:20:59     90s]   data_src_q_28_ async_data_o_28_
[07/05 14:20:59     90s]   data_src_q_27_ async_data_o_27_
[07/05 14:20:59     90s]   data_src_q_26_ async_data_o_26_
[07/05 14:20:59     90s]   data_src_q_25_ async_data_o_25_
[07/05 14:20:59     90s]   data_src_q_24_ async_data_o_24_
[07/05 14:20:59     90s]   data_src_q_23_ async_data_o_23_
[07/05 14:20:59     90s]   data_src_q_22_ async_data_o_22_
[07/05 14:20:59     90s]   data_src_q_21_ async_data_o_21_
[07/05 14:20:59     90s]   data_src_q_20_ async_data_o_20_
[07/05 14:20:59     90s]   data_src_q_1_ async_data_o_1_
[07/05 14:20:59     90s]   data_src_q_19_ async_data_o_19_
[07/05 14:20:59     90s]   data_src_q_18_ async_data_o_18_
[07/05 14:20:59     90s]   data_src_q_17_ async_data_o_17_
[07/05 14:20:59     90s]   data_src_q_16_ async_data_o_16_
[07/05 14:20:59     90s]   data_src_q_15_ async_data_o_15_
[07/05 14:20:59     90s]   data_src_q_14_ async_data_o_14_
[07/05 14:20:59     90s]   data_src_q_13_ async_data_o_13_
[07/05 14:20:59     90s]   data_src_q_12_ async_data_o_12_
[07/05 14:20:59     90s]   data_src_q_11_ async_data_o_11_
[07/05 14:20:59     90s]   data_src_q_10_ async_data_o_10_
[07/05 14:20:59     90s]   data_src_q_0_ async_data_o_0_
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
[07/05 14:20:59     90s]   reg_q_1_ serial_o
[07/05 14:20:59     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
[07/05 14:21:00     90s]   reg_q_1_ serial_o
[07/05 14:21:00     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
[07/05 14:21:01     90s]   reg_q_1_ serial_o
[07/05 14:21:01     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
[07/05 14:21:01     90s]   reg_q_1_ serial_o
[07/05 14:21:01     90s] Assigns in module sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
[07/05 14:21:01     90s]   reg_q_1_ serial_o
[07/05 14:21:01     90s] Assigns in module gpio$croc_chip.i_croc_soc.i_croc.i_gpio
[07/05 14:21:01     90s]   obi_rsp_o_6_ _0946_
[07/05 14:21:01     90s]   obi_rsp_o_5_ _0946_
[07/05 14:21:01     90s]   obi_rsp_o_2_ _0946_
[07/05 14:21:01     90s]   obi_rsp_o_1_ obi_req_i_0_
[07/05 14:21:01     90s] Assigns in module soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
[07/05 14:21:01     90s]   reg_rsp_o_0_ _235_
[07/05 14:21:01     90s] Assigns in module timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
[07/05 14:21:01     90s]   r_opc_o _1470_
[07/05 14:21:01     90s]   gnt_o _1469_
[07/05 14:21:01     90s] Assigns in module reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
[07/05 14:21:01     90s]   reg_rsp_o_33_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_32_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_1_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_10_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_11_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_12_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_13_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_14_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_15_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_16_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_17_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_18_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_19_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_20_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_21_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_22_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_23_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_24_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_25_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_26_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_27_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_28_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_29_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_30_ _05969_
[07/05 14:21:01     90s]   reg_rsp_o_31_ _05969_
[07/05 14:21:01     90s] Assigns in module croc_domain$croc_chip.i_croc_soc.i_croc
[07/05 14:21:01     90s]   user_sbr_obi_req_o_73_ _3688_
[07/05 14:21:02     90s] Assigns in module sync$croc_chip.i_croc_soc.i_ext_intr_sync
[07/05 14:21:02     90s]   reg_q_1_ serial_o
[07/05 14:21:02     90s] Assigns in module user_domain$croc_chip.i_croc_soc.i_user
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_38_ _40_
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_34_ _40_
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_33_ _41_
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_37_ _41_
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_36_ _40_
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_32_ _40_
[07/05 14:21:02     90s]   user_sbr_obi_rsp_o_35_ _40_
[07/05 14:21:02     90s]   interrupts_o_0_ _41_
[07/05 14:21:02     90s]   interrupts_o_1_ _41_
[07/05 14:21:02     90s]   interrupts_o_2_ _41_
[07/05 14:21:02     90s]   interrupts_o_3_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_0_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_1_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_2_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_3_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_4_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_5_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_6_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_7_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_8_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_9_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_10_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_11_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_12_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_13_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_14_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_15_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_16_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_17_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_18_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_19_ _41_
[07/05 14:21:02     90s]   user_mgr_obi_req_o_20_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_21_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_22_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_23_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_24_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_25_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_26_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_27_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_28_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_29_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_30_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_31_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_32_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_33_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_34_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_35_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_36_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_37_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_38_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_39_ _41_
[07/05 14:21:03     90s]   user_mgr_obi_req_o_40_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_41_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_42_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_43_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_44_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_45_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_46_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_47_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_48_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_49_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_50_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_51_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_52_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_53_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_54_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_55_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_56_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_57_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_58_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_59_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_60_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_61_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_62_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_63_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_64_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_65_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_66_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_67_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_68_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_69_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_70_ _41_
[07/05 14:21:04     90s]   user_mgr_obi_req_o_71_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_2_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_3_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_7_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_8_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_9_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_10_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_11_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_12_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_13_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_14_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_15_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_16_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_17_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_18_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_19_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_20_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_21_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_22_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_23_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_24_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_25_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_26_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_27_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_28_ _41_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_29_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_30_ _40_
[07/05 14:21:04     90s]   user_sbr_obi_rsp_o_31_ _41_
[07/05 14:21:07     90s] Checking routing tracks.....
[07/05 14:21:07     90s] Checking other grids.....
[07/05 14:21:07     90s] Checking routing blockage.....
[07/05 14:21:07     90s] Checking components.....
[07/05 14:21:07     90s] Checking constraints (guide/region/fence).....
[07/05 14:21:07     90s] Checking groups.....
[07/05 14:21:07     90s] Checking Ptn Core Box.....
[07/05 14:21:07     90s] 
[07/05 14:21:07     90s] Checking Preroutes.....
[07/05 14:21:07     90s] No. of regular pre-routes not on tracks : 0 
[07/05 14:21:07     90s]  Design check done.
[07/05 14:21:07     90s] Report saved in file checkDesign/croc_chip.main.htm.ascii
[07/05 14:21:07     90s] 
[07/05 14:21:07     90s] *** Summary of all messages that are not suppressed in this session:
[07/05 14:21:07     90s] Severity  ID               Count  Summary                                  
[07/05 14:21:07     90s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[07/05 14:21:07     90s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[07/05 14:21:07     90s] WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
[07/05 14:21:07     90s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[07/05 14:21:07     90s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[07/05 14:21:07     90s] *** Message Summary: 5 warning(s), 0 error(s)
[07/05 14:21:07     90s] 
[07/05 14:21:07     90s] <CMD> clearGlobalNets
[07/05 14:21:08     90s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -override
[07/05 14:21:08     90s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -override
[07/05 14:21:17     92s] <CMD> win
[07/05 14:21:20     92s] <CMD> win
[07/05 14:21:21     92s] <CMD> fit
[07/05 14:21:25     93s] <CMD> setLayerPreference allM1 -isVisible 0
[07/05 14:21:26     93s] <CMD> setLayerPreference allM2Cont -isVisible 0
[07/05 14:21:26     93s] <CMD> setLayerPreference allM3Cont -isVisible 1
[07/05 14:21:26     93s] <CMD> setLayerPreference allM4Cont -isVisible 1
[07/05 14:21:26     93s] <CMD> setLayerPreference allM5Cont -isVisible 1
[07/05 14:21:26     93s] <CMD> setLayerPreference allM6Cont -isVisible 1
[07/05 14:21:26     93s] <CMD> setLayerPreference allM7Cont -isVisible 1
[07/05 14:21:26     93s] <CMD> setLayerPreference allM8Cont -isVisible 1
[07/05 14:21:27     93s] <CMD> fit
[07/05 14:21:57     97s] ### Start verbose source output (echo mode) for '/ictc/teacher_data/ictc_thenguyen/00_PR/02_croc/SCRIPTS/create_pg_tighten.tcl' ...
[07/05 14:21:57     97s] # editDelete -type Special -use POWER
<CMD> editDelete -type Special -use POWER
[07/05 14:21:57     97s] # globalNetConnect VDD -type pgpin -pin VDDARRAY  -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[07/05 14:21:57     97s] # globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[07/05 14:21:57     97s] # globalNetConnect VDD -type pgpin -pin VDD! 	-inst * -override
<CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[07/05 14:21:57     97s] # globalNetConnect VSS -type pgpin -pin VSS!      -inst * -override
<CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[07/05 14:21:57     97s] # set box [dbShape -output rect [dbget [dbget top.insts.cell.baseClass block -p2 ].box ] SIZE 10]
# createRouteBlk -name sram_rblk -layer Metal5 -box $box
<CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 192.06 1414.55 464.62}}
[07/05 14:21:57     97s] # sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
<CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[07/05 14:21:57     97s] #% Begin sroute (date=07/05 14:21:57, mem=1141.5M)
[07/05 14:21:57     97s] *** Begin SPECIAL ROUTE on Sat Jul  5 14:21:57 2025 ***
[07/05 14:21:57     97s] SPECIAL ROUTE ran on directory: /ictc/student_data/share/pd/data/dbs
[07/05 14:21:57     97s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap (Linux 5.14.0-570.21.1.el9_6.x86_64 x86_64 2.60Ghz)
[07/05 14:21:57     97s] 
[07/05 14:21:57     97s] Begin option processing ...
[07/05 14:21:57     97s] srouteConnectPowerBump set to false
[07/05 14:21:57     97s] routeSelectNet set to "VDD VSS"
[07/05 14:21:57     97s] routeSpecial set to true
[07/05 14:21:57     97s] srouteBlockPin set to "useLef"
[07/05 14:21:57     97s] srouteBottomLayerLimit set to 1
[07/05 14:21:57     97s] srouteBottomTargetLayerLimit set to 1
[07/05 14:21:57     97s] srouteConnectConverterPin set to false
[07/05 14:21:57     97s] srouteConnectPadPin set to false
[07/05 14:21:57     97s] srouteCrossoverViaBottomLayer set to 1
[07/05 14:21:57     97s] srouteCrossoverViaTopLayer set to 7
[07/05 14:21:57     97s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/05 14:21:57     97s] srouteFollowCorePinEnd set to 3
[07/05 14:21:57     97s] srouteFollowPadPin set to false
[07/05 14:21:57     97s] srouteJogControl set to "preferWithChanges differentLayer"
[07/05 14:21:57     97s] sroutePadPinAllPorts set to true
[07/05 14:21:57     97s] sroutePreserveExistingRoutes set to true
[07/05 14:21:57     97s] srouteRoutePowerBarPortOnBothDir set to true
[07/05 14:21:57     97s] srouteStopBlockPin set to "nearestTarget"
[07/05 14:21:57     97s] srouteTopLayerLimit set to 7
[07/05 14:21:57     97s] srouteTopTargetLayerLimit set to 7
[07/05 14:21:57     97s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2582.00 megs.
[07/05 14:21:57     97s] 
[07/05 14:21:57     97s] Reading DB technology information...
[07/05 14:21:57     97s] Finished reading DB technology information.
[07/05 14:21:57     97s] Reading floorplan and netlist information...
[07/05 14:21:58     97s] Finished reading floorplan and netlist information.
[07/05 14:21:58     97s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/05 14:21:58     97s] Read in 87 macros, 56 used
[07/05 14:21:58     97s] Read in 113 components
[07/05 14:21:58     97s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[07/05 14:21:58     97s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[07/05 14:21:58     97s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[07/05 14:21:58     97s] Read in 48 logical pins
[07/05 14:21:58     97s] Read in 4 blockages
[07/05 14:21:58     97s] Read in 48 nets
[07/05 14:21:58     97s] Read in 2 special nets
[07/05 14:21:58     97s] Read in 106 terminals
[07/05 14:21:58     97s] 2 nets selected.
[07/05 14:21:58     97s] 
[07/05 14:21:58     97s] Begin power routing ...
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1060.600, 179.960), it will not be connected.
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (737.960, 179.960), it will not be connected.
[07/05 14:21:58     97s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (660.600, 179.960), it will not be connected.
[07/05 14:21:58     97s] CPU time for FollowPin 0 seconds
[07/05 14:21:58     97s] CPU time for FollowPin 0 seconds
[07/05 14:21:58     97s]   Number of Block ports routed: 0  open: 400
[07/05 14:21:58     97s]   Number of Stripe ports routed: 0
[07/05 14:21:58     97s]   Number of Core ports routed: 0  open: 820
[07/05 14:21:58     97s]   Number of Power Bump ports routed: 0
[07/05 14:21:58     97s]   Number of Followpin connections: 410
[07/05 14:21:58     97s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2591.00 megs.
[07/05 14:21:58     97s] 
[07/05 14:21:58     97s] 
[07/05 14:21:58     97s] 
[07/05 14:21:58     97s]  Begin updating DB with routing results ...
[07/05 14:21:58     97s]  Updating DB with 0 via definition ...
[07/05 14:21:58     97s] sroute created 410 wires.
[07/05 14:21:58     97s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/05 14:21:58     97s] +--------+----------------+----------------+
[07/05 14:21:58     97s] |  Layer |     Created    |     Deleted    |
[07/05 14:21:58     97s] +--------+----------------+----------------+
[07/05 14:21:58     97s] | Metal1 |       410      |       NA       |
[07/05 14:21:58     97s] +--------+----------------+----------------+
[07/05 14:21:58     97s] #% End sroute (date=07/05 14:21:58, total cpu=0:00:00.5, real=0:00:01.0, peak res=1157.8M, current mem=1149.8M)
[07/05 14:21:58     97s] # setAddStripeMode -reset 
<CMD> setAddStripeMode -reset
[07/05 14:21:58     97s] # setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side 
<CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[07/05 14:21:58     97s] # addstripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 10 -spacing 2 -start 0.5
<CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 10 -spacing 2 -start 0.5
[07/05 14:21:58     97s] 
[07/05 14:21:58     97s] Initialize fgc environment(mem: 1707.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.5M)
[07/05 14:21:58     97s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.5M)
[07/05 14:21:58     97s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.5M)
[07/05 14:21:58     97s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1707.5M)
[07/05 14:21:58     97s] Starting stripe generation ...
[07/05 14:21:58     97s] Non-Default Mode Option Settings :
[07/05 14:21:58     97s]   -stapling_nets_style side_to_side
[07/05 14:21:58     97s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:21:58     97s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:21:58     97s] Total CPU(s) requested: 24
[07/05 14:21:58     97s] Total CPU(s) enabled with current License(s): 8
[07/05 14:21:58     97s] Current free CPU(s): 8
[07/05 14:21:58     97s] Additional license(s) checked out: 2 Innovus_CPU_Opt license(s) for 16 CPU(s)
[07/05 14:21:58     97s] Total CPU(s) now enabled: 24
[07/05 14:21:58     97s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.000000 180.179993 1.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 4.000000 180.179993 4.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 11.000000 180.179993 11.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 14.000000 180.179993 14.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 21.000000 180.179993 21.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 24.000000 180.179993 24.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 31.000000 180.179993 31.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 34.000000 180.179993 34.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 41.000000 180.179993 41.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 44.000000 180.179993 44.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 51.000000 180.179993 51.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 54.000000 180.179993 54.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 61.000000 180.179993 61.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 64.000000 180.179993 64.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 71.000000 180.179993 71.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 74.000000 180.179993 74.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 81.000000 180.179993 81.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 84.000000 180.179993 84.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 91.000000 180.179993 91.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 94.000000 180.179993 94.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 101.000000 180.179993 101.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 104.000000 180.179993 104.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 111.000000 180.179993 111.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 114.000000 180.179993 114.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 121.000000 180.179993 121.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 124.000000 180.179993 124.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 131.000000 180.179993 131.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 134.000000 180.179993 134.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 141.000000 180.179993 141.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 144.000000 180.179993 144.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 151.000000 180.179993 151.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 154.000000 180.179993 154.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 161.000000 180.179993 161.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 164.000000 180.179993 164.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 171.000000 180.179993 171.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:21:58     97s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 174.000000 180.179993 174.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:21:58     97s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:00     99s] Stripe generation is complete.
[07/05 14:22:00     99s] vias are now being generated.
[07/05 14:22:00     99s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:02    100s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:04    101s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:06    102s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:07    103s] addStripe created 572 wires.
[07/05 14:22:07    103s] ViaGen created 74864 vias, deleted 0 via to avoid violation.
[07/05 14:22:07    103s] +--------+----------------+----------------+
[07/05 14:22:07    103s] |  Layer |     Created    |     Deleted    |
[07/05 14:22:07    103s] +--------+----------------+----------------+
[07/05 14:22:07    103s] |  Via1  |      37432     |        0       |
[07/05 14:22:07    103s] |  Via2  |      37432     |        0       |
[07/05 14:22:07    103s] | Metal3 |       572      |       NA       |
[07/05 14:22:07    103s] +--------+----------------+----------------+
[07/05 14:22:07    103s] # setAddStripeMode -reset 
<CMD> setAddStripeMode -reset
[07/05 14:22:07    103s] -stacked_via_bottom_layer bottomLayer
[07/05 14:22:07    103s] -stacked_via_top_layer topLayer
[07/05 14:22:07    103s] -stapling_nets_style end_to_end
[07/05 14:22:07    103s] # setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side 
<CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[07/05 14:22:07    103s] # addstripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 10 -spacing 2 -start 0.5
<CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 10 -spacing 2 -start 0.5
[07/05 14:22:07    103s] 
[07/05 14:22:07    103s] Initialize fgc environment(mem: 1709.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:07    103s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:07    103s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:07    103s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:07    103s] Starting stripe generation ...
[07/05 14:22:07    103s] Non-Default Mode Option Settings :
[07/05 14:22:07    103s]   -stapling_nets_style side_to_side
[07/05 14:22:07    103s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:07    103s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:08    103s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 1.000000 1460.000000 1.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 4.000000 1460.000000 4.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 11.000000 1460.000000 11.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 14.000000 1460.000000 14.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 21.000000 1460.000000 21.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 31.000000 1460.000000 31.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 24.000000 1460.000000 24.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 41.000000 1460.000000 41.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 34.000000 1460.000000 34.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 44.000000 1460.000000 44.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 51.000000 1460.000000 51.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 54.000000 1460.000000 54.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 61.000000 1460.000000 61.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 64.000000 1460.000000 64.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 71.000000 1460.000000 71.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 74.000000 1460.000000 74.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 81.000000 1460.000000 81.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 84.000000 1460.000000 84.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 91.000000 1460.000000 91.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 101.000000 1460.000000 101.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 94.000000 1460.000000 94.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 104.000000 1460.000000 104.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 111.000000 1460.000000 111.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 114.000000 1460.000000 114.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 121.000000 1460.000000 121.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 124.000000 1460.000000 124.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 131.000000 1460.000000 131.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 134.000000 1460.000000 134.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 141.000000 1460.000000 141.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 151.000000 1460.000000 151.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 144.000000 1460.000000 144.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 154.000000 1460.000000 154.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 161.000000 1460.000000 161.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 164.000000 1460.000000 164.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 171.000000 1460.000000 171.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:08    103s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 174.000000 1460.000000 174.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:08    103s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:09    103s] Stripe generation is complete.
[07/05 14:22:09    103s] vias are now being generated.
[07/05 14:22:09    104s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:11    104s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:12    105s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:14    106s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:16    108s] addStripe created 372 wires.
[07/05 14:22:16    108s] ViaGen created 28976 vias, deleted 0 via to avoid violation.
[07/05 14:22:16    108s] +--------+----------------+----------------+
[07/05 14:22:16    108s] |  Layer |     Created    |     Deleted    |
[07/05 14:22:16    108s] +--------+----------------+----------------+
[07/05 14:22:16    108s] |  Via3  |      28976     |        0       |
[07/05 14:22:16    108s] | Metal4 |       372      |       NA       |
[07/05 14:22:16    108s] +--------+----------------+----------------+
[07/05 14:22:16    108s] # setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side 
<CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[07/05 14:22:16    108s] # addstripe -layer Metal5 -direction vertical   -nets {VDD VSS} -width 1 -set_to_set_distance 10 -spacing 2 -start 0.5
<CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 10 -spacing 2 -start 0.5
[07/05 14:22:16    108s] 
[07/05 14:22:16    108s] Initialize fgc environment(mem: 1709.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:16    108s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:16    108s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:16    108s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:16    108s] Starting stripe generation ...
[07/05 14:22:16    108s] Non-Default Mode Option Settings :
[07/05 14:22:16    108s]   -stapling_nets_style side_to_side
[07/05 14:22:16    108s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:16    108s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:16    108s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.000000 180.179993 1.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 4.000000 180.179993 4.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 11.000000 180.179993 11.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 14.000000 180.179993 14.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 21.000000 180.179993 21.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 24.000000 180.179993 24.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 31.000000 180.179993 31.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 34.000000 180.179993 34.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 41.000000 180.179993 41.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 44.000000 180.179993 44.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 51.000000 180.179993 51.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 54.000000 180.179993 54.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 61.000000 180.179993 61.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 64.000000 180.179993 64.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 71.000000 180.179993 71.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 74.000000 180.179993 74.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 81.000000 180.179993 81.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 84.000000 180.179993 84.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 91.000000 180.179993 91.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 94.000000 180.179993 94.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 101.000000 180.179993 101.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 104.000000 180.179993 104.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 111.000000 180.179993 111.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 114.000000 180.179993 114.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 121.000000 180.179993 121.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 124.000000 180.179993 124.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 131.000000 180.179993 131.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 134.000000 180.179993 134.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 141.000000 180.179993 141.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 144.000000 180.179993 144.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 151.000000 180.179993 151.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 154.000000 180.179993 154.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 161.000000 180.179993 161.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 171.000000 180.179993 171.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 164.000000 180.179993 164.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:16    108s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 174.000000 180.179993 174.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:16    108s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:18    109s] Stripe generation is complete.
[07/05 14:22:18    109s] vias are now being generated.
[07/05 14:22:18    109s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:21    110s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:22    111s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:24    113s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:26    113s] addStripe created 418 wires.
[07/05 14:22:26    113s] ViaGen created 28232 vias, deleted 0 via to avoid violation.
[07/05 14:22:26    113s] +--------+----------------+----------------+
[07/05 14:22:26    113s] |  Layer |     Created    |     Deleted    |
[07/05 14:22:26    113s] +--------+----------------+----------------+
[07/05 14:22:26    113s] |  Via4  |      28232     |        0       |
[07/05 14:22:26    113s] | Metal5 |       418      |       NA       |
[07/05 14:22:26    113s] +--------+----------------+----------------+
[07/05 14:22:26    113s] # setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side 
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[07/05 14:22:26    113s] # addstripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5
<CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5
[07/05 14:22:26    113s] 
[07/05 14:22:26    113s] Initialize fgc environment(mem: 1709.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:26    114s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:26    114s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:26    114s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1709.5M)
[07/05 14:22:26    114s] Starting stripe generation ...
[07/05 14:22:26    114s] Non-Default Mode Option Settings :
[07/05 14:22:26    114s]   -stapling_nets_style side_to_side
[07/05 14:22:26    114s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:26    114s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:26    114s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 2.500000 1460.000000 2.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 10.500000 1460.000000 10.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 32.500000 1460.000000 32.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 40.500000 1460.000000 40.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 62.500000 1460.000000 62.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 92.500000 1460.000000 92.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 70.500000 1460.000000 70.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 122.500000 1460.000000 122.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 100.500000 1460.000000 100.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 152.500000 1460.000000 152.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 130.500000 1460.000000 130.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 160.500000 1460.000000 160.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:26    114s] Type 'man IMPPP-354' for more detail.
[07/05 14:22:27    114s] Stripe generation is complete.
[07/05 14:22:27    114s] vias are now being generated.
[07/05 14:22:27    114s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:28    115s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:29    115s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:30    116s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:22:31    117s] addStripe created 86 wires.
[07/05 14:22:31    117s] ViaGen created 9550 vias, deleted 0 via to avoid violation.
[07/05 14:22:31    117s] +--------+----------------+----------------+
[07/05 14:22:31    117s] |  Layer |     Created    |     Deleted    |
[07/05 14:22:31    117s] +--------+----------------+----------------+
[07/05 14:22:31    117s] | TopVia1|      9550      |        0       |
[07/05 14:22:31    117s] |TopMetal1|       86       |       NA       |
[07/05 14:22:31    117s] +--------+----------------+----------------+
[07/05 14:22:31    117s] # setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side 
<CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[07/05 14:22:31    117s] # addstripe -layer TopMetal2 -direction vertical   -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 
<CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4
[07/05 14:22:31    117s] 
[07/05 14:22:31    117s] Initialize fgc environment(mem: 1711.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Loading via instances (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Starting stripe generation ...
[07/05 14:22:31    117s] Non-Default Mode Option Settings :
[07/05 14:22:31    117s]   -stapling_nets_style side_to_side
[07/05 14:22:31    117s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:31    117s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:22:31    117s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/05 14:22:31    117s] Type 'man IMPPP-4055' for more detail.
[07/05 14:22:31    117s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1711.5M)
[07/05 14:22:31    117s] Stripe generation is complete.
[07/05 14:22:31    117s] vias are now being generated.
[07/05 14:22:32    118s] addStripe created 86 wires.
[07/05 14:22:32    118s] ViaGen created 3698 vias, deleted 0 via to avoid violation.
[07/05 14:22:32    118s] +--------+----------------+----------------+
[07/05 14:22:32    118s] |  Layer |     Created    |     Deleted    |
[07/05 14:22:32    118s] +--------+----------------+----------------+
[07/05 14:22:32    118s] | TopVia2|      3698      |        0       |
[07/05 14:22:32    118s] |TopMetal2|       86       |       NA       |
[07/05 14:22:32    118s] +--------+----------------+----------------+
[07/05 14:22:33    118s] # deleteRouteBlk -name sram_rblk
<CMD> deleteRouteBlk -name sram_rblk
[07/05 14:22:33    118s] # editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only
<CMD> editPowerVia -nets VDD -add_vias true -top_layer TopMetal1 -area {{610.07 192.06 1414.55 464.62}} -uda -orthogonal_only
[07/05 14:22:33    118s] #% Begin editPowerVia (date=07/05 14:22:33, mem=1162.8M)
[07/05 14:22:33    118s] 
[07/05 14:22:33    118s] **WARN: (IMPPP-183):	The value 'area' should consist of four digits separated by spaces. (You defined/entered the value {610.07 192.06 1414.55 464.62}.).
[07/05 14:22:33    118s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/05 14:22:33    118s] #% End editPowerVia (date=07/05 14:22:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1162.8M, current mem=1162.8M)
[07/05 14:22:33    118s] # editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area  $box -uda -orthogonal_only
<CMD> editPowerVia -nets VSS -add_vias true -top_layer TopMetal1 -area {{610.07 192.06 1414.55 464.62}} -uda -orthogonal_only
[07/05 14:22:33    118s] #% Begin editPowerVia (date=07/05 14:22:33, mem=1162.8M)
[07/05 14:22:33    118s] 
[07/05 14:22:33    118s] **WARN: (IMPPP-183):	The value 'area' should consist of four digits separated by spaces. (You defined/entered the value {610.07 192.06 1414.55 464.62}.).
[07/05 14:22:33    118s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/05 14:22:33    118s] #% End editPowerVia (date=07/05 14:22:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1162.8M, current mem=1162.8M)
[07/05 14:22:33    118s] ### End verbose source output for '/ictc/teacher_data/ictc_thenguyen/00_PR/02_croc/SCRIPTS/create_pg_tighten.tcl'.
[07/05 14:22:54    121s] <CMD> win
[07/05 14:23:27    124s] <CMD> editDelete -type Special -use POWER
[07/05 14:23:27    125s] <CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY -inst * -override
[07/05 14:23:27    125s] <CMD> globalNetConnect VDD -type pgpin -pin VDDARRAY! -inst * -override
[07/05 14:23:27    125s] <CMD> globalNetConnect VDD -type pgpin -pin VDD! -inst * -override
[07/05 14:23:27    125s] <CMD> globalNetConnect VSS -type pgpin -pin VSS! -inst * -override
[07/05 14:23:27    125s] <CMD> createRouteBlk -name sram_rblk -layer Metal5 -box {{610.07 192.06 1414.55 464.62}}
[07/05 14:23:27    125s] <CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1  TopMetal2 } -blockPinTarget { nearestRingStripe nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange {  Metal1 TopMetal2 } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1 TopMetal2 }
[07/05 14:23:27    125s] #% Begin sroute (date=07/05 14:23:27, mem=1166.8M)
[07/05 14:23:27    125s] *** Begin SPECIAL ROUTE on Sat Jul  5 14:23:27 2025 ***
[07/05 14:23:27    125s] SPECIAL ROUTE ran on directory: /ictc/student_data/share/pd/data/dbs
[07/05 14:23:27    125s] SPECIAL ROUTE ran on machine: ictc-eda-be-9-ldap (Linux 5.14.0-570.21.1.el9_6.x86_64 x86_64 2.60Ghz)
[07/05 14:23:27    125s] 
[07/05 14:23:27    125s] Begin option processing ...
[07/05 14:23:27    125s] srouteConnectPowerBump set to false
[07/05 14:23:27    125s] routeSelectNet set to "VDD VSS"
[07/05 14:23:27    125s] routeSpecial set to true
[07/05 14:23:27    125s] srouteBlockPin set to "useLef"
[07/05 14:23:27    125s] srouteBottomLayerLimit set to 1
[07/05 14:23:27    125s] srouteBottomTargetLayerLimit set to 1
[07/05 14:23:27    125s] srouteConnectConverterPin set to false
[07/05 14:23:27    125s] srouteConnectPadPin set to false
[07/05 14:23:27    125s] srouteCrossoverViaBottomLayer set to 1
[07/05 14:23:27    125s] srouteCrossoverViaTopLayer set to 7
[07/05 14:23:27    125s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/05 14:23:27    125s] srouteFollowCorePinEnd set to 3
[07/05 14:23:27    125s] srouteFollowPadPin set to false
[07/05 14:23:27    125s] srouteJogControl set to "preferWithChanges differentLayer"
[07/05 14:23:27    125s] sroutePadPinAllPorts set to true
[07/05 14:23:27    125s] sroutePreserveExistingRoutes set to true
[07/05 14:23:27    125s] srouteRoutePowerBarPortOnBothDir set to true
[07/05 14:23:27    125s] srouteStopBlockPin set to "nearestTarget"
[07/05 14:23:27    125s] srouteTopLayerLimit set to 7
[07/05 14:23:27    125s] srouteTopTargetLayerLimit set to 7
[07/05 14:23:27    125s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2605.00 megs.
[07/05 14:23:27    125s] 
[07/05 14:23:27    125s] Reading DB technology information...
[07/05 14:23:28    125s] Finished reading DB technology information.
[07/05 14:23:28    125s] Reading floorplan and netlist information...
[07/05 14:23:28    125s] Finished reading floorplan and netlist information.
[07/05 14:23:28    125s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/05 14:23:28    125s] Read in 87 macros, 56 used
[07/05 14:23:28    125s] Read in 113 components
[07/05 14:23:28    125s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[07/05 14:23:28    125s]   64 pad components: 0 unplaced, 64 placed, 0 fixed
[07/05 14:23:28    125s]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[07/05 14:23:28    125s] Read in 48 logical pins
[07/05 14:23:28    125s] Read in 4 blockages
[07/05 14:23:28    125s] Read in 48 nets
[07/05 14:23:28    125s] Read in 2 special nets
[07/05 14:23:28    125s] Read in 106 terminals
[07/05 14:23:28    125s] 2 nets selected.
[07/05 14:23:28    125s] 
[07/05 14:23:28    125s] Begin power routing ...
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1137.960, 179.960), it will not be connected.
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (1060.600, 179.960), it will not be connected.
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (737.960, 179.960), it will not be connected.
[07/05 14:23:28    125s] **WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (660.600, 179.960), it will not be connected.
[07/05 14:23:28    125s] CPU time for FollowPin 0 seconds
[07/05 14:23:28    125s] CPU time for FollowPin 0 seconds
[07/05 14:23:28    125s]   Number of Block ports routed: 0  open: 400
[07/05 14:23:28    125s]   Number of Stripe ports routed: 0
[07/05 14:23:28    125s]   Number of Core ports routed: 0  open: 820
[07/05 14:23:28    125s]   Number of Power Bump ports routed: 0
[07/05 14:23:28    125s]   Number of Followpin connections: 410
[07/05 14:23:28    125s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2611.00 megs.
[07/05 14:23:28    125s] 
[07/05 14:23:28    125s] 
[07/05 14:23:28    125s] 
[07/05 14:23:28    125s]  Begin updating DB with routing results ...
[07/05 14:23:28    125s]  Updating DB with 0 via definition ...
[07/05 14:23:28    125s] sroute created 410 wires.
[07/05 14:23:28    125s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/05 14:23:28    125s] +--------+----------------+----------------+
[07/05 14:23:28    125s] |  Layer |     Created    |     Deleted    |
[07/05 14:23:28    125s] +--------+----------------+----------------+
[07/05 14:23:28    125s] | Metal1 |       410      |       NA       |
[07/05 14:23:28    125s] +--------+----------------+----------------+
[07/05 14:23:28    125s] #% End sroute (date=07/05 14:23:28, total cpu=0:00:00.2, real=0:00:01.0, peak res=1175.8M, current mem=1168.2M)
[07/05 14:23:28    125s] <CMD> setAddStripeMode -reset
[07/05 14:23:28    125s] -stacked_via_bottom_layer bottomLayer
[07/05 14:23:28    125s] -stacked_via_top_layer topLayer
[07/05 14:23:28    125s] -stapling_nets_style end_to_end
[07/05 14:23:28    125s] <CMD> setAddStripeMode -stacked_via_top_layer Metal3 -stacked_via_bottom_layer Metal1 -stapling_nets_style side_to_side
[07/05 14:23:28    125s] <CMD> addStripe -layer Metal3 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5
[07/05 14:23:28    125s] 
[07/05 14:23:28    125s] Initialize fgc environment(mem: 1727.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:28    125s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:28    125s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:28    125s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:28    125s] Starting stripe generation ...
[07/05 14:23:28    125s] Non-Default Mode Option Settings :
[07/05 14:23:28    125s]   -stapling_nets_style side_to_side
[07/05 14:23:28    125s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:28    125s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:28    125s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.000000 180.179993 1.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 4.000000 180.179993 4.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 16.000000 180.179993 16.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 19.000000 180.179993 19.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 31.000000 180.179993 31.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 46.000000 180.179993 46.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 34.000000 180.179993 34.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 49.000000 180.179993 49.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 61.000000 180.179993 61.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 76.000000 180.179993 76.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 64.000000 180.179993 64.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 79.000000 180.179993 79.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 91.000000 180.179993 91.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 106.000000 180.179993 106.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 121.000000 180.179993 121.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 94.000000 180.179993 94.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 136.000000 180.179993 136.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 109.000000 180.179993 109.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 151.000000 180.179993 151.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 124.000000 180.179993 124.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 139.000000 180.179993 139.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 166.000000 180.179993 166.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 154.000000 180.179993 154.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:28    125s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 169.000000 180.179993 169.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:28    125s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:29    125s] Stripe generation is complete.
[07/05 14:23:29    125s] vias are now being generated.
[07/05 14:23:29    125s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:30    126s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:32    127s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:33    127s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:34    128s] addStripe created 382 wires.
[07/05 14:23:34    128s] ViaGen created 50360 vias, deleted 0 via to avoid violation.
[07/05 14:23:34    128s] +--------+----------------+----------------+
[07/05 14:23:34    128s] |  Layer |     Created    |     Deleted    |
[07/05 14:23:34    128s] +--------+----------------+----------------+
[07/05 14:23:34    128s] |  Via1  |      25180     |        0       |
[07/05 14:23:34    128s] |  Via2  |      25180     |        0       |
[07/05 14:23:34    128s] | Metal3 |       382      |       NA       |
[07/05 14:23:34    128s] +--------+----------------+----------------+
[07/05 14:23:34    128s] <CMD> setAddStripeMode -reset
[07/05 14:23:34    128s] -stacked_via_bottom_layer bottomLayer
[07/05 14:23:34    128s] -stacked_via_top_layer topLayer
[07/05 14:23:34    128s] -stapling_nets_style end_to_end
[07/05 14:23:34    128s] <CMD> setAddStripeMode -stacked_via_top_layer Metal4 -stacked_via_bottom_layer Metal3 -stapling_nets_style side_to_side
[07/05 14:23:34    128s] <CMD> addStripe -layer Metal4 -direction horizontal -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5
[07/05 14:23:34    128s] 
[07/05 14:23:34    128s] Initialize fgc environment(mem: 1727.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:34    128s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:34    128s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:34    128s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:34    128s] Starting stripe generation ...
[07/05 14:23:34    128s] Non-Default Mode Option Settings :
[07/05 14:23:34    128s]   -stapling_nets_style side_to_side
[07/05 14:23:34    128s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:34    128s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:34    128s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 1.000000 1460.000000 1.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 4.000000 1460.000000 4.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 16.000000 1460.000000 16.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 19.000000 1460.000000 19.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 31.000000 1460.000000 31.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 34.000000 1460.000000 34.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 46.000000 1460.000000 46.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 61.000000 1460.000000 61.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 49.000000 1460.000000 49.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 76.000000 1460.000000 76.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 64.000000 1460.000000 64.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 91.000000 1460.000000 91.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 79.000000 1460.000000 79.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 94.000000 1460.000000 94.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 106.000000 1460.000000 106.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 121.000000 1460.000000 121.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 136.000000 1460.000000 136.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 109.000000 1460.000000 109.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 166.000000 1460.000000 166.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 124.000000 1460.000000 124.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 139.000000 1460.000000 139.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 151.000000 1460.000000 151.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 169.000000 1460.000000 169.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 154.000000 1460.000000 154.000000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:34    128s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:35    128s] Stripe generation is complete.
[07/05 14:23:35    128s] vias are now being generated.
[07/05 14:23:35    128s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:36    129s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:37    129s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:38    130s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:39    130s] addStripe created 203 wires.
[07/05 14:23:39    130s] ViaGen created 13028 vias, deleted 0 via to avoid violation.
[07/05 14:23:39    130s] +--------+----------------+----------------+
[07/05 14:23:39    130s] |  Layer |     Created    |     Deleted    |
[07/05 14:23:39    130s] +--------+----------------+----------------+
[07/05 14:23:39    130s] |  Via3  |      13028     |        0       |
[07/05 14:23:39    130s] | Metal4 |       203      |       NA       |
[07/05 14:23:39    130s] +--------+----------------+----------------+
[07/05 14:23:39    130s] <CMD> setAddStripeMode -stacked_via_top_layer Metal5 -stacked_via_bottom_layer Metal4 -stapling_nets_style side_to_side
[07/05 14:23:39    130s] <CMD> addStripe -layer Metal5 -direction vertical -nets {VDD VSS} -width 1 -set_to_set_distance 15 -spacing 2 -start 0.5
[07/05 14:23:39    130s] 
[07/05 14:23:39    130s] Initialize fgc environment(mem: 1727.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:39    130s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:39    130s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:39    130s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:39    130s] Starting stripe generation ...
[07/05 14:23:39    130s] Non-Default Mode Option Settings :
[07/05 14:23:39    130s]   -stapling_nets_style side_to_side
[07/05 14:23:39    130s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:39    130s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:39    130s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 1.000000 180.179993 1.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 4.000000 180.179993 4.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 16.000000 180.179993 16.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 19.000000 180.179993 19.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 31.000000 180.179993 31.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 34.000000 180.179993 34.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 46.000000 180.179993 46.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 49.000000 180.179993 49.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 61.000000 180.179993 61.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 64.000000 180.179993 64.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 76.000000 180.179993 76.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 79.000000 180.179993 79.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 91.000000 180.179993 91.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 94.000000 180.179993 94.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 106.000000 180.179993 106.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 109.000000 180.179993 109.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 121.000000 180.179993 121.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 124.000000 180.179993 124.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 136.000000 180.179993 136.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 139.000000 180.179993 139.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 151.000000 180.179993 151.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 154.000000 180.179993 154.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 166.000000 180.179993 166.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:39    130s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 169.000000 180.179993 169.000000 1457.819946 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:39    130s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:40    131s] Stripe generation is complete.
[07/05 14:23:40    131s] vias are now being generated.
[07/05 14:23:40    131s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:41    132s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:42    132s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:43    132s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:44    133s] addStripe created 280 wires.
[07/05 14:23:44    133s] ViaGen created 12708 vias, deleted 0 via to avoid violation.
[07/05 14:23:44    133s] +--------+----------------+----------------+
[07/05 14:23:44    133s] |  Layer |     Created    |     Deleted    |
[07/05 14:23:44    133s] +--------+----------------+----------------+
[07/05 14:23:44    133s] |  Via4  |      12708     |        0       |
[07/05 14:23:44    133s] | Metal5 |       280      |       NA       |
[07/05 14:23:44    133s] +--------+----------------+----------------+
[07/05 14:23:44    133s] <CMD> setAddStripeMode -stacked_via_top_layer TopMetal1 -stacked_via_bottom_layer Metal5 -stapling_nets_style side_to_side
[07/05 14:23:44    133s] <CMD> addStripe -layer TopMetal1 -direction horizontal -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4 -start 0.5
[07/05 14:23:44    133s] 
[07/05 14:23:44    133s] Initialize fgc environment(mem: 1727.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:44    133s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:44    133s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:44    133s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:44    133s] Starting stripe generation ...
[07/05 14:23:44    133s] Non-Default Mode Option Settings :
[07/05 14:23:44    133s]   -stapling_nets_style side_to_side
[07/05 14:23:44    133s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:44    133s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:44    133s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 2.500000 1460.000000 2.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 10.500000 1460.000000 10.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 32.500000 1460.000000 32.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 40.500000 1460.000000 40.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 62.500000 1460.000000 62.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 92.500000 1460.000000 92.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 70.500000 1460.000000 70.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 122.500000 1460.000000 122.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 100.500000 1460.000000 100.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 152.500000 1460.000000 152.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 130.500000 1460.000000 130.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] **WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 180.000000 160.500000 1460.000000 160.500000 with width 4.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
[07/05 14:23:44    133s] Type 'man IMPPP-354' for more detail.
[07/05 14:23:44    133s] Stripe generation is complete.
[07/05 14:23:45    133s] vias are now being generated.
[07/05 14:23:45    133s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:45    134s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:46    134s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:46    135s] Multi-CPU acceleration using 24 CPU(s).
[07/05 14:23:47    135s] addStripe created 86 wires.
[07/05 14:23:47    135s] ViaGen created 6424 vias, deleted 0 via to avoid violation.
[07/05 14:23:47    135s] +--------+----------------+----------------+
[07/05 14:23:47    135s] |  Layer |     Created    |     Deleted    |
[07/05 14:23:47    135s] +--------+----------------+----------------+
[07/05 14:23:47    135s] | TopVia1|      6424      |        0       |
[07/05 14:23:47    135s] |TopMetal1|       86       |       NA       |
[07/05 14:23:47    135s] +--------+----------------+----------------+
[07/05 14:23:47    135s] <CMD> setAddStripeMode -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer TopMetal1 -stapling_nets_style side_to_side
[07/05 14:23:47    135s] <CMD> addStripe -layer TopMetal2 -direction vertical -nets {VDD VSS} -width 4 -set_to_set_distance 30 -spacing 4
[07/05 14:23:47    135s] 
[07/05 14:23:47    135s] Initialize fgc environment(mem: 1727.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Starting stripe generation ...
[07/05 14:23:47    135s] Non-Default Mode Option Settings :
[07/05 14:23:47    135s]   -stapling_nets_style side_to_side
[07/05 14:23:47    135s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:47    135s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/05 14:23:47    135s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[07/05 14:23:47    135s] Type 'man IMPPP-4055' for more detail.
[07/05 14:23:47    135s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1727.0M)
[07/05 14:23:47    135s] Stripe generation is complete.
[07/05 14:23:47    135s] vias are now being generated.
[07/05 14:23:48    136s] addStripe created 86 wires.
[07/05 14:23:48    136s] ViaGen created 3698 vias, deleted 0 via to avoid violation.
[07/05 14:23:48    136s] +--------+----------------+----------------+
[07/05 14:23:48    136s] |  Layer |     Created    |     Deleted    |
[07/05 14:23:48    136s] +--------+----------------+----------------+
[07/05 14:23:48    136s] | TopVia2|      3698      |        0       |
[07/05 14:23:48    136s] |TopMetal2|       86       |       NA       |
[07/05 14:23:48    136s] +--------+----------------+----------------+
[07/05 14:23:55    136s] <CMD> win
[07/05 14:23:56    137s] <CMD> fit
[07/05 14:23:59    137s] <CMD> setLayerPreference node_layer -isVisible 1
[07/05 14:24:01    137s] <CMD> zoomBox 552.92800 465.58300 798.16400 331.20700
[07/05 14:24:01    137s] <CMD> zoomBox 633.77000 443.78400 679.83700 404.49200
[07/05 14:24:03    138s] <CMD> selectWire 180.0000 420.5000 1460.0000 424.5000 6 VDD
[07/05 14:24:04    138s] <CMD> setLayerPreference node_layer -isVisible 0
[07/05 14:24:07    138s] <CMD> setLayerPreference TopVia1 -isVisible 1
[07/05 14:24:07    138s] <CMD> setLayerPreference Metal5 -isVisible 1
[07/05 14:24:08    138s] <CMD> setLayerPreference Via4 -isVisible 1
[07/05 14:24:09    138s] <CMD> setLayerPreference TopMetal1 -isVisible 1
[07/05 14:24:10    138s] <CMD> zoomBox 612.28700 386.75200 687.30000 460.93600
[07/05 14:24:10    138s] <CMD> zoomBox 590.90300 372.21300 694.72800 474.89100
[07/05 14:24:10    138s] <CMD> zoomBox 561.30700 352.09000 705.01000 494.20500
[07/05 14:24:11    138s] <CMD> zoomBox 494.29300 306.52700 728.29000 537.93800
[07/05 14:24:31    141s] <CMD> verify_connectivity -net {VDD VSS}
[07/05 14:24:31    141s] VERIFY_CONNECTIVITY use new engine.
[07/05 14:24:31    141s] 
[07/05 14:24:31    141s] ******** Start: VERIFY CONNECTIVITY ********
[07/05 14:24:31    141s] Start Time: Sat Jul  5 14:24:31 2025
[07/05 14:24:31    141s] 
[07/05 14:24:31    141s] Design Name: croc_chip
[07/05 14:24:31    141s] Database Units: 1000
[07/05 14:24:31    141s] Design Boundary: (0.0000, 0.0000) (1640.0000, 1640.0000)
[07/05 14:24:31    141s] Error Limit = 1000; Warning Limit = 50
[07/05 14:24:31    141s] Check specified nets
[07/05 14:24:31    141s] Use 24 pthreads
[07/05 14:24:32    141s] Net VDD: has an unconnected terminal, has special routes with opens, dangling Wire.
[07/05 14:24:32    141s] Net VSS: has an unconnected terminal, has special routes with opens, dangling Wire.
[07/05 14:24:32    141s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[07/05 14:24:32    141s] Type 'man IMPVFC-3' for more detail.
[07/05 14:24:32    141s] 
[07/05 14:24:32    141s] Begin Summary 
[07/05 14:24:32    141s]     400 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[07/05 14:24:32    141s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[07/05 14:24:32    141s]     598 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[07/05 14:24:32    141s]     1000 total info(s) created.
[07/05 14:24:32    141s] End Summary
[07/05 14:24:32    141s] 
[07/05 14:24:32    141s] End Time: Sat Jul  5 14:24:32 2025
[07/05 14:24:32    141s] Time Elapsed: 0:00:01.0
[07/05 14:24:32    141s] 
[07/05 14:24:32    141s] ******** End: VERIFY CONNECTIVITY ********
[07/05 14:24:32    141s]   Verification Complete : 1000 Viols.  0 Wrngs.
[07/05 14:24:32    141s]   (CPU Time: 0:00:00.4  MEM: 43.000M)
[07/05 14:24:32    141s] 
[07/05 14:24:35    141s] <CMD> win
[07/05 14:24:35    142s] <CMD> fit
[07/05 14:24:39    142s] <CMD> deselectAll
[07/05 14:24:39    142s] <CMD> fit
[07/05 14:24:43    143s] <CMD> win
[07/05 14:24:55    144s] <CMD> setLayerPreference node_layer -isVisible 1
[07/05 14:24:57    145s] <CMD> zoomBox 544.52900 482.38000 699.06200 388.31700
[07/05 14:24:59    145s] <CMD> zoomBox 616.19000 459.60900 644.04100 417.21900
[07/05 14:25:01    145s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:25:02    145s] <CMD> deselectAll
[07/05 14:25:02    145s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:25:02    145s] <CMD> deselectAll
[07/05 14:25:02    145s] <CMD> selectWire 180.2200 444.5600 609.6000 445.0000 1 VDD
[07/05 14:25:03    145s] <CMD> deselectAll
[07/05 14:25:03    145s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:25:03    145s] <CMD> deselectAll
[07/05 14:25:03    145s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:25:03    146s] <CMD> zoomBox 576.33300 394.23300 727.55600 475.44000
[07/05 14:25:04    146s] <CMD> zoomBox 571.04900 385.74600 748.95900 481.28400
[07/05 14:25:04    146s] <CMD> zoomBox 548.91300 350.19700 838.61300 505.76600
[07/05 14:25:59    151s] <CMD> deselectAll
[07/05 14:25:59    151s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:25:59    151s] <CMD> fit
[07/05 14:26:01    152s] <CMD> deselectAll
[07/05 14:26:12    153s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[07/05 14:26:12    153s] #% Begin save design ... (date=07/05 14:26:12, mem=1173.9M)
[07/05 14:26:12    153s] % Begin Save ccopt configuration ... (date=07/05 14:26:12, mem=1173.9M)
[07/05 14:26:12    153s] % End Save ccopt configuration ... (date=07/05 14:26:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1173.9M, current mem=1173.9M)
[07/05 14:26:12    153s] % Begin Save netlist data ... (date=07/05 14:26:12, mem=1173.9M)
[07/05 14:26:12    153s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat/vbin/croc_chip.v.bin in multi-threaded mode...
[07/05 14:26:12    154s] % End Save netlist data ... (date=07/05 14:26:12, total cpu=0:00:00.4, real=0:00:00.0, peak res=1268.7M, current mem=1176.6M)
[07/05 14:26:12    154s] Saving symbol-table file in separate thread ...
[07/05 14:26:12    154s] Saving congestion map file in separate thread ...
[07/05 14:26:12    154s] Saving congestion map file SAVED/00_init_design_PG.invs.dat/croc_chip.route.congmap.gz ...
[07/05 14:26:12    154s] % Begin Save AAE data ... (date=07/05 14:26:12, mem=1177.2M)
[07/05 14:26:12    154s] Saving AAE Data ...
[07/05 14:26:12    154s] % End Save AAE data ... (date=07/05 14:26:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.2M, current mem=1177.2M)
[07/05 14:26:13    154s] Saving preference file SAVED/00_init_design_PG.invs.dat/gui.pref.tcl ...
[07/05 14:26:13    154s] Saving mode setting ...
[07/05 14:26:13    154s] Saving global file ...
[07/05 14:26:13    154s] Saving Drc markers ...
[07/05 14:26:13    154s] ... 1005 markers are saved ...
[07/05 14:26:13    154s] ... 0 geometry drc markers are saved ...
[07/05 14:26:13    154s] ... 0 antenna drc markers are saved ...
[07/05 14:26:13    154s] Saving special route data file in separate thread ...
[07/05 14:26:13    154s] Saving PG file in separate thread ...
[07/05 14:26:13    154s] Saving placement file in separate thread ...
[07/05 14:26:13    154s] Saving route file in separate thread ...
[07/05 14:26:13    154s] Saving PG file SAVED/00_init_design_PG.invs.dat/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat Jul  5 14:26:13 2025)
[07/05 14:26:13    154s] Saving property file in separate thread ...
[07/05 14:26:13    154s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/05 14:26:13    154s] Saving property file SAVED/00_init_design_PG.invs.dat/croc_chip.prop
[07/05 14:26:13    154s] Save Adaptive View Pruning View Names to Binary file
[07/05 14:26:13    154s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1857.8M) ***
[07/05 14:26:13    154s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1857.8M) ***
[07/05 14:26:13    154s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=1857.8M) ***
[07/05 14:26:13    154s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1841.8M) ***
[07/05 14:26:13    154s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:26:13    154s] % Begin Save power constraints data ... (date=07/05 14:26:13, mem=1179.4M)
[07/05 14:26:13    154s] % End Save power constraints data ... (date=07/05 14:26:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.4M, current mem=1179.4M)
[07/05 14:26:20    159s] Generated self-contained design 00_init_design_PG.invs.dat
[07/05 14:26:20    159s] #% End save design ... (date=07/05 14:26:20, total cpu=0:00:06.2, real=0:00:08.0, peak res=1268.7M, current mem=1179.5M)
[07/05 14:26:20    159s] *** Message Summary: 0 warning(s), 0 error(s)
[07/05 14:26:20    159s] 
[07/05 14:27:31    167s] <CMD> win
[07/05 14:27:33    167s] <CMD> fit
[07/05 14:27:34    168s] <CMD> setLayerPreference node_layer -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM1 -isVisible 1
[07/05 14:27:37    168s] <CMD> setLayerPreference allM2Cont -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM3Cont -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM4Cont -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM5Cont -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM6Cont -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM7Cont -isVisible 0
[07/05 14:27:37    168s] <CMD> setLayerPreference allM8Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> setLayerPreference allM2 -isVisible 1
[07/05 14:27:38    168s] <CMD> setLayerPreference allM2Cont -isVisible 1
[07/05 14:27:38    168s] <CMD> setLayerPreference allM3Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> setLayerPreference allM4Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> setLayerPreference allM5Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> setLayerPreference allM6Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> setLayerPreference allM7Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> setLayerPreference allM8Cont -isVisible 0
[07/05 14:27:38    168s] <CMD> zoomBox 621.79500 962.77500 796.48400 788.08600
[07/05 14:27:39    168s] <CMD> setLayerPreference allM3 -isVisible 1
[07/05 14:27:39    168s] <CMD> setLayerPreference allM2Cont -isVisible 1
[07/05 14:27:39    168s] <CMD> setLayerPreference allM3Cont -isVisible 1
[07/05 14:27:39    168s] <CMD> setLayerPreference allM4Cont -isVisible 0
[07/05 14:27:39    168s] <CMD> setLayerPreference allM5Cont -isVisible 0
[07/05 14:27:39    168s] <CMD> setLayerPreference allM6Cont -isVisible 0
[07/05 14:27:39    168s] <CMD> setLayerPreference allM7Cont -isVisible 0
[07/05 14:27:39    168s] <CMD> setLayerPreference allM8Cont -isVisible 0
[07/05 14:27:39    169s] <CMD> zoomBox 690.59700 893.48500 720.20000 864.53300
[07/05 14:27:40    169s] <CMD> zoomBox 703.13400 882.32500 711.22100 876.66400
[07/05 14:27:42    169s] <CMD> zoomBox 700.77500 876.19900 713.17700 882.85900
[07/05 14:27:42    169s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:27:43    169s] <CMD> gui_select -rect {708.22900 880.08100 710.03900 878.90300}
[07/05 14:27:43    169s] <CMD> deselectAll
[07/05 14:27:45    169s] <CMD> setEditMode -snap false
[07/05 14:27:47    170s] <CMD> uiSetTool copy
[07/05 14:27:50    170s] <CMD> zoomBox 701.56000 876.69600 712.10200 882.35700
[07/05 14:27:54    171s] <CMD> editCopy -2.98 0.011 -keep_net_name
[07/05 14:27:54    171s] #create default rule from bind_ndr_rule rule=0x7ff92e779f50 0x7ff8fc4f0a98
[07/05 14:27:54    171s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[07/05 14:27:54    171s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[07/05 14:27:55    171s] <CMD> zoomBox 702.23000 877.10700 711.19100 881.91900
[07/05 14:27:55    171s] <CMD> zoomBox 702.79900 877.45600 710.41700 881.54700
[07/05 14:27:55    171s] <CMD> zoomBox 704.04400 878.22000 708.72300 880.73300
[07/05 14:27:57    171s] <CMD> uiSetTool move
[07/05 14:27:59    171s] <CMD> deselectAll
[07/05 14:27:59    171s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1457.8200 -1 3 7
[07/05 14:27:59    171s] <CMD> uiSetTool select
[07/05 14:28:00    171s] <CMD> deselectAll
[07/05 14:28:00    171s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:28:03    172s] <CMD> setLayerPreference node_inst -isVisible 0
[07/05 14:28:03    172s] <CMD> deselectAll
[07/05 14:28:03    172s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1458.0400 -1 3 7
[07/05 14:28:04    172s] <CMD> setLayerPreference node_inst -isVisible 1
[07/05 14:28:06    172s] <CMD> setLayerPreference violation -isVisible 0
[07/05 14:28:06    172s] <CMD> deselectAll
[07/05 14:28:07    172s] <CMD> gui_select -rect {706.88800 879.98900 705.17100 879.17900}
[07/05 14:28:08    173s] <CMD> uiSetTool move
[07/05 14:28:10    173s] <CMD> uiSetTool select
[07/05 14:28:10    173s] <CMD> deselectAll
[07/05 14:28:10    173s] <CMD> selectWire 180.2200 879.2600 1459.6800 879.7000 1 VSS
[07/05 14:28:11    173s] <CMD> deselectAll
[07/05 14:28:12    173s] <CMD> gui_select -rect {706.68700 879.88100 705.26000 879.15600}
[07/05 14:28:12    173s] <CMD> uiSetTool move
[07/05 14:28:14    174s] <CMD> editMove -dx -0.014 -dy 0
[07/05 14:28:15    174s] <CMD> uiSetTool select
[07/05 14:28:16    174s] <CMD> zoomBox 701.61200 876.92900 710.57900 881.74400
[07/05 14:28:16    174s] <CMD> zoomBox 699.66000 875.89200 712.07000 882.55600
[07/05 14:28:18    174s] <CMD> zoomBox 693.21600 872.47100 716.99100 885.23800
[07/05 14:28:18    174s] <CMD> zoomBox 690.83700 871.20800 718.80800 886.22800
[07/05 14:28:18    174s] <CMD> zoomBox 680.87100 865.91600 726.41800 890.37500
[07/05 14:28:18    174s] <CMD> zoomBox 676.31300 863.49700 729.89800 892.27200
[07/05 14:28:19    174s] <CMD> zoomBox 657.22000 853.36200 744.47700 900.21900
[07/05 14:28:19    174s] <CMD> zoomBox 626.13200 836.85900 768.21600 913.15800
[07/05 14:28:19    174s] <CMD> zoomBox 611.91500 829.31100 779.07300 919.07500
[07/05 14:28:20    174s] <CMD> fit
[07/05 14:28:20    174s] <CMD> zoomBox -859.70200 -82.00000 2499.70200 1722.00000
[07/05 14:28:21    175s] <CMD> deselectAll
[07/05 14:28:23    175s] <CMD> setLayerPreference node_layer -isVisible 1
[07/05 14:28:25    175s] <CMD> setLayerPreference node_layer -isVisible 0
[07/05 14:28:26    176s] <CMD> setLayerPreference Metal4 -isVisible 1
[07/05 14:28:27    176s] <CMD> setLayerPreference Via4 -isVisible 1
[07/05 14:28:27    176s] <CMD> setLayerPreference Metal5 -isVisible 1
[07/05 14:28:28    176s] <CMD> zoomBox 477.34100 841.83600 557.96700 744.41300
[07/05 14:28:29    176s] <CMD> zoomBox 495.70200 807.54700 514.75100 786.14000
[07/05 14:28:31    176s] <CMD> zoomBox 483.43700 784.09300 530.33600 809.27800
[07/05 14:28:32    177s] <CMD> zoomBox 478.68200 778.85200 543.59300 813.70900
[07/05 14:28:32    177s] <CMD> zoomBox 471.94900 771.72100 561.79300 819.96700
[07/05 14:28:32    177s] <CMD> zoomBox 456.70600 755.57600 603.00200 834.13700
[07/05 14:28:32    177s] <CMD> zoomBox 420.40000 717.26100 700.66200 867.76200
[07/05 14:28:32    177s] <CMD> zoomBox 406.79800 703.11600 736.51900 880.17600
[07/05 14:28:32    177s] <CMD> zoomBox 390.79700 686.47500 778.70400 894.78100
[07/05 14:28:36    177s] <CMD> gui_select -rect {445.49200 837.75900 552.94200 745.43700}
[07/05 14:28:37    177s] <CMD> deleteSelectedFromFPlan
[07/05 14:28:39    178s] <CMD> setLayerPreference node_layer -isVisible 1
[07/05 14:28:39    178s] <CMD> setLayerPreference node_layer -isVisible 0
[07/05 14:28:40    178s] <CMD> setLayerPreference Metal3 -isVisible 1
[07/05 14:28:41    178s] <CMD> setLayerPreference Via3 -isVisible 1
[07/05 14:28:41    178s] <CMD> setLayerPreference Metal4 -isVisible 1
[07/05 14:28:42    178s] <CMD> fit
[07/05 14:28:44    178s] <CMD> zoomBox 1219.76900 1339.02800 1340.70800 1214.73000
[07/05 14:28:45    179s] <CMD> zoomBox 1279.54400 1317.50200 1317.04200 1287.87400
[07/05 14:28:47    179s] <CMD> zoomBox 1267.41400 1284.49500 1332.32500 1319.35200
[07/05 14:28:47    179s] <CMD> zoomBox 1239.62000 1256.21200 1385.91800 1334.77400
[07/05 14:28:47    179s] <CMD> zoomBox 1230.71300 1247.22700 1402.82800 1339.65300
[07/05 14:28:49    179s] <CMD> gui_select -rect {1270.64400 1312.63100 1312.81200 1288.01800}
[07/05 14:28:50    179s] <CMD> deleteSelectedFromFPlan
[07/05 14:28:52    180s] <CMD> fit
[07/05 14:28:56    180s] <CMD> zoomBox 232.10400 411.83200 490.77800 294.25300
[07/05 14:28:57    180s] <CMD> zoomBox 334.02200 371.02000 362.47600 350.06700
[07/05 14:28:58    180s] <CMD> zoomBox 331.27300 350.99800 364.43900 368.80800
[07/05 14:28:59    181s] <CMD> zoomBox 333.44200 351.78800 361.63300 366.92700
[07/05 14:29:00    181s] <CMD> selectWire 345.5000 180.1800 346.5000 1457.8200 3 VDD
[07/05 14:29:01    181s] <CMD> zoomBox 335.37700 352.60800 359.34200 365.47700
[07/05 14:29:02    181s] <CMD> zoomBox 338.42200 353.89700 355.73800 363.19600
[07/05 14:29:02    181s] <CMD> deselectAll
[07/05 14:29:03    181s] <CMD> selectWire 345.5000 180.1800 346.5000 1457.8200 3 VDD
[07/05 14:29:03    181s] <CMD> uiSetTool copy
[07/05 14:29:06    182s] <CMD> editCopy 2.979 -0.052 -keep_net_name
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN clk_i in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN fetch_en_i in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio0_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio10_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio11_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio12_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio13_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio14_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio15_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio16_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio17_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio18_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio19_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio1_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio20_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio21_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio22_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio23_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio24_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (NRDB-733) PIN gpio25_io in CELL_VIEW croc_chip does not have physical port.
[07/05 14:29:06    182s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[07/05 14:29:06    182s] #To increase the message display limit, refer to the product command reference manual.
[07/05 14:29:06    182s] #WARNING (NRDB-976) The TRACK STEP 2.5200 for preferred direction tracks is smaller than the PITCH 3.2800 for LAYER TopMetal1. This will cause routability problems for NanoRoute.
[07/05 14:29:09    182s] <CMD> uiSetTool select
[07/05 14:29:09    182s] <CMD> deselectAll
[07/05 14:29:10    182s] <CMD> zoomBox 336.77700 353.28300 357.15000 364.22300
[07/05 14:29:10    182s] <CMD> zoomBox 334.84300 352.56000 358.81100 365.43100
[07/05 14:29:10    182s] <CMD> fit
[07/05 14:29:12    183s] <CMD> uiSetTool select
[07/05 14:29:15    183s] <CMD> fit
[07/05 14:29:15    183s] <CMD> zoomBox 490.77800 247.22200 551.24800 206.90900
[07/05 14:29:17    183s] <CMD> fit
[07/05 14:29:18    184s] <CMD> zoomBox 561.32600 203.54900 601.63900 180.03400
[07/05 14:29:19    184s] <CMD> fit
[07/05 14:29:19    184s] <CMD> zoomBox 568.04500 274.09700 662.10800 133.00200
[07/05 14:29:20    184s] <CMD> zoomBox 578.02900 190.54400 607.45700 170.04900
[07/05 14:29:21    184s] <CMD> zoomBox 585.26200 183.71200 592.17000 178.14000
[07/05 14:29:22    184s] <CMD> selectWire 588.5000 180.1800 589.5000 1457.8200 3 VSS
[07/05 14:29:23    184s] <CMD> uiSetTool move
[07/05 14:29:25    185s] <CMD> uiSetTool select
[07/05 14:29:26    185s] <CMD> deselectAll
[07/05 14:29:26    185s] <CMD> selectWire 588.5000 180.1800 589.5000 1457.8200 3 VSS
[07/05 14:29:27    185s] <CMD> uiSetTool move
[07/05 14:29:28    185s] <CMD> editResize -direction y -offset 0.063 -side low -no_conn 1
[07/05 14:29:28    185s] <CMD> uiSetTool select
[07/05 14:29:29    185s] <CMD> deselectAll
[07/05 14:29:29    185s] <CMD> zoomBox 582.24300 177.46100 594.45000 184.01600
[07/05 14:29:29    185s] <CMD> zoomBox 574.39600 173.32700 597.78100 185.88500
[07/05 14:29:29    185s] <CMD> fit
[07/05 14:29:32    186s] <CMD> zoomBox 470.62200 233.78400 524.37200 183.39300
[07/05 14:29:32    186s] <CMD> fit
[07/05 14:29:33    186s] <CMD> zoomBox 171.63500 297.61300 225.38600 240.50300
[07/05 14:29:35    186s] <CMD> zoomBox 178.51600 262.51700 185.53500 252.73300
[07/05 14:29:36    186s] <CMD> selectWire 180.0000 258.5000 619.1700 259.5000 4 VSS
[07/05 14:29:36    186s] <CMD> uiSetTool move
[07/05 14:29:39    187s] <CMD> editResize -direction x -offset 0.037 -side low -no_conn 1
[07/05 14:29:39    187s] <CMD> uiSetTool select
[07/05 14:29:40    187s] <CMD> deselectAll
[07/05 14:29:40    187s] <CMD> fit
[07/05 14:29:42    187s] <CMD> setLayerPreference violation -isVisible 1
[07/05 14:29:45    188s] <CMD> zoomBox 309.37100 1463.32600 433.66900 1392.77800
[07/05 14:29:46    188s] <CMD> zoomBox 343.01200 1458.85900 356.93800 1452.15900
[07/05 14:29:47    188s] <CMD> selectMarker 180.0000 180.1800 1460.0000 1457.8200 -1 3 7
[07/05 14:29:49    188s] <CMD> setLayerPreference violation -isVisible 0
[07/05 14:29:49    188s] <CMD> deselectAll
[07/05 14:29:51    189s] <CMD> selectWire 180.0000 1455.5000 1460.0000 1456.5000 4 VDD
[07/05 14:29:51    189s] <CMD> deselectAll
[07/05 14:29:55    189s] <CMD> win
[07/05 14:29:57    190s] <CMD> fit
[07/05 14:30:04    191s] <CMD> zoomBox 484.06000 253.94000 662.10800 116.20500
[07/05 14:30:13    192s] <CMD> zoomBox 498.95800 186.48300 520.24700 175.71100
[07/05 14:30:15    192s] <CMD> selectWire 510.5000 180.1800 511.5000 1457.8200 3 VDD
[07/05 14:30:15    192s] <CMD> deselectAll
[07/05 14:30:15    192s] <CMD> selectWire 513.5000 180.1800 514.5000 1457.8200 3 VSS
[07/05 14:30:16    193s] <CMD> deselectAll
[07/05 14:30:37    196s] <CMD> uiSetTool cutWire
[07/05 14:30:38    196s] <CMD> editCutWire -only_visible_wires -line { 506.43 184.918 506.43 182.64 }
[07/05 14:30:38    196s] Cut-line is auto-snapped from (506.430000 184.918000 506.430000 182.640000) to (506.430000 184.920000 506.430000 182.640000).
[07/05 14:30:38    196s] <CMD> uiSetTool select
[07/05 14:30:40    196s] <CMD> fit
[07/05 14:30:43    197s] <CMD> win off
[07/05 14:30:45    197s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[07/05 14:30:45    197s] #% Begin save design ... (date=07/05 14:30:45, mem=1231.5M)
[07/05 14:30:46    197s] % Begin Save ccopt configuration ... (date=07/05 14:30:46, mem=1231.5M)
[07/05 14:30:46    197s] % End Save ccopt configuration ... (date=07/05 14:30:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1231.5M, current mem=1231.5M)
[07/05 14:30:46    197s] % Begin Save netlist data ... (date=07/05 14:30:46, mem=1231.5M)
[07/05 14:30:46    197s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[07/05 14:30:46    197s] % End Save netlist data ... (date=07/05 14:30:46, total cpu=0:00:00.3, real=0:00:00.0, peak res=1307.8M, current mem=1239.0M)
[07/05 14:30:46    197s] Saving symbol-table file in separate thread ...
[07/05 14:30:46    197s] Saving congestion map file in separate thread ...
[07/05 14:30:46    197s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[07/05 14:30:46    197s] % Begin Save AAE data ... (date=07/05 14:30:46, mem=1239.0M)
[07/05 14:30:46    197s] Saving AAE Data ...
[07/05 14:30:46    197s] % End Save AAE data ... (date=07/05 14:30:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.0M, current mem=1239.0M)
[07/05 14:30:46    198s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[07/05 14:30:46    198s] Saving mode setting ...
[07/05 14:30:46    198s] Saving global file ...
[07/05 14:30:47    198s] Saving Drc markers ...
[07/05 14:30:47    198s] ... 1007 markers are saved ...
[07/05 14:30:47    198s] ... 2 geometry drc markers are saved ...
[07/05 14:30:47    198s] ... 0 antenna drc markers are saved ...
[07/05 14:30:47    198s] Saving special route data file in separate thread ...
[07/05 14:30:47    198s] Saving PG file in separate thread ...
[07/05 14:30:47    198s] Saving placement file in separate thread ...
[07/05 14:30:47    198s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat Jul  5 14:30:47 2025)
[07/05 14:30:47    198s] Saving route file in separate thread ...
[07/05 14:30:47    198s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/05 14:30:47    198s] Saving property file in separate thread ...
[07/05 14:30:47    198s] Save Adaptive View Pruning View Names to Binary file
[07/05 14:30:47    198s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[07/05 14:30:47    198s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2061.3M) ***
[07/05 14:30:47    198s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2061.3M) ***
[07/05 14:30:47    198s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2061.3M) ***
[07/05 14:30:47    198s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2061.3M) ***
[07/05 14:30:47    198s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:30:47    198s] % Begin Save power constraints data ... (date=07/05 14:30:47, mem=1239.8M)
[07/05 14:30:47    198s] % End Save power constraints data ... (date=07/05 14:30:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.8M, current mem=1239.8M)
[07/05 14:30:54    203s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[07/05 14:30:54    203s] #% End save design ... (date=07/05 14:30:54, total cpu=0:00:05.6, real=0:00:09.0, peak res=1307.8M, current mem=1240.0M)
[07/05 14:30:54    203s] *** Message Summary: 0 warning(s), 0 error(s)
[07/05 14:30:54    203s] 
[07/05 14:31:39    208s] <CMD> addWellTap -cell sky130_fd_sc_hd__tapvpwrvgnd_1 -cellInterval 40 -inRowOffset 25 -prefix WELLTAP
[07/05 14:31:39    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:1999.3M
[07/05 14:31:39    208s] #spOpts: VtWidth 
[07/05 14:31:39    208s] All LLGs are deleted
[07/05 14:31:39    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1999.3M
[07/05 14:31:39    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1999.3M
[07/05 14:31:39    208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1999.3M
[07/05 14:31:39    208s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1999.3M
[07/05 14:31:39    208s] Core basic site is CoreSite
[07/05 14:31:39    208s] SiteArray: non-trimmed site array dimensions = 338 x 2666
[07/05 14:31:39    208s] SiteArray: use 3,809,280 bytes
[07/05 14:31:39    208s] SiteArray: current memory after site array memory allocation 1999.3M
[07/05 14:31:39    208s] SiteArray: FP blocked sites are writable
[07/05 14:31:39    208s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/05 14:31:39    208s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1999.3M
[07/05 14:31:39    208s] Process 87573 wires and vias for routing blockage analysis
[07/05 14:31:39    208s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.493, REAL:0.041, MEM:1999.3M
[07/05 14:31:39    208s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.761, REAL:0.131, MEM:1999.3M
[07/05 14:31:39    208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.772, REAL:0.150, MEM:1999.3M
[07/05 14:31:39    208s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=1999.3MB).
[07/05 14:31:39    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.825, REAL:0.234, MEM:1999.3M
[07/05 14:31:39    208s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.840 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[07/05 14:31:40    208s] Type 'man IMPSP-5134' for more detail.
[07/05 14:31:40    208s] **WARN: (IMPSP-5134):	Setting inRowOffset to 24.960 (microns) as a multiple of cell sky130_fd_sc_hd__tapvpwrvgnd_1's techSite 'CoreSite' width of 0.480 microns
[07/05 14:31:40    208s] Type 'man IMPSP-5134' for more detail.
[07/05 14:31:40    208s] For 9429 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[07/05 14:31:40    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2001.6M
[07/05 14:31:40    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.007, MEM:2001.6M
[07/05 14:31:40    209s] All LLGs are deleted
[07/05 14:31:40    209s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2001.6M
[07/05 14:31:40    209s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.004, MEM:2001.6M
[07/05 14:31:40    209s] Inserted 9429 well-taps <sky130_fd_sc_hd__tapvpwrvgnd_1> cells (prefix WELLTAP).
[07/05 14:31:41    209s] <CMD> win
[07/05 14:31:43    209s] <CMD> win
[07/05 14:31:43    209s] <CMD> fit
[07/05 14:31:45    209s] <CMD> setLayerPreference node_layer -isVisible 1
[07/05 14:31:45    209s] <CMD> setLayerPreference node_layer -isVisible 0
[07/05 14:31:46    210s] <CMD> zoomBox 551.24800 905.66500 756.17100 744.41300
[07/05 14:31:47    210s] <CMD> zoomBox 631.48900 833.29700 654.61000 817.68200
[07/05 14:31:47    210s] <CMD> zoomBox 641.97300 827.56900 646.48000 824.13700
[07/05 14:31:48    210s] <CMD> setLayerPreference allM1 -isVisible 1
[07/05 14:31:48    210s] <CMD> setLayerPreference allM2Cont -isVisible 0
[07/05 14:31:48    210s] <CMD> setLayerPreference allM3Cont -isVisible 0
[07/05 14:31:48    210s] <CMD> setLayerPreference allM4Cont -isVisible 0
[07/05 14:31:48    210s] <CMD> setLayerPreference allM5Cont -isVisible 0
[07/05 14:31:48    210s] <CMD> setLayerPreference allM6Cont -isVisible 0
[07/05 14:31:48    210s] <CMD> setLayerPreference allM7Cont -isVisible 0
[07/05 14:31:48    210s] <CMD> setLayerPreference allM8Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> zoomBox 635.31500 821.72000 652.26800 830.82400
[07/05 14:31:50    210s] <CMD> setLayerPreference allM1 -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM2Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM3Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM4Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM5Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM6Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM7Cont -isVisible 0
[07/05 14:31:50    210s] <CMD> setLayerPreference allM8Cont -isVisible 0
[07/05 14:31:53    210s] <CMD> win
[07/05 14:31:55    211s] <CMD> selectInst WELLTAP_4065
[07/05 14:32:03    212s] <CMD> setLayerPreference Cont -isVisible 1
[07/05 14:32:04    212s] <CMD> setLayerPreference Metal1 -isVisible 1
[07/05 14:32:09    213s] <CMD> deselectAll
[07/05 14:32:10    213s] <CMD> setLayerPreference allM1 -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM2Cont -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM3Cont -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM4Cont -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM5Cont -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM6Cont -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM7Cont -isVisible 0
[07/05 14:32:10    213s] <CMD> setLayerPreference allM8Cont -isVisible 0
[07/05 14:32:12    213s] <CMD> zoomBox 631.30300 820.06600 654.76900 832.66700
[07/05 14:32:12    213s] <CMD> zoomBox 618.06600 814.60800 663.02000 838.74800
[07/05 14:32:12    213s] <CMD> zoomBox 607.43000 810.22200 669.65000 843.63400
[07/05 14:32:19    214s] <CMD> win off
[07/05 14:32:59    218s] <CMD> saveDesign SAVED/00_init_design_PG.invs
[07/05 14:32:59    218s] #% Begin save design ... (date=07/05 14:32:59, mem=1244.1M)
[07/05 14:32:59    218s] % Begin Save ccopt configuration ... (date=07/05 14:32:59, mem=1244.1M)
[07/05 14:32:59    218s] % End Save ccopt configuration ... (date=07/05 14:32:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1244.3M, current mem=1244.3M)
[07/05 14:32:59    218s] % Begin Save netlist data ... (date=07/05 14:32:59, mem=1244.3M)
[07/05 14:32:59    218s] Writing Binary DB to SAVED/00_init_design_PG.invs.dat.tmp/vbin/croc_chip.v.bin in multi-threaded mode...
[07/05 14:32:59    219s] % End Save netlist data ... (date=07/05 14:32:59, total cpu=0:00:00.3, real=0:00:00.0, peak res=1317.8M, current mem=1246.5M)
[07/05 14:32:59    219s] Saving symbol-table file in separate thread ...
[07/05 14:32:59    219s] Saving congestion map file in separate thread ...
[07/05 14:32:59    219s] Saving congestion map file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.route.congmap.gz ...
[07/05 14:32:59    219s] % Begin Save AAE data ... (date=07/05 14:32:59, mem=1246.5M)
[07/05 14:32:59    219s] Saving AAE Data ...
[07/05 14:32:59    219s] % End Save AAE data ... (date=07/05 14:32:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.5M, current mem=1246.5M)
[07/05 14:32:59    219s] Saving preference file SAVED/00_init_design_PG.invs.dat.tmp/gui.pref.tcl ...
[07/05 14:32:59    219s] Saving mode setting ...
[07/05 14:32:59    219s] Saving global file ...
[07/05 14:33:00    219s] Saving Drc markers ...
[07/05 14:33:00    219s] ... 1007 markers are saved ...
[07/05 14:33:00    219s] ... 2 geometry drc markers are saved ...
[07/05 14:33:00    219s] ... 0 antenna drc markers are saved ...
[07/05 14:33:00    219s] Saving special route data file in separate thread ...
[07/05 14:33:00    219s] Saving PG file in separate thread ...
[07/05 14:33:00    219s] Saving placement file in separate thread ...
[07/05 14:33:00    219s] Saving PG file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat Jul  5 14:33:00 2025)
[07/05 14:33:00    219s] Saving route file in separate thread ...
[07/05 14:33:00    219s] Saving property file in separate thread ...
[07/05 14:33:00    219s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/05 14:33:00    219s] Saving property file SAVED/00_init_design_PG.invs.dat.tmp/croc_chip.prop
[07/05 14:33:00    219s] Save Adaptive View Pruning View Names to Binary file
[07/05 14:33:00    219s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] *** Completed savePlace (cpu=0:00:00.3 real=0:00:00.0 mem=2078.1M) ***
[07/05 14:33:00    219s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2078.1M) ***
[07/05 14:33:00    219s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=2078.1M) ***
[07/05 14:33:00    219s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2062.1M) ***
[07/05 14:33:00    219s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[07/05 14:33:00    219s] % Begin Save power constraints data ... (date=07/05 14:33:00, mem=1247.7M)
[07/05 14:33:01    220s] % End Save power constraints data ... (date=07/05 14:33:00, total cpu=0:00:00.0, real=0:00:01.0, peak res=1247.7M, current mem=1247.7M)
[07/05 14:33:06    224s] Generated self-contained design 00_init_design_PG.invs.dat.tmp
[07/05 14:33:07    224s] #% End save design ... (date=07/05 14:33:07, total cpu=0:00:05.9, real=0:00:08.0, peak res=1317.8M, current mem=1248.0M)
[07/05 14:33:07    224s] *** Message Summary: 0 warning(s), 0 error(s)
[07/05 14:33:07    224s] 
[07/06 14:15:32   9155s] 
[07/06 14:15:32   9155s] *** Memory Usage v#1 (Current mem = 1992.141M, initial mem = 273.906M) ***
[07/06 14:15:32   9155s] 
[07/06 14:15:32   9155s] *** Summary of all messages that are not suppressed in this session:
[07/06 14:15:32   9155s] Severity  ID               Count  Summary                                  
[07/06 14:15:32   9155s] WARNING   IMPLF-58            22  MACRO '%s' has been found in the databas...
[07/06 14:15:32   9155s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[07/06 14:15:32   9155s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/06 14:15:33   9155s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/06 14:15:33   9155s] WARNING   IMPFP-7238           1  CORE's corner: %s is NOT on %s,  Please ...
[07/06 14:15:33   9155s] WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
[07/06 14:15:33   9155s] WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
[07/06 14:15:33   9155s] WARNING   IMPTS-282           28  Cell '%s' is not a level shifter cell bu...
[07/06 14:15:33   9155s] WARNING   IMPEXT-2766          7  The sheet resistance for layer %s is not...
[07/06 14:15:33   9155s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[07/06 14:15:33   9155s] WARNING   IMPEXT-2776          6  The via resistance between layers %s and...
[07/06 14:15:33   9155s] WARNING   IMPVL-129          177  The identifier '%s' in module '%s' is %d...
[07/06 14:15:33   9155s] WARNING   IMPVL-159          186  Pin '%s' of cell '%s' is defined in LEF ...
[07/06 14:15:33   9155s] Coming back from suspended mode. Rechecking license server status...
[07/06 14:15:33   9155s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
