{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_project_wrapper.v",
        "dir::../../verilog/rtl/add.v",                         
"dir::../../verilog/rtl/forward_pass_mul_bkb.v",
"dir::../../verilog/rtl/forward_pass_mux_kbM.v",
"dir::../../verilog/rtl/forward_pass_biaseOg.v",        
"dir::../../verilog/rtl/forward_pass.v",
"dir::../../verilog/rtl/forward_pass_biasg8j.v",        
"dir::../../verilog/rtl/forward_pass_weigcud.v",
"dir::../../verilog/rtl/forward_pass_conv1.v",          
"dir::../../verilog/rtl/forward_pass_conv2.v",          
"dir::../../verilog/rtl/forward_pass_weigdEe.v",
"dir::../../verilog/rtl/forward_pass_dense.v",          
"dir::../../verilog/rtl/forward_pass_maxphbi.v",        
"dir::../../verilog/rtl/forward_pass_weigfYi.v",
"dir::../../verilog/rtl/forward_pass_maxpibs.v",        
"dir::../../verilog/rtl/multiply_custom_floa.v"
    ],
    "//SYNTH_STRATEGY":"AREA 0",
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT":75,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT":60,
    "PL_RESIZER_ALLOW_SETUP_VIOS":1,
    "GLB_RESIZER_ALLOW_SETUP_VIOS":1,
    "PL_RESIZER_HOLD_SLACK_MARGIN":0.3,
    "SYNTH_NO_FLAT":1,
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "image_r_Clk_A",
    "MAGIC_DEF_LABELS": 0,
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "IO_SYNC": 0,
    "RUN_LINTER": 0,
    "//QUIT_ON_SYNTH_CHECKS": 0,
       "//RUN_CTS": 0,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
     "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
        "ROUTING_CORES": 24,
        
"GRT_ADJUSTMENT":0.2,
        "FP_CORE_UTIL":30,
        "PL_TARGET_DENSITY":0.35,
        
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_PDN_CHECK_NODES": 0,
        "FP_PDN_ENABLE_RAILS": 0,
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "DIODE_INSERTION_STRATEGY": 0,
        "MAGIC_WRITE_FULL_LEF": 0
    }
}
