
SDMMC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e864  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  0800eafc  0800eafc  0001eafc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec84  0800ec84  000201cc  2**0
                  CONTENTS
  4 .ARM          00000000  0800ec84  0800ec84  000201cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ec84  0800ec84  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec84  0800ec84  0001ec84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ec88  0800ec88  0001ec88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  24000000  0800ec8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a94  240001cc  0800ee58  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24004c60  0800ee58  00024c60  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e0a3  00000000  00000000  000201fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005452  00000000  00000000  0004e29d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001638  00000000  00000000  000536f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001418  00000000  00000000  00054d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003bb28  00000000  00000000  00056140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000186bc  00000000  00000000  00091c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00159612  00000000  00000000  000aa324  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00203936  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b10  00000000  00000000  002039b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001cc 	.word	0x240001cc
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800eae4 	.word	0x0800eae4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001d0 	.word	0x240001d0
 80002d4:	0800eae4 	.word	0x0800eae4

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b5b0      	push	{r4, r5, r7, lr}
 80002da:	b08e      	sub	sp, #56	; 0x38
 80002dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002de:	f000 fb7b 	bl	80009d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e2:	f000 f851 	bl	8000388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e6:	f000 f935 	bl	8000554 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 80002ea:	f000 f911 	bl	8000510 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80002ee:	f008 fc69 	bl	8008bc4 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 80002f2:	f00d fdfd 	bl	800def0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */


  if(f_mount(&myFATAFS, SDPath, 1) == FR_OK){
 80002f6:	2201      	movs	r2, #1
 80002f8:	491c      	ldr	r1, [pc, #112]	; (800036c <main+0x94>)
 80002fa:	481d      	ldr	r0, [pc, #116]	; (8000370 <main+0x98>)
 80002fc:	f00d f94e 	bl	800d59c <f_mount>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d128      	bne.n	8000358 <main+0x80>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000306:	2101      	movs	r1, #1
 8000308:	481a      	ldr	r0, [pc, #104]	; (8000374 <main+0x9c>)
 800030a:	f000 fefe 	bl	800110a <HAL_GPIO_TogglePin>
	  char myPath[] = "Data.csv\0";
 800030e:	4a1a      	ldr	r2, [pc, #104]	; (8000378 <main+0xa0>)
 8000310:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000314:	ca07      	ldmia	r2, {r0, r1, r2}
 8000316:	c303      	stmia	r3!, {r0, r1}
 8000318:	801a      	strh	r2, [r3, #0]
	  f_open(&myFILE, myPath, FA_WRITE | FA_CREATE_ALWAYS);
 800031a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800031e:	220a      	movs	r2, #10
 8000320:	4619      	mov	r1, r3
 8000322:	4816      	ldr	r0, [pc, #88]	; (800037c <main+0xa4>)
 8000324:	f00d f980 	bl	800d628 <f_open>
	  char myData[] = "This is some data. This is some more data";
 8000328:	4b15      	ldr	r3, [pc, #84]	; (8000380 <main+0xa8>)
 800032a:	463c      	mov	r4, r7
 800032c:	461d      	mov	r5, r3
 800032e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000330:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000332:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000334:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000336:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800033a:	c403      	stmia	r4!, {r0, r1}
 800033c:	8022      	strh	r2, [r4, #0]
	  f_write(&myFILE, myData, sizeof(myData), &testByte);
 800033e:	4639      	mov	r1, r7
 8000340:	4b10      	ldr	r3, [pc, #64]	; (8000384 <main+0xac>)
 8000342:	222a      	movs	r2, #42	; 0x2a
 8000344:	480d      	ldr	r0, [pc, #52]	; (800037c <main+0xa4>)
 8000346:	f00d fb3b 	bl	800d9c0 <f_write>
	  f_close(&myFILE);
 800034a:	480c      	ldr	r0, [pc, #48]	; (800037c <main+0xa4>)
 800034c:	f00d fd4a 	bl	800dde4 <f_close>
	  HAL_Delay(3000);
 8000350:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000354:	f000 fbd2 	bl	8000afc <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000358:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800035c:	4805      	ldr	r0, [pc, #20]	; (8000374 <main+0x9c>)
 800035e:	f000 fed4 	bl	800110a <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000362:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000366:	f000 fbc9 	bl	8000afc <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800036a:	e7f5      	b.n	8000358 <main+0x80>
 800036c:	2400231c 	.word	0x2400231c
 8000370:	240012dc 	.word	0x240012dc
 8000374:	58020400 	.word	0x58020400
 8000378:	0800eafc 	.word	0x0800eafc
 800037c:	2400022c 	.word	0x2400022c
 8000380:	0800eb08 	.word	0x0800eb08
 8000384:	24002310 	.word	0x24002310

08000388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b0cc      	sub	sp, #304	; 0x130
 800038c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800038e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000392:	224c      	movs	r2, #76	; 0x4c
 8000394:	2100      	movs	r1, #0
 8000396:	4618      	mov	r0, r3
 8000398:	f00e fae2 	bl	800e960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800039c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80003a0:	2220      	movs	r2, #32
 80003a2:	2100      	movs	r1, #0
 80003a4:	4618      	mov	r0, r3
 80003a6:	f00e fadb 	bl	800e960 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80003aa:	f107 0308 	add.w	r3, r7, #8
 80003ae:	4618      	mov	r0, r3
 80003b0:	23bc      	movs	r3, #188	; 0xbc
 80003b2:	461a      	mov	r2, r3
 80003b4:	2100      	movs	r1, #0
 80003b6:	f00e fad3 	bl	800e960 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80003ba:	2002      	movs	r0, #2
 80003bc:	f002 f8c8 	bl	8002550 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	4b50      	ldr	r3, [pc, #320]	; (8000508 <SystemClock_Config+0x180>)
 80003c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003ca:	4a4f      	ldr	r2, [pc, #316]	; (8000508 <SystemClock_Config+0x180>)
 80003cc:	f023 0301 	bic.w	r3, r3, #1
 80003d0:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003d2:	4b4d      	ldr	r3, [pc, #308]	; (8000508 <SystemClock_Config+0x180>)
 80003d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003d6:	f003 0201 	and.w	r2, r3, #1
 80003da:	1d3b      	adds	r3, r7, #4
 80003dc:	601a      	str	r2, [r3, #0]
 80003de:	4b4b      	ldr	r3, [pc, #300]	; (800050c <SystemClock_Config+0x184>)
 80003e0:	699b      	ldr	r3, [r3, #24]
 80003e2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80003e6:	4a49      	ldr	r2, [pc, #292]	; (800050c <SystemClock_Config+0x184>)
 80003e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ec:	6193      	str	r3, [r2, #24]
 80003ee:	4b47      	ldr	r3, [pc, #284]	; (800050c <SystemClock_Config+0x184>)
 80003f0:	699b      	ldr	r3, [r3, #24]
 80003f2:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	1d3b      	adds	r3, r7, #4
 80003fc:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003fe:	bf00      	nop
 8000400:	4b42      	ldr	r3, [pc, #264]	; (800050c <SystemClock_Config+0x184>)
 8000402:	699b      	ldr	r3, [r3, #24]
 8000404:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800040c:	d1f8      	bne.n	8000400 <SystemClock_Config+0x78>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800040e:	2323      	movs	r3, #35	; 0x23
 8000410:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000414:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000418:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800041c:	2301      	movs	r3, #1
 800041e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000422:	2340      	movs	r3, #64	; 0x40
 8000424:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000428:	2301      	movs	r3, #1
 800042a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042e:	2302      	movs	r3, #2
 8000430:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000434:	2302      	movs	r3, #2
 8000436:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800043a:	2301      	movs	r3, #1
 800043c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 18;
 8000440:	2312      	movs	r3, #18
 8000442:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000446:	2302      	movs	r3, #2
 8000448:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 75;
 800044c:	234b      	movs	r3, #75	; 0x4b
 800044e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000452:	2302      	movs	r3, #2
 8000454:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000458:	230c      	movs	r3, #12
 800045a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800045e:	2302      	movs	r3, #2
 8000460:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 8000464:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000468:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000470:	4618      	mov	r0, r3
 8000472:	f002 f8b7 	bl	80025e4 <HAL_RCC_OscConfig>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800047c:	f000 f8fa 	bl	8000674 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000480:	233f      	movs	r3, #63	; 0x3f
 8000482:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000486:	2300      	movs	r3, #0
 8000488:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000492:	2300      	movs	r3, #0
 8000494:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000498:	2300      	movs	r3, #0
 800049a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800049e:	2300      	movs	r3, #0
 80004a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80004aa:	2300      	movs	r3, #0
 80004ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004b0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80004b4:	2100      	movs	r1, #0
 80004b6:	4618      	mov	r0, r3
 80004b8:	f002 fca4 	bl	8002e04 <HAL_RCC_ClockConfig>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x13e>
  {
    Error_Handler();
 80004c2:	f000 f8d7 	bl	8000674 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC|RCC_PERIPHCLK_USB;
 80004c6:	f107 0308 	add.w	r3, r7, #8
 80004ca:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80004ce:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80004d0:	f107 0308 	add.w	r3, r7, #8
 80004d4:	2200      	movs	r2, #0
 80004d6:	64da      	str	r2, [r3, #76]	; 0x4c
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80004d8:	f107 0308 	add.w	r3, r7, #8
 80004dc:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80004e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80004e4:	f107 0308 	add.w	r3, r7, #8
 80004e8:	4618      	mov	r0, r3
 80004ea:	f002 ffe3 	bl	80034b4 <HAL_RCCEx_PeriphCLKConfig>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <SystemClock_Config+0x170>
  {
    Error_Handler();
 80004f4:	f000 f8be 	bl	8000674 <Error_Handler>
  }
  /** Enable USB Voltage detector
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 80004f8:	f002 f864 	bl	80025c4 <HAL_PWREx_EnableUSBVoltageDetector>
}
 80004fc:	bf00      	nop
 80004fe:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	58000400 	.word	0x58000400
 800050c:	58024800 	.word	0x58024800

08000510 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000514:	4b0d      	ldr	r3, [pc, #52]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 8000516:	4a0e      	ldr	r2, [pc, #56]	; (8000550 <MX_SDMMC1_SD_Init+0x40>)
 8000518:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 800051c:	2200      	movs	r2, #0
 800051e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000520:	4b0a      	ldr	r3, [pc, #40]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 8000522:	2200      	movs	r2, #0
 8000524:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 8000528:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800052c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800052e:	4b07      	ldr	r3, [pc, #28]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000534:	4b05      	ldr	r3, [pc, #20]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 8000536:	2200      	movs	r2, #0
 8000538:	615a      	str	r2, [r3, #20]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 800053a:	4b04      	ldr	r3, [pc, #16]	; (800054c <MX_SDMMC1_SD_Init+0x3c>)
 800053c:	2201      	movs	r2, #1
 800053e:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	2400125c 	.word	0x2400125c
 8000550:	52007000 	.word	0x52007000

08000554 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b08c      	sub	sp, #48	; 0x30
 8000558:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800055a:	f107 031c 	add.w	r3, r7, #28
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]
 8000568:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800056a:	4b3f      	ldr	r3, [pc, #252]	; (8000668 <MX_GPIO_Init+0x114>)
 800056c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000570:	4a3d      	ldr	r2, [pc, #244]	; (8000668 <MX_GPIO_Init+0x114>)
 8000572:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000576:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800057a:	4b3b      	ldr	r3, [pc, #236]	; (8000668 <MX_GPIO_Init+0x114>)
 800057c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000584:	61bb      	str	r3, [r7, #24]
 8000586:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000588:	4b37      	ldr	r3, [pc, #220]	; (8000668 <MX_GPIO_Init+0x114>)
 800058a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800058e:	4a36      	ldr	r2, [pc, #216]	; (8000668 <MX_GPIO_Init+0x114>)
 8000590:	f043 0302 	orr.w	r3, r3, #2
 8000594:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000598:	4b33      	ldr	r3, [pc, #204]	; (8000668 <MX_GPIO_Init+0x114>)
 800059a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800059e:	f003 0302 	and.w	r3, r3, #2
 80005a2:	617b      	str	r3, [r7, #20]
 80005a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80005a6:	4b30      	ldr	r3, [pc, #192]	; (8000668 <MX_GPIO_Init+0x114>)
 80005a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ac:	4a2e      	ldr	r2, [pc, #184]	; (8000668 <MX_GPIO_Init+0x114>)
 80005ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005b6:	4b2c      	ldr	r3, [pc, #176]	; (8000668 <MX_GPIO_Init+0x114>)
 80005b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c4:	4b28      	ldr	r3, [pc, #160]	; (8000668 <MX_GPIO_Init+0x114>)
 80005c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ca:	4a27      	ldr	r2, [pc, #156]	; (8000668 <MX_GPIO_Init+0x114>)
 80005cc:	f043 0304 	orr.w	r3, r3, #4
 80005d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005d4:	4b24      	ldr	r3, [pc, #144]	; (8000668 <MX_GPIO_Init+0x114>)
 80005d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005da:	f003 0304 	and.w	r3, r3, #4
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e2:	4b21      	ldr	r3, [pc, #132]	; (8000668 <MX_GPIO_Init+0x114>)
 80005e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005e8:	4a1f      	ldr	r2, [pc, #124]	; (8000668 <MX_GPIO_Init+0x114>)
 80005ea:	f043 0301 	orr.w	r3, r3, #1
 80005ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005f2:	4b1d      	ldr	r3, [pc, #116]	; (8000668 <MX_GPIO_Init+0x114>)
 80005f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005f8:	f003 0301 	and.w	r3, r3, #1
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000600:	4b19      	ldr	r3, [pc, #100]	; (8000668 <MX_GPIO_Init+0x114>)
 8000602:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000606:	4a18      	ldr	r2, [pc, #96]	; (8000668 <MX_GPIO_Init+0x114>)
 8000608:	f043 0308 	orr.w	r3, r3, #8
 800060c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000610:	4b15      	ldr	r3, [pc, #84]	; (8000668 <MX_GPIO_Init+0x114>)
 8000612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000616:	f003 0308 	and.w	r3, r3, #8
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 800061e:	2200      	movs	r2, #0
 8000620:	f244 0101 	movw	r1, #16385	; 0x4001
 8000624:	4811      	ldr	r0, [pc, #68]	; (800066c <MX_GPIO_Init+0x118>)
 8000626:	f000 fd57 	bl	80010d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14;
 800062a:	f244 0301 	movw	r3, #16385	; 0x4001
 800062e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000630:	2301      	movs	r3, #1
 8000632:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2300      	movs	r3, #0
 800063a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800063c:	f107 031c 	add.w	r3, r7, #28
 8000640:	4619      	mov	r1, r3
 8000642:	480a      	ldr	r0, [pc, #40]	; (800066c <MX_GPIO_Init+0x118>)
 8000644:	f000 fb98 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000648:	2304      	movs	r3, #4
 800064a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064c:	2300      	movs	r3, #0
 800064e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000654:	f107 031c 	add.w	r3, r7, #28
 8000658:	4619      	mov	r1, r3
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_GPIO_Init+0x11c>)
 800065c:	f000 fb8c 	bl	8000d78 <HAL_GPIO_Init>

}
 8000660:	bf00      	nop
 8000662:	3730      	adds	r7, #48	; 0x30
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	58024400 	.word	0x58024400
 800066c:	58020400 	.word	0x58020400
 8000670:	58021800 	.word	0x58021800

08000674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
	...

08000684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <HAL_MspInit+0x30>)
 800068c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000690:	4a08      	ldr	r2, [pc, #32]	; (80006b4 <HAL_MspInit+0x30>)
 8000692:	f043 0302 	orr.w	r3, r3, #2
 8000696:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800069a:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <HAL_MspInit+0x30>)
 800069c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80006a0:	f003 0302 	and.w	r3, r3, #2
 80006a4:	607b      	str	r3, [r7, #4]
 80006a6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	58024400 	.word	0x58024400

080006b8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b08a      	sub	sp, #40	; 0x28
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c0:	f107 0314 	add.w	r3, r7, #20
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a2a      	ldr	r2, [pc, #168]	; (8000780 <HAL_SD_MspInit+0xc8>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d14d      	bne.n	8000776 <HAL_SD_MspInit+0xbe>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80006da:	4b2a      	ldr	r3, [pc, #168]	; (8000784 <HAL_SD_MspInit+0xcc>)
 80006dc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80006e0:	4a28      	ldr	r2, [pc, #160]	; (8000784 <HAL_SD_MspInit+0xcc>)
 80006e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006e6:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 80006ea:	4b26      	ldr	r3, [pc, #152]	; (8000784 <HAL_SD_MspInit+0xcc>)
 80006ec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80006f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006f4:	613b      	str	r3, [r7, #16]
 80006f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006f8:	4b22      	ldr	r3, [pc, #136]	; (8000784 <HAL_SD_MspInit+0xcc>)
 80006fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006fe:	4a21      	ldr	r2, [pc, #132]	; (8000784 <HAL_SD_MspInit+0xcc>)
 8000700:	f043 0304 	orr.w	r3, r3, #4
 8000704:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000708:	4b1e      	ldr	r3, [pc, #120]	; (8000784 <HAL_SD_MspInit+0xcc>)
 800070a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000716:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <HAL_SD_MspInit+0xcc>)
 8000718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800071c:	4a19      	ldr	r2, [pc, #100]	; (8000784 <HAL_SD_MspInit+0xcc>)
 800071e:	f043 0308 	orr.w	r3, r3, #8
 8000722:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000726:	4b17      	ldr	r3, [pc, #92]	; (8000784 <HAL_SD_MspInit+0xcc>)
 8000728:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800072c:	f003 0308 	and.w	r3, r3, #8
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000734:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000738:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073a:	2302      	movs	r3, #2
 800073c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000742:	2303      	movs	r3, #3
 8000744:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000746:	230c      	movs	r3, #12
 8000748:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074a:	f107 0314 	add.w	r3, r7, #20
 800074e:	4619      	mov	r1, r3
 8000750:	480d      	ldr	r0, [pc, #52]	; (8000788 <HAL_SD_MspInit+0xd0>)
 8000752:	f000 fb11 	bl	8000d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000756:	2304      	movs	r3, #4
 8000758:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075a:	2302      	movs	r3, #2
 800075c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000762:	2303      	movs	r3, #3
 8000764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8000766:	230c      	movs	r3, #12
 8000768:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	4806      	ldr	r0, [pc, #24]	; (800078c <HAL_SD_MspInit+0xd4>)
 8000772:	f000 fb01 	bl	8000d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8000776:	bf00      	nop
 8000778:	3728      	adds	r7, #40	; 0x28
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	52007000 	.word	0x52007000
 8000784:	58024400 	.word	0x58024400
 8000788:	58020800 	.word	0x58020800
 800078c:	58020c00 	.word	0x58020c00

08000790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr

0800079e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <HardFault_Handler+0x4>

080007a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <MemManage_Handler+0x4>

080007aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007ae:	e7fe      	b.n	80007ae <BusFault_Handler+0x4>

080007b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <UsageFault_Handler+0x4>

080007b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007b6:	b480      	push	{r7}
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr

080007c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr

080007d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007e4:	f000 f96a 	bl	8000abc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}

080007ec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80007f0:	4802      	ldr	r0, [pc, #8]	; (80007fc <OTG_FS_IRQHandler+0x10>)
 80007f2:	f000 fdfc 	bl	80013ee <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	24004854 	.word	0x24004854

08000800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000808:	4a14      	ldr	r2, [pc, #80]	; (800085c <_sbrk+0x5c>)
 800080a:	4b15      	ldr	r3, [pc, #84]	; (8000860 <_sbrk+0x60>)
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000814:	4b13      	ldr	r3, [pc, #76]	; (8000864 <_sbrk+0x64>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d102      	bne.n	8000822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <_sbrk+0x64>)
 800081e:	4a12      	ldr	r2, [pc, #72]	; (8000868 <_sbrk+0x68>)
 8000820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000822:	4b10      	ldr	r3, [pc, #64]	; (8000864 <_sbrk+0x64>)
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4413      	add	r3, r2
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	429a      	cmp	r2, r3
 800082e:	d207      	bcs.n	8000840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000830:	f00e f85c 	bl	800e8ec <__errno>
 8000834:	4602      	mov	r2, r0
 8000836:	230c      	movs	r3, #12
 8000838:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800083a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800083e:	e009      	b.n	8000854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000840:	4b08      	ldr	r3, [pc, #32]	; (8000864 <_sbrk+0x64>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000846:	4b07      	ldr	r3, [pc, #28]	; (8000864 <_sbrk+0x64>)
 8000848:	681a      	ldr	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4413      	add	r3, r2
 800084e:	4a05      	ldr	r2, [pc, #20]	; (8000864 <_sbrk+0x64>)
 8000850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000852:	68fb      	ldr	r3, [r7, #12]
}
 8000854:	4618      	mov	r0, r3
 8000856:	3718      	adds	r7, #24
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	24080000 	.word	0x24080000
 8000860:	00000400 	.word	0x00000400
 8000864:	240001e8 	.word	0x240001e8
 8000868:	24004c60 	.word	0x24004c60

0800086c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000870:	4b39      	ldr	r3, [pc, #228]	; (8000958 <SystemInit+0xec>)
 8000872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000876:	4a38      	ldr	r2, [pc, #224]	; (8000958 <SystemInit+0xec>)
 8000878:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800087c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000880:	4b36      	ldr	r3, [pc, #216]	; (800095c <SystemInit+0xf0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f003 030f 	and.w	r3, r3, #15
 8000888:	2b06      	cmp	r3, #6
 800088a:	d807      	bhi.n	800089c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800088c:	4b33      	ldr	r3, [pc, #204]	; (800095c <SystemInit+0xf0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f023 030f 	bic.w	r3, r3, #15
 8000894:	4a31      	ldr	r2, [pc, #196]	; (800095c <SystemInit+0xf0>)
 8000896:	f043 0307 	orr.w	r3, r3, #7
 800089a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800089c:	4b30      	ldr	r3, [pc, #192]	; (8000960 <SystemInit+0xf4>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a2f      	ldr	r2, [pc, #188]	; (8000960 <SystemInit+0xf4>)
 80008a2:	f043 0301 	orr.w	r3, r3, #1
 80008a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80008a8:	4b2d      	ldr	r3, [pc, #180]	; (8000960 <SystemInit+0xf4>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80008ae:	4b2c      	ldr	r3, [pc, #176]	; (8000960 <SystemInit+0xf4>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	492b      	ldr	r1, [pc, #172]	; (8000960 <SystemInit+0xf4>)
 80008b4:	4b2b      	ldr	r3, [pc, #172]	; (8000964 <SystemInit+0xf8>)
 80008b6:	4013      	ands	r3, r2
 80008b8:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008ba:	4b28      	ldr	r3, [pc, #160]	; (800095c <SystemInit+0xf0>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f003 030f 	and.w	r3, r3, #15
 80008c2:	2b07      	cmp	r3, #7
 80008c4:	d907      	bls.n	80008d6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008c6:	4b25      	ldr	r3, [pc, #148]	; (800095c <SystemInit+0xf0>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f023 030f 	bic.w	r3, r3, #15
 80008ce:	4a23      	ldr	r2, [pc, #140]	; (800095c <SystemInit+0xf0>)
 80008d0:	f043 0307 	orr.w	r3, r3, #7
 80008d4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80008d6:	4b22      	ldr	r3, [pc, #136]	; (8000960 <SystemInit+0xf4>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80008dc:	4b20      	ldr	r3, [pc, #128]	; (8000960 <SystemInit+0xf4>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80008e2:	4b1f      	ldr	r3, [pc, #124]	; (8000960 <SystemInit+0xf4>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80008e8:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <SystemInit+0xf4>)
 80008ea:	4a1f      	ldr	r2, [pc, #124]	; (8000968 <SystemInit+0xfc>)
 80008ec:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80008ee:	4b1c      	ldr	r3, [pc, #112]	; (8000960 <SystemInit+0xf4>)
 80008f0:	4a1e      	ldr	r2, [pc, #120]	; (800096c <SystemInit+0x100>)
 80008f2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80008f4:	4b1a      	ldr	r3, [pc, #104]	; (8000960 <SystemInit+0xf4>)
 80008f6:	4a1e      	ldr	r2, [pc, #120]	; (8000970 <SystemInit+0x104>)
 80008f8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80008fa:	4b19      	ldr	r3, [pc, #100]	; (8000960 <SystemInit+0xf4>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000900:	4b17      	ldr	r3, [pc, #92]	; (8000960 <SystemInit+0xf4>)
 8000902:	4a1b      	ldr	r2, [pc, #108]	; (8000970 <SystemInit+0x104>)
 8000904:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000906:	4b16      	ldr	r3, [pc, #88]	; (8000960 <SystemInit+0xf4>)
 8000908:	2200      	movs	r2, #0
 800090a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800090c:	4b14      	ldr	r3, [pc, #80]	; (8000960 <SystemInit+0xf4>)
 800090e:	4a18      	ldr	r2, [pc, #96]	; (8000970 <SystemInit+0x104>)
 8000910:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000912:	4b13      	ldr	r3, [pc, #76]	; (8000960 <SystemInit+0xf4>)
 8000914:	2200      	movs	r2, #0
 8000916:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <SystemInit+0xf4>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a10      	ldr	r2, [pc, #64]	; (8000960 <SystemInit+0xf4>)
 800091e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000922:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000924:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <SystemInit+0xf4>)
 8000926:	2200      	movs	r2, #0
 8000928:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800092a:	4b12      	ldr	r3, [pc, #72]	; (8000974 <SystemInit+0x108>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <SystemInit+0x10c>)
 8000930:	4013      	ands	r3, r2
 8000932:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000936:	d202      	bcs.n	800093e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000938:	4b10      	ldr	r3, [pc, #64]	; (800097c <SystemInit+0x110>)
 800093a:	2201      	movs	r2, #1
 800093c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <SystemInit+0x114>)
 8000940:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000944:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000946:	4b04      	ldr	r3, [pc, #16]	; (8000958 <SystemInit+0xec>)
 8000948:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800094c:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800094e:	bf00      	nop
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	e000ed00 	.word	0xe000ed00
 800095c:	52002000 	.word	0x52002000
 8000960:	58024400 	.word	0x58024400
 8000964:	eaf6ed7f 	.word	0xeaf6ed7f
 8000968:	02020200 	.word	0x02020200
 800096c:	01ff0000 	.word	0x01ff0000
 8000970:	01010280 	.word	0x01010280
 8000974:	5c001000 	.word	0x5c001000
 8000978:	ffff0000 	.word	0xffff0000
 800097c:	51008108 	.word	0x51008108
 8000980:	52004000 	.word	0x52004000

08000984 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000984:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009bc <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000988:	f7ff ff70 	bl	800086c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800098c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800098e:	e003      	b.n	8000998 <LoopCopyDataInit>

08000990 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000990:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000992:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000994:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000996:	3104      	adds	r1, #4

08000998 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000998:	480a      	ldr	r0, [pc, #40]	; (80009c4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800099a:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800099c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800099e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009a0:	d3f6      	bcc.n	8000990 <CopyDataInit>
  ldr  r2, =_sbss
 80009a2:	4a0a      	ldr	r2, [pc, #40]	; (80009cc <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80009a4:	e002      	b.n	80009ac <LoopFillZerobss>

080009a6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009a6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009a8:	f842 3b04 	str.w	r3, [r2], #4

080009ac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009ac:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80009ae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009b0:	d3f9      	bcc.n	80009a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009b2:	f00d ffa1 	bl	800e8f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009b6:	f7ff fc8f 	bl	80002d8 <main>
  bx  lr    
 80009ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009bc:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80009c0:	0800ec8c 	.word	0x0800ec8c
  ldr  r0, =_sdata
 80009c4:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80009c8:	240001cc 	.word	0x240001cc
  ldr  r2, =_sbss
 80009cc:	240001cc 	.word	0x240001cc
  ldr  r3, = _ebss
 80009d0:	24004c60 	.word	0x24004c60

080009d4 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC3_IRQHandler>
	...

080009d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009de:	2003      	movs	r0, #3
 80009e0:	f000 f98a 	bl	8000cf8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80009e4:	f002 fbc4 	bl	8003170 <HAL_RCC_GetSysClockFreq>
 80009e8:	4601      	mov	r1, r0
 80009ea:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <HAL_Init+0x68>)
 80009ec:	699b      	ldr	r3, [r3, #24]
 80009ee:	0a1b      	lsrs	r3, r3, #8
 80009f0:	f003 030f 	and.w	r3, r3, #15
 80009f4:	4a13      	ldr	r2, [pc, #76]	; (8000a44 <HAL_Init+0x6c>)
 80009f6:	5cd3      	ldrb	r3, [r2, r3]
 80009f8:	f003 031f 	and.w	r3, r3, #31
 80009fc:	fa21 f303 	lsr.w	r3, r1, r3
 8000a00:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <HAL_Init+0x68>)
 8000a04:	699b      	ldr	r3, [r3, #24]
 8000a06:	f003 030f 	and.w	r3, r3, #15
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <HAL_Init+0x6c>)
 8000a0c:	5cd3      	ldrb	r3, [r2, r3]
 8000a0e:	f003 031f 	and.w	r3, r3, #31
 8000a12:	687a      	ldr	r2, [r7, #4]
 8000a14:	fa22 f303 	lsr.w	r3, r2, r3
 8000a18:	4a0b      	ldr	r2, [pc, #44]	; (8000a48 <HAL_Init+0x70>)
 8000a1a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000a1c:	4a0b      	ldr	r2, [pc, #44]	; (8000a4c <HAL_Init+0x74>)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a22:	2000      	movs	r0, #0
 8000a24:	f000 f814 	bl	8000a50 <HAL_InitTick>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e002      	b.n	8000a38 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a32:	f7ff fe27 	bl	8000684 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	58024400 	.word	0x58024400
 8000a44:	0800ebbc 	.word	0x0800ebbc
 8000a48:	24000004 	.word	0x24000004
 8000a4c:	24000000 	.word	0x24000000

08000a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a58:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <HAL_InitTick+0x60>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d101      	bne.n	8000a64 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000a60:	2301      	movs	r3, #1
 8000a62:	e021      	b.n	8000aa8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a64:	4b13      	ldr	r3, [pc, #76]	; (8000ab4 <HAL_InitTick+0x64>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <HAL_InitTick+0x60>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 f96f 	bl	8000d5e <HAL_SYSTICK_Config>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e00e      	b.n	8000aa8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2b0f      	cmp	r3, #15
 8000a8e:	d80a      	bhi.n	8000aa6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a90:	2200      	movs	r2, #0
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a98:	f000 f939 	bl	8000d0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a9c:	4a06      	ldr	r2, [pc, #24]	; (8000ab8 <HAL_InitTick+0x68>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	e000      	b.n	8000aa8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	2400000c 	.word	0x2400000c
 8000ab4:	24000000 	.word	0x24000000
 8000ab8:	24000008 	.word	0x24000008

08000abc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_IncTick+0x20>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_IncTick+0x24>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4413      	add	r3, r2
 8000acc:	4a04      	ldr	r2, [pc, #16]	; (8000ae0 <HAL_IncTick+0x24>)
 8000ace:	6013      	str	r3, [r2, #0]
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	2400000c 	.word	0x2400000c
 8000ae0:	24002314 	.word	0x24002314

08000ae4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b03      	ldr	r3, [pc, #12]	; (8000af8 <HAL_GetTick+0x14>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	24002314 	.word	0x24002314

08000afc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b04:	f7ff ffee 	bl	8000ae4 <HAL_GetTick>
 8000b08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b14:	d005      	beq.n	8000b22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <HAL_Delay+0x40>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	4413      	add	r3, r2
 8000b20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b22:	bf00      	nop
 8000b24:	f7ff ffde 	bl	8000ae4 <HAL_GetTick>
 8000b28:	4602      	mov	r2, r0
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	1ad3      	subs	r3, r2, r3
 8000b2e:	68fa      	ldr	r2, [r7, #12]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d8f7      	bhi.n	8000b24 <HAL_Delay+0x28>
  {
  }
}
 8000b34:	bf00      	nop
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2400000c 	.word	0x2400000c

08000b40 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000b44:	4b03      	ldr	r3, [pc, #12]	; (8000b54 <HAL_GetREVID+0x14>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	0c1b      	lsrs	r3, r3, #16
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr
 8000b54:	5c001000 	.word	0x5c001000

08000b58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f003 0307 	and.w	r3, r3, #7
 8000b66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b68:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <__NVIC_SetPriorityGrouping+0x40>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b6e:	68ba      	ldr	r2, [r7, #8]
 8000b70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b74:	4013      	ands	r3, r2
 8000b76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b80:	4b06      	ldr	r3, [pc, #24]	; (8000b9c <__NVIC_SetPriorityGrouping+0x44>)
 8000b82:	4313      	orrs	r3, r2
 8000b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b86:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <__NVIC_SetPriorityGrouping+0x40>)
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	60d3      	str	r3, [r2, #12]
}
 8000b8c:	bf00      	nop
 8000b8e:	3714      	adds	r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00
 8000b9c:	05fa0000 	.word	0x05fa0000

08000ba0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ba6:	68db      	ldr	r3, [r3, #12]
 8000ba8:	0a1b      	lsrs	r3, r3, #8
 8000baa:	f003 0307 	and.w	r3, r3, #7
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000bc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	db0b      	blt.n	8000be6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bce:	88fb      	ldrh	r3, [r7, #6]
 8000bd0:	f003 021f 	and.w	r2, r3, #31
 8000bd4:	4907      	ldr	r1, [pc, #28]	; (8000bf4 <__NVIC_EnableIRQ+0x38>)
 8000bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bda:	095b      	lsrs	r3, r3, #5
 8000bdc:	2001      	movs	r0, #1
 8000bde:	fa00 f202 	lsl.w	r2, r0, r2
 8000be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000e100 	.word	0xe000e100

08000bf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	6039      	str	r1, [r7, #0]
 8000c02:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	db0a      	blt.n	8000c22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	490c      	ldr	r1, [pc, #48]	; (8000c44 <__NVIC_SetPriority+0x4c>)
 8000c12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c16:	0112      	lsls	r2, r2, #4
 8000c18:	b2d2      	uxtb	r2, r2
 8000c1a:	440b      	add	r3, r1
 8000c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c20:	e00a      	b.n	8000c38 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	b2da      	uxtb	r2, r3
 8000c26:	4908      	ldr	r1, [pc, #32]	; (8000c48 <__NVIC_SetPriority+0x50>)
 8000c28:	88fb      	ldrh	r3, [r7, #6]
 8000c2a:	f003 030f 	and.w	r3, r3, #15
 8000c2e:	3b04      	subs	r3, #4
 8000c30:	0112      	lsls	r2, r2, #4
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	440b      	add	r3, r1
 8000c36:	761a      	strb	r2, [r3, #24]
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000e100 	.word	0xe000e100
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f003 0307 	and.w	r3, r3, #7
 8000c5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	f1c3 0307 	rsb	r3, r3, #7
 8000c66:	2b04      	cmp	r3, #4
 8000c68:	bf28      	it	cs
 8000c6a:	2304      	movcs	r3, #4
 8000c6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	3304      	adds	r3, #4
 8000c72:	2b06      	cmp	r3, #6
 8000c74:	d902      	bls.n	8000c7c <NVIC_EncodePriority+0x30>
 8000c76:	69fb      	ldr	r3, [r7, #28]
 8000c78:	3b03      	subs	r3, #3
 8000c7a:	e000      	b.n	8000c7e <NVIC_EncodePriority+0x32>
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c84:	69bb      	ldr	r3, [r7, #24]
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43da      	mvns	r2, r3
 8000c8c:	68bb      	ldr	r3, [r7, #8]
 8000c8e:	401a      	ands	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9e:	43d9      	mvns	r1, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca4:	4313      	orrs	r3, r2
         );
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	3724      	adds	r7, #36	; 0x24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
	...

08000cb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cc4:	d301      	bcc.n	8000cca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	e00f      	b.n	8000cea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cca:	4a0a      	ldr	r2, [pc, #40]	; (8000cf4 <SysTick_Config+0x40>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3b01      	subs	r3, #1
 8000cd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cd2:	210f      	movs	r1, #15
 8000cd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cd8:	f7ff ff8e 	bl	8000bf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <SysTick_Config+0x40>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ce2:	4b04      	ldr	r3, [pc, #16]	; (8000cf4 <SysTick_Config+0x40>)
 8000ce4:	2207      	movs	r2, #7
 8000ce6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	e000e010 	.word	0xe000e010

08000cf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f7ff ff29 	bl	8000b58 <__NVIC_SetPriorityGrouping>
}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b086      	sub	sp, #24
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	4603      	mov	r3, r0
 8000d16:	60b9      	str	r1, [r7, #8]
 8000d18:	607a      	str	r2, [r7, #4]
 8000d1a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d1c:	f7ff ff40 	bl	8000ba0 <__NVIC_GetPriorityGrouping>
 8000d20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	68b9      	ldr	r1, [r7, #8]
 8000d26:	6978      	ldr	r0, [r7, #20]
 8000d28:	f7ff ff90 	bl	8000c4c <NVIC_EncodePriority>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d32:	4611      	mov	r1, r2
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ff5f 	bl	8000bf8 <__NVIC_SetPriority>
}
 8000d3a:	bf00      	nop
 8000d3c:	3718      	adds	r7, #24
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b082      	sub	sp, #8
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	4603      	mov	r3, r0
 8000d4a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ff33 	bl	8000bbc <__NVIC_EnableIRQ>
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d66:	6878      	ldr	r0, [r7, #4]
 8000d68:	f7ff ffa4 	bl	8000cb4 <SysTick_Config>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b089      	sub	sp, #36	; 0x24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000d86:	4b89      	ldr	r3, [pc, #548]	; (8000fac <HAL_GPIO_Init+0x234>)
 8000d88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000d8a:	e194      	b.n	80010b6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	2101      	movs	r1, #1
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	fa01 f303 	lsl.w	r3, r1, r3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f000 8186 	beq.w	80010b0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d00b      	beq.n	8000dc4 <HAL_GPIO_Init+0x4c>
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d007      	beq.n	8000dc4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000db8:	2b11      	cmp	r3, #17
 8000dba:	d003      	beq.n	8000dc4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2b12      	cmp	r3, #18
 8000dc2:	d130      	bne.n	8000e26 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	2203      	movs	r2, #3
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	68da      	ldr	r2, [r3, #12]
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	fa02 f303 	lsl.w	r3, r2, r3
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	4313      	orrs	r3, r2
 8000dec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	69ba      	ldr	r2, [r7, #24]
 8000df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43db      	mvns	r3, r3
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	4013      	ands	r3, r2
 8000e08:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	091b      	lsrs	r3, r3, #4
 8000e10:	f003 0201 	and.w	r2, r3, #1
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	69ba      	ldr	r2, [r7, #24]
 8000e24:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	2203      	movs	r2, #3
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d003      	beq.n	8000e66 <HAL_GPIO_Init+0xee>
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2b12      	cmp	r3, #18
 8000e64:	d123      	bne.n	8000eae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	08da      	lsrs	r2, r3, #3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3208      	adds	r2, #8
 8000e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	220f      	movs	r2, #15
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43db      	mvns	r3, r3
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	4013      	ands	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	691a      	ldr	r2, [r3, #16]
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	08da      	lsrs	r2, r3, #3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3208      	adds	r2, #8
 8000ea8:	69b9      	ldr	r1, [r7, #24]
 8000eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000eb4:	69fb      	ldr	r3, [r7, #28]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	2203      	movs	r2, #3
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0203 	and.w	r2, r3, #3
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 80e0 	beq.w	80010b0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef0:	4b2f      	ldr	r3, [pc, #188]	; (8000fb0 <HAL_GPIO_Init+0x238>)
 8000ef2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ef6:	4a2e      	ldr	r2, [pc, #184]	; (8000fb0 <HAL_GPIO_Init+0x238>)
 8000ef8:	f043 0302 	orr.w	r3, r3, #2
 8000efc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f00:	4b2b      	ldr	r3, [pc, #172]	; (8000fb0 <HAL_GPIO_Init+0x238>)
 8000f02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f06:	f003 0302 	and.w	r3, r3, #2
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f0e:	4a29      	ldr	r2, [pc, #164]	; (8000fb4 <HAL_GPIO_Init+0x23c>)
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	089b      	lsrs	r3, r3, #2
 8000f14:	3302      	adds	r3, #2
 8000f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	f003 0303 	and.w	r3, r3, #3
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	220f      	movs	r2, #15
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43db      	mvns	r3, r3
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a20      	ldr	r2, [pc, #128]	; (8000fb8 <HAL_GPIO_Init+0x240>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d052      	beq.n	8000fe0 <HAL_GPIO_Init+0x268>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a1f      	ldr	r2, [pc, #124]	; (8000fbc <HAL_GPIO_Init+0x244>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d031      	beq.n	8000fa6 <HAL_GPIO_Init+0x22e>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a1e      	ldr	r2, [pc, #120]	; (8000fc0 <HAL_GPIO_Init+0x248>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d02b      	beq.n	8000fa2 <HAL_GPIO_Init+0x22a>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a1d      	ldr	r2, [pc, #116]	; (8000fc4 <HAL_GPIO_Init+0x24c>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d025      	beq.n	8000f9e <HAL_GPIO_Init+0x226>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a1c      	ldr	r2, [pc, #112]	; (8000fc8 <HAL_GPIO_Init+0x250>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d01f      	beq.n	8000f9a <HAL_GPIO_Init+0x222>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a1b      	ldr	r2, [pc, #108]	; (8000fcc <HAL_GPIO_Init+0x254>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d019      	beq.n	8000f96 <HAL_GPIO_Init+0x21e>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a1a      	ldr	r2, [pc, #104]	; (8000fd0 <HAL_GPIO_Init+0x258>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d013      	beq.n	8000f92 <HAL_GPIO_Init+0x21a>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a19      	ldr	r2, [pc, #100]	; (8000fd4 <HAL_GPIO_Init+0x25c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d00d      	beq.n	8000f8e <HAL_GPIO_Init+0x216>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a18      	ldr	r2, [pc, #96]	; (8000fd8 <HAL_GPIO_Init+0x260>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d007      	beq.n	8000f8a <HAL_GPIO_Init+0x212>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a17      	ldr	r2, [pc, #92]	; (8000fdc <HAL_GPIO_Init+0x264>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d101      	bne.n	8000f86 <HAL_GPIO_Init+0x20e>
 8000f82:	2309      	movs	r3, #9
 8000f84:	e02d      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f86:	230a      	movs	r3, #10
 8000f88:	e02b      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f8a:	2308      	movs	r3, #8
 8000f8c:	e029      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f8e:	2307      	movs	r3, #7
 8000f90:	e027      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f92:	2306      	movs	r3, #6
 8000f94:	e025      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f96:	2305      	movs	r3, #5
 8000f98:	e023      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	e021      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e01f      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	e01d      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e01b      	b.n	8000fe2 <HAL_GPIO_Init+0x26a>
 8000faa:	bf00      	nop
 8000fac:	58000080 	.word	0x58000080
 8000fb0:	58024400 	.word	0x58024400
 8000fb4:	58000400 	.word	0x58000400
 8000fb8:	58020000 	.word	0x58020000
 8000fbc:	58020400 	.word	0x58020400
 8000fc0:	58020800 	.word	0x58020800
 8000fc4:	58020c00 	.word	0x58020c00
 8000fc8:	58021000 	.word	0x58021000
 8000fcc:	58021400 	.word	0x58021400
 8000fd0:	58021800 	.word	0x58021800
 8000fd4:	58021c00 	.word	0x58021c00
 8000fd8:	58022000 	.word	0x58022000
 8000fdc:	58022400 	.word	0x58022400
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	69fa      	ldr	r2, [r7, #28]
 8000fe4:	f002 0203 	and.w	r2, r2, #3
 8000fe8:	0092      	lsls	r2, r2, #2
 8000fea:	4093      	lsls	r3, r2
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ff2:	4938      	ldr	r1, [pc, #224]	; (80010d4 <HAL_GPIO_Init+0x35c>)
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	089b      	lsrs	r3, r3, #2
 8000ff8:	3302      	adds	r3, #2
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001018:	2b00      	cmp	r3, #0
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	4313      	orrs	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	43db      	mvns	r3, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4013      	ands	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d003      	beq.n	800104e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001054:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d003      	beq.n	800107a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800107a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001082:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	43db      	mvns	r3, r3
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	4013      	ands	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800109c:	2b00      	cmp	r3, #0
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80010a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	3301      	adds	r3, #1
 80010b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	fa22 f303 	lsr.w	r3, r2, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f47f ae63 	bne.w	8000d8c <HAL_GPIO_Init+0x14>
  }
}
 80010c6:	bf00      	nop
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	58000400 	.word	0x58000400

080010d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	807b      	strh	r3, [r7, #2]
 80010e4:	4613      	mov	r3, r2
 80010e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010e8:	787b      	ldrb	r3, [r7, #1]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d003      	beq.n	80010f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ee:	887a      	ldrh	r2, [r7, #2]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80010f4:	e003      	b.n	80010fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80010f6:	887b      	ldrh	r3, [r7, #2]
 80010f8:	041a      	lsls	r2, r3, #16
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	619a      	str	r2, [r3, #24]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr

0800110a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800110a:	b480      	push	{r7}
 800110c:	b083      	sub	sp, #12
 800110e:	af00      	add	r7, sp, #0
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	460b      	mov	r3, r1
 8001114:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	695a      	ldr	r2, [r3, #20]
 800111a:	887b      	ldrh	r3, [r7, #2]
 800111c:	401a      	ands	r2, r3
 800111e:	887b      	ldrh	r3, [r7, #2]
 8001120:	429a      	cmp	r2, r3
 8001122:	d104      	bne.n	800112e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001124:	887b      	ldrh	r3, [r7, #2]
 8001126:	041a      	lsls	r2, r3, #16
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800112c:	e002      	b.n	8001134 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800112e:	887a      	ldrh	r2, [r7, #2]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	619a      	str	r2, [r3, #24]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001142:	b08f      	sub	sp, #60	; 0x3c
 8001144:	af0a      	add	r7, sp, #40	; 0x28
 8001146:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e116      	b.n	8001380 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	d106      	bne.n	8001172 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f00d f89f 	bl	800e2b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2203      	movs	r2, #3
 8001176:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800117e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001182:	2b00      	cmp	r3, #0
 8001184:	d102      	bne.n	800118c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f006 fb10 	bl	80077b6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	687e      	ldr	r6, [r7, #4]
 800119e:	466d      	mov	r5, sp
 80011a0:	f106 0410 	add.w	r4, r6, #16
 80011a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ac:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011b0:	e885 0003 	stmia.w	r5, {r0, r1}
 80011b4:	1d33      	adds	r3, r6, #4
 80011b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b8:	6838      	ldr	r0, [r7, #0]
 80011ba:	f006 f9e7 	bl	800758c <USB_CoreInit>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d005      	beq.n	80011d0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2202      	movs	r2, #2
 80011c8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80011cc:	2301      	movs	r3, #1
 80011ce:	e0d7      	b.n	8001380 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 fafe 	bl	80077d8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011dc:	2300      	movs	r3, #0
 80011de:	73fb      	strb	r3, [r7, #15]
 80011e0:	e04a      	b.n	8001278 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80011e2:	7bfa      	ldrb	r2, [r7, #15]
 80011e4:	6879      	ldr	r1, [r7, #4]
 80011e6:	4613      	mov	r3, r2
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	1a9b      	subs	r3, r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	333d      	adds	r3, #61	; 0x3d
 80011f2:	2201      	movs	r2, #1
 80011f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80011f6:	7bfa      	ldrb	r2, [r7, #15]
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	4613      	mov	r3, r2
 80011fc:	00db      	lsls	r3, r3, #3
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	440b      	add	r3, r1
 8001204:	333c      	adds	r3, #60	; 0x3c
 8001206:	7bfa      	ldrb	r2, [r7, #15]
 8001208:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800120a:	7bfa      	ldrb	r2, [r7, #15]
 800120c:	7bfb      	ldrb	r3, [r7, #15]
 800120e:	b298      	uxth	r0, r3
 8001210:	6879      	ldr	r1, [r7, #4]
 8001212:	4613      	mov	r3, r2
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	1a9b      	subs	r3, r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	440b      	add	r3, r1
 800121c:	3342      	adds	r3, #66	; 0x42
 800121e:	4602      	mov	r2, r0
 8001220:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001222:	7bfa      	ldrb	r2, [r7, #15]
 8001224:	6879      	ldr	r1, [r7, #4]
 8001226:	4613      	mov	r3, r2
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	1a9b      	subs	r3, r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	440b      	add	r3, r1
 8001230:	333f      	adds	r3, #63	; 0x3f
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001236:	7bfa      	ldrb	r2, [r7, #15]
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	4613      	mov	r3, r2
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	1a9b      	subs	r3, r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	440b      	add	r3, r1
 8001244:	3344      	adds	r3, #68	; 0x44
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800124a:	7bfa      	ldrb	r2, [r7, #15]
 800124c:	6879      	ldr	r1, [r7, #4]
 800124e:	4613      	mov	r3, r2
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	1a9b      	subs	r3, r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	440b      	add	r3, r1
 8001258:	3348      	adds	r3, #72	; 0x48
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800125e:	7bfa      	ldrb	r2, [r7, #15]
 8001260:	6879      	ldr	r1, [r7, #4]
 8001262:	4613      	mov	r3, r2
 8001264:	00db      	lsls	r3, r3, #3
 8001266:	1a9b      	subs	r3, r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	440b      	add	r3, r1
 800126c:	3350      	adds	r3, #80	; 0x50
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	3301      	adds	r3, #1
 8001276:	73fb      	strb	r3, [r7, #15]
 8001278:	7bfa      	ldrb	r2, [r7, #15]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	429a      	cmp	r2, r3
 8001280:	d3af      	bcc.n	80011e2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001282:	2300      	movs	r3, #0
 8001284:	73fb      	strb	r3, [r7, #15]
 8001286:	e044      	b.n	8001312 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001288:	7bfa      	ldrb	r2, [r7, #15]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4613      	mov	r3, r2
 800128e:	00db      	lsls	r3, r3, #3
 8001290:	1a9b      	subs	r3, r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	440b      	add	r3, r1
 8001296:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800129e:	7bfa      	ldrb	r2, [r7, #15]
 80012a0:	6879      	ldr	r1, [r7, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	1a9b      	subs	r3, r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80012b0:	7bfa      	ldrb	r2, [r7, #15]
 80012b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012b4:	7bfa      	ldrb	r2, [r7, #15]
 80012b6:	6879      	ldr	r1, [r7, #4]
 80012b8:	4613      	mov	r3, r2
 80012ba:	00db      	lsls	r3, r3, #3
 80012bc:	1a9b      	subs	r3, r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012ca:	7bfa      	ldrb	r2, [r7, #15]
 80012cc:	6879      	ldr	r1, [r7, #4]
 80012ce:	4613      	mov	r3, r2
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	1a9b      	subs	r3, r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	440b      	add	r3, r1
 80012d8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012e0:	7bfa      	ldrb	r2, [r7, #15]
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	4613      	mov	r3, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	1a9b      	subs	r3, r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	440b      	add	r3, r1
 80012ee:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012f6:	7bfa      	ldrb	r2, [r7, #15]
 80012f8:	6879      	ldr	r1, [r7, #4]
 80012fa:	4613      	mov	r3, r2
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	1a9b      	subs	r3, r3, r2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	440b      	add	r3, r1
 8001304:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	3301      	adds	r3, #1
 8001310:	73fb      	strb	r3, [r7, #15]
 8001312:	7bfa      	ldrb	r2, [r7, #15]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	429a      	cmp	r2, r3
 800131a:	d3b5      	bcc.n	8001288 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	603b      	str	r3, [r7, #0]
 8001322:	687e      	ldr	r6, [r7, #4]
 8001324:	466d      	mov	r5, sp
 8001326:	f106 0410 	add.w	r4, r6, #16
 800132a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800132c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800132e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001330:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001332:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001336:	e885 0003 	stmia.w	r5, {r0, r1}
 800133a:	1d33      	adds	r3, r6, #4
 800133c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800133e:	6838      	ldr	r0, [r7, #0]
 8001340:	f006 fa74 	bl	800782c <USB_DevInit>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d005      	beq.n	8001356 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2202      	movs	r2, #2
 800134e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e014      	b.n	8001380 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2200      	movs	r2, #0
 800135a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136a:	2b01      	cmp	r3, #1
 800136c:	d102      	bne.n	8001374 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f001 f8be 	bl	80024f0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f007 fab3 	bl	80088e4 <USB_DevDisconnect>

  return HAL_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001388 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800139c:	2b01      	cmp	r3, #1
 800139e:	d101      	bne.n	80013a4 <HAL_PCD_Start+0x1c>
 80013a0:	2302      	movs	r3, #2
 80013a2:	e020      	b.n	80013e6 <HAL_PCD_Start+0x5e>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2201      	movs	r2, #1
 80013a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d109      	bne.n	80013c8 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d005      	beq.n	80013c8 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013c0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f007 fa71 	bl	80088b4 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f006 f9dc 	bl	8007794 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80013ee:	b590      	push	{r4, r7, lr}
 80013f0:	b08d      	sub	sp, #52	; 0x34
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f007 fb18 	bl	8008a3a <USB_GetMode>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	f040 83ca 	bne.w	8001ba6 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f007 fa7c 	bl	8008914 <USB_ReadInterrupts>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 83c0 	beq.w	8001ba4 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4618      	mov	r0, r3
 800142a:	f007 fa73 	bl	8008914 <USB_ReadInterrupts>
 800142e:	4603      	mov	r3, r0
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b02      	cmp	r3, #2
 8001436:	d107      	bne.n	8001448 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	695a      	ldr	r2, [r3, #20]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f002 0202 	and.w	r2, r2, #2
 8001446:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	f007 fa61 	bl	8008914 <USB_ReadInterrupts>
 8001452:	4603      	mov	r3, r0
 8001454:	f003 0310 	and.w	r3, r3, #16
 8001458:	2b10      	cmp	r3, #16
 800145a:	d161      	bne.n	8001520 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	699a      	ldr	r2, [r3, #24]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f022 0210 	bic.w	r2, r2, #16
 800146a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800146c:	6a3b      	ldr	r3, [r7, #32]
 800146e:	6a1b      	ldr	r3, [r3, #32]
 8001470:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	f003 020f 	and.w	r2, r3, #15
 8001478:	4613      	mov	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	4413      	add	r3, r2
 8001488:	3304      	adds	r3, #4
 800148a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	0c5b      	lsrs	r3, r3, #17
 8001490:	f003 030f 	and.w	r3, r3, #15
 8001494:	2b02      	cmp	r3, #2
 8001496:	d124      	bne.n	80014e2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800149e:	4013      	ands	r3, r2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d035      	beq.n	8001510 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	091b      	lsrs	r3, r3, #4
 80014ac:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	6a38      	ldr	r0, [r7, #32]
 80014b8:	f007 f8d9 	bl	800866e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	68da      	ldr	r2, [r3, #12]
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	091b      	lsrs	r3, r3, #4
 80014c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014c8:	441a      	add	r2, r3
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	699a      	ldr	r2, [r3, #24]
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	091b      	lsrs	r3, r3, #4
 80014d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014da:	441a      	add	r2, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	619a      	str	r2, [r3, #24]
 80014e0:	e016      	b.n	8001510 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	0c5b      	lsrs	r3, r3, #17
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	2b06      	cmp	r3, #6
 80014ec:	d110      	bne.n	8001510 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80014f4:	2208      	movs	r2, #8
 80014f6:	4619      	mov	r1, r3
 80014f8:	6a38      	ldr	r0, [r7, #32]
 80014fa:	f007 f8b8 	bl	800866e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	699a      	ldr	r2, [r3, #24]
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	091b      	lsrs	r3, r3, #4
 8001506:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800150a:	441a      	add	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	699a      	ldr	r2, [r3, #24]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0210 	orr.w	r2, r2, #16
 800151e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f007 f9f5 	bl	8008914 <USB_ReadInterrupts>
 800152a:	4603      	mov	r3, r0
 800152c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001530:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001534:	d16e      	bne.n	8001614 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f007 f9fb 	bl	800893a <USB_ReadDevAllOutEpInterrupt>
 8001544:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001546:	e062      	b.n	800160e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	2b00      	cmp	r3, #0
 8001550:	d057      	beq.n	8001602 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	4611      	mov	r1, r2
 800155c:	4618      	mov	r0, r3
 800155e:	f007 fa20 	bl	80089a2 <USB_ReadDevOutEPInterrupt>
 8001562:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00c      	beq.n	8001588 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800156e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001570:	015a      	lsls	r2, r3, #5
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	4413      	add	r3, r2
 8001576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800157a:	461a      	mov	r2, r3
 800157c:	2301      	movs	r3, #1
 800157e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001580:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f000 fe0a 	bl	800219c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	f003 0308 	and.w	r3, r3, #8
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00c      	beq.n	80015ac <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001594:	015a      	lsls	r2, r3, #5
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	4413      	add	r3, r2
 800159a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800159e:	461a      	mov	r2, r3
 80015a0:	2308      	movs	r3, #8
 80015a2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80015a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f000 ff04 	bl	80023b4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	f003 0310 	and.w	r3, r3, #16
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d008      	beq.n	80015c8 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80015b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b8:	015a      	lsls	r2, r3, #5
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	4413      	add	r3, r2
 80015be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015c2:	461a      	mov	r2, r3
 80015c4:	2310      	movs	r3, #16
 80015c6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	f003 0320 	and.w	r3, r3, #32
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d008      	beq.n	80015e4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	015a      	lsls	r2, r3, #5
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	4413      	add	r3, r2
 80015da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015de:	461a      	mov	r2, r3
 80015e0:	2320      	movs	r3, #32
 80015e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80015ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f0:	015a      	lsls	r2, r3, #5
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	4413      	add	r3, r2
 80015f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015fa:	461a      	mov	r2, r3
 80015fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001600:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	3301      	adds	r3, #1
 8001606:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800160a:	085b      	lsrs	r3, r3, #1
 800160c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800160e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001610:	2b00      	cmp	r3, #0
 8001612:	d199      	bne.n	8001548 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f007 f97b 	bl	8008914 <USB_ReadInterrupts>
 800161e:	4603      	mov	r3, r0
 8001620:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001624:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001628:	f040 80c0 	bne.w	80017ac <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f007 f99c 	bl	800896e <USB_ReadDevAllInEpInterrupt>
 8001636:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800163c:	e0b2      	b.n	80017a4 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800163e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	2b00      	cmp	r3, #0
 8001646:	f000 80a7 	beq.w	8001798 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001650:	b2d2      	uxtb	r2, r2
 8001652:	4611      	mov	r1, r2
 8001654:	4618      	mov	r0, r3
 8001656:	f007 f9c2 	bl	80089de <USB_ReadDevInEPInterrupt>
 800165a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d057      	beq.n	8001716 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001668:	f003 030f 	and.w	r3, r3, #15
 800166c:	2201      	movs	r2, #1
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800167a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	43db      	mvns	r3, r3
 8001680:	69f9      	ldr	r1, [r7, #28]
 8001682:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001686:	4013      	ands	r3, r2
 8001688:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	015a      	lsls	r2, r3, #5
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	4413      	add	r3, r2
 8001692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001696:	461a      	mov	r2, r3
 8001698:	2301      	movs	r3, #1
 800169a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	691b      	ldr	r3, [r3, #16]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d132      	bne.n	800170a <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80016a4:	6879      	ldr	r1, [r7, #4]
 80016a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016a8:	4613      	mov	r3, r2
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	1a9b      	subs	r3, r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	440b      	add	r3, r1
 80016b2:	3348      	adds	r3, #72	; 0x48
 80016b4:	6819      	ldr	r1, [r3, #0]
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ba:	4613      	mov	r3, r2
 80016bc:	00db      	lsls	r3, r3, #3
 80016be:	1a9b      	subs	r3, r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4403      	add	r3, r0
 80016c4:	3344      	adds	r3, #68	; 0x44
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4419      	add	r1, r3
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ce:	4613      	mov	r3, r2
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	1a9b      	subs	r3, r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4403      	add	r3, r0
 80016d8:	3348      	adds	r3, #72	; 0x48
 80016da:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80016dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d113      	bne.n	800170a <HAL_PCD_IRQHandler+0x31c>
 80016e2:	6879      	ldr	r1, [r7, #4]
 80016e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016e6:	4613      	mov	r3, r2
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	1a9b      	subs	r3, r3, r2
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	440b      	add	r3, r1
 80016f0:	3350      	adds	r3, #80	; 0x50
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d108      	bne.n	800170a <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6818      	ldr	r0, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001702:	461a      	mov	r2, r3
 8001704:	2101      	movs	r1, #1
 8001706:	f007 f9cb 	bl	8008aa0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	b2db      	uxtb	r3, r3
 800170e:	4619      	mov	r1, r3
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f00c fe4c 	bl	800e3ae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	f003 0308 	and.w	r3, r3, #8
 800171c:	2b00      	cmp	r3, #0
 800171e:	d008      	beq.n	8001732 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001722:	015a      	lsls	r2, r3, #5
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	4413      	add	r3, r2
 8001728:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800172c:	461a      	mov	r2, r3
 800172e:	2308      	movs	r3, #8
 8001730:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	f003 0310 	and.w	r3, r3, #16
 8001738:	2b00      	cmp	r3, #0
 800173a:	d008      	beq.n	800174e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800173c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173e:	015a      	lsls	r2, r3, #5
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	4413      	add	r3, r2
 8001744:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001748:	461a      	mov	r2, r3
 800174a:	2310      	movs	r3, #16
 800174c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001754:	2b00      	cmp	r3, #0
 8001756:	d008      	beq.n	800176a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175a:	015a      	lsls	r2, r3, #5
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	4413      	add	r3, r2
 8001760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001764:	461a      	mov	r2, r3
 8001766:	2340      	movs	r3, #64	; 0x40
 8001768:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d008      	beq.n	8001786 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001776:	015a      	lsls	r2, r3, #5
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	4413      	add	r3, r2
 800177c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001780:	461a      	mov	r2, r3
 8001782:	2302      	movs	r3, #2
 8001784:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001790:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 fc75 	bl	8002082 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800179a:	3301      	adds	r3, #1
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800179e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017a0:	085b      	lsrs	r3, r3, #1
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80017a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f47f af49 	bne.w	800163e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f007 f8af 	bl	8008914 <USB_ReadInterrupts>
 80017b6:	4603      	mov	r3, r0
 80017b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80017bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80017c0:	d122      	bne.n	8001808 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	69fa      	ldr	r2, [r7, #28]
 80017cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80017d0:	f023 0301 	bic.w	r3, r3, #1
 80017d4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d108      	bne.n	80017f2 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80017e8:	2100      	movs	r1, #0
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 fea4 	bl	8002538 <HAL_PCDEx_LPM_Callback>
 80017f0:	e002      	b.n	80017f8 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f00c fe52 	bl	800e49c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	695a      	ldr	r2, [r3, #20]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001806:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f007 f881 	bl	8008914 <USB_ReadInterrupts>
 8001812:	4603      	mov	r3, r0
 8001814:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800181c:	d112      	bne.n	8001844 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b01      	cmp	r3, #1
 800182c:	d102      	bne.n	8001834 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f00c fe0e 	bl	800e450 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	695a      	ldr	r2, [r3, #20]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001842:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	f007 f863 	bl	8008914 <USB_ReadInterrupts>
 800184e:	4603      	mov	r3, r0
 8001850:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001854:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001858:	d121      	bne.n	800189e <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	695a      	ldr	r2, [r3, #20]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001868:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d111      	bne.n	8001898 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001882:	089b      	lsrs	r3, r3, #2
 8001884:	f003 020f 	and.w	r2, r3, #15
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800188e:	2101      	movs	r1, #1
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f000 fe51 	bl	8002538 <HAL_PCDEx_LPM_Callback>
 8001896:	e002      	b.n	800189e <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f00c fdd9 	bl	800e450 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f007 f836 	bl	8008914 <USB_ReadInterrupts>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018b2:	f040 80c7 	bne.w	8001a44 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	69fa      	ldr	r2, [r7, #28]
 80018c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80018c4:	f023 0301 	bic.w	r3, r3, #1
 80018c8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2110      	movs	r1, #16
 80018d0:	4618      	mov	r0, r3
 80018d2:	f006 f909 	bl	8007ae8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018da:	e056      	b.n	800198a <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80018dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018de:	015a      	lsls	r2, r3, #5
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	4413      	add	r3, r2
 80018e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80018e8:	461a      	mov	r2, r3
 80018ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80018ee:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80018f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f2:	015a      	lsls	r2, r3, #5
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	4413      	add	r3, r2
 80018f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001900:	0151      	lsls	r1, r2, #5
 8001902:	69fa      	ldr	r2, [r7, #28]
 8001904:	440a      	add	r2, r1
 8001906:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800190a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800190e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001912:	015a      	lsls	r2, r3, #5
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	4413      	add	r3, r2
 8001918:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001920:	0151      	lsls	r1, r2, #5
 8001922:	69fa      	ldr	r2, [r7, #28]
 8001924:	440a      	add	r2, r1
 8001926:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800192a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800192e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001932:	015a      	lsls	r2, r3, #5
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	4413      	add	r3, r2
 8001938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800193c:	461a      	mov	r2, r3
 800193e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001942:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001946:	015a      	lsls	r2, r3, #5
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	4413      	add	r3, r2
 800194c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001954:	0151      	lsls	r1, r2, #5
 8001956:	69fa      	ldr	r2, [r7, #28]
 8001958:	440a      	add	r2, r1
 800195a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800195e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001962:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001966:	015a      	lsls	r2, r3, #5
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	4413      	add	r3, r2
 800196c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001974:	0151      	lsls	r1, r2, #5
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	440a      	add	r2, r1
 800197a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800197e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001982:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001986:	3301      	adds	r3, #1
 8001988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001990:	429a      	cmp	r2, r3
 8001992:	d3a3      	bcc.n	80018dc <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	69fa      	ldr	r2, [r7, #28]
 800199e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019a2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80019a6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d016      	beq.n	80019de <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019c0:	f043 030b 	orr.w	r3, r3, #11
 80019c4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d0:	69fa      	ldr	r2, [r7, #28]
 80019d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019d6:	f043 030b 	orr.w	r3, r3, #11
 80019da:	6453      	str	r3, [r2, #68]	; 0x44
 80019dc:	e015      	b.n	8001a0a <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019e4:	695a      	ldr	r2, [r3, #20]
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019ec:	4619      	mov	r1, r3
 80019ee:	f242 032b 	movw	r3, #8235	; 0x202b
 80019f2:	4313      	orrs	r3, r2
 80019f4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	69fa      	ldr	r2, [r7, #28]
 8001a00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001a04:	f043 030b 	orr.w	r3, r3, #11
 8001a08:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001a18:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001a1c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6818      	ldr	r0, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a2e:	461a      	mov	r2, r3
 8001a30:	f007 f836 	bl	8008aa0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	695a      	ldr	r2, [r3, #20]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001a42:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f006 ff63 	bl	8008914 <USB_ReadInterrupts>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a58:	d124      	bne.n	8001aa4 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f006 fffa 	bl	8008a58 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f006 f89e 	bl	8007baa <USB_GetDevSpeed>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	461a      	mov	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681c      	ldr	r4, [r3, #0]
 8001a7a:	f001 fceb 	bl	8003454 <HAL_RCC_GetHCLKFreq>
 8001a7e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	461a      	mov	r2, r3
 8001a88:	4620      	mov	r0, r4
 8001a8a:	f005 fde1 	bl	8007650 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f00c fcb5 	bl	800e3fe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	695a      	ldr	r2, [r3, #20]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001aa2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f006 ff33 	bl	8008914 <USB_ReadInterrupts>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	f003 0308 	and.w	r3, r3, #8
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d10a      	bne.n	8001ace <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001ab8:	6878      	ldr	r0, [r7, #4]
 8001aba:	f00c fc92 	bl	800e3e2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	695a      	ldr	r2, [r3, #20]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f002 0208 	and.w	r2, r2, #8
 8001acc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f006 ff1e 	bl	8008914 <USB_ReadInterrupts>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ade:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ae2:	d10f      	bne.n	8001b04 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	4619      	mov	r1, r3
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f00c fcf4 	bl	800e4dc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	695a      	ldr	r2, [r3, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001b02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f006 ff03 	bl	8008914 <USB_ReadInterrupts>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b18:	d10f      	bne.n	8001b3a <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	4619      	mov	r1, r3
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f00c fcc7 	bl	800e4b8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	695a      	ldr	r2, [r3, #20]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001b38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f006 fee8 	bl	8008914 <USB_ReadInterrupts>
 8001b44:	4603      	mov	r3, r0
 8001b46:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b4e:	d10a      	bne.n	8001b66 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f00c fcd5 	bl	800e500 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	695a      	ldr	r2, [r3, #20]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001b64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f006 fed2 	bl	8008914 <USB_ReadInterrupts>
 8001b70:	4603      	mov	r3, r0
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	d115      	bne.n	8001ba6 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f00c fcc5 	bl	800e51c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6859      	ldr	r1, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	e000      	b.n	8001ba6 <HAL_PCD_IRQHandler+0x7b8>
      return;
 8001ba4:	bf00      	nop
    }
  }
}
 8001ba6:	3734      	adds	r7, #52	; 0x34
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd90      	pop	{r4, r7, pc}

08001bac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d101      	bne.n	8001bc6 <HAL_PCD_SetAddress+0x1a>
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	e013      	b.n	8001bee <HAL_PCD_SetAddress+0x42>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	78fa      	ldrb	r2, [r7, #3]
 8001bd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	78fa      	ldrb	r2, [r7, #3]
 8001bdc:	4611      	mov	r1, r2
 8001bde:	4618      	mov	r0, r3
 8001be0:	f006 fe42 	bl	8008868 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
 8001bfe:	4608      	mov	r0, r1
 8001c00:	4611      	mov	r1, r2
 8001c02:	461a      	mov	r2, r3
 8001c04:	4603      	mov	r3, r0
 8001c06:	70fb      	strb	r3, [r7, #3]
 8001c08:	460b      	mov	r3, r1
 8001c0a:	803b      	strh	r3, [r7, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001c10:	2300      	movs	r3, #0
 8001c12:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	da0f      	bge.n	8001c3c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c1c:	78fb      	ldrb	r3, [r7, #3]
 8001c1e:	f003 020f 	and.w	r2, r3, #15
 8001c22:	4613      	mov	r3, r2
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	1a9b      	subs	r3, r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	3338      	adds	r3, #56	; 0x38
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	4413      	add	r3, r2
 8001c30:	3304      	adds	r3, #4
 8001c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2201      	movs	r2, #1
 8001c38:	705a      	strb	r2, [r3, #1]
 8001c3a:	e00f      	b.n	8001c5c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c3c:	78fb      	ldrb	r3, [r7, #3]
 8001c3e:	f003 020f 	and.w	r2, r3, #15
 8001c42:	4613      	mov	r3, r2
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	1a9b      	subs	r3, r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	3304      	adds	r3, #4
 8001c54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001c5c:	78fb      	ldrb	r3, [r7, #3]
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001c68:	883a      	ldrh	r2, [r7, #0]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	78ba      	ldrb	r2, [r7, #2]
 8001c72:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	785b      	ldrb	r3, [r3, #1]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d004      	beq.n	8001c86 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	b29a      	uxth	r2, r3
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001c86:	78bb      	ldrb	r3, [r7, #2]
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d102      	bne.n	8001c92 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d101      	bne.n	8001ca0 <HAL_PCD_EP_Open+0xaa>
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	e00e      	b.n	8001cbe <HAL_PCD_EP_Open+0xc8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68f9      	ldr	r1, [r7, #12]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f005 ffa0 	bl	8007bf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001cbc:	7afb      	ldrb	r3, [r7, #11]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b084      	sub	sp, #16
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
 8001cce:	460b      	mov	r3, r1
 8001cd0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001cd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	da0f      	bge.n	8001cfa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cda:	78fb      	ldrb	r3, [r7, #3]
 8001cdc:	f003 020f 	and.w	r2, r3, #15
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	1a9b      	subs	r3, r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	3338      	adds	r3, #56	; 0x38
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	4413      	add	r3, r2
 8001cee:	3304      	adds	r3, #4
 8001cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	705a      	strb	r2, [r3, #1]
 8001cf8:	e00f      	b.n	8001d1a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cfa:	78fb      	ldrb	r3, [r7, #3]
 8001cfc:	f003 020f 	and.w	r2, r3, #15
 8001d00:	4613      	mov	r3, r2
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	1a9b      	subs	r3, r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	4413      	add	r3, r2
 8001d10:	3304      	adds	r3, #4
 8001d12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2200      	movs	r2, #0
 8001d18:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001d1a:	78fb      	ldrb	r3, [r7, #3]
 8001d1c:	f003 030f 	and.w	r3, r3, #15
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_PCD_EP_Close+0x6e>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e00e      	b.n	8001d52 <HAL_PCD_EP_Close+0x8c>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68f9      	ldr	r1, [r7, #12]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f005 ffde 	bl	8007d04 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b086      	sub	sp, #24
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	60f8      	str	r0, [r7, #12]
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	603b      	str	r3, [r7, #0]
 8001d66:	460b      	mov	r3, r1
 8001d68:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d6a:	7afb      	ldrb	r3, [r7, #11]
 8001d6c:	f003 020f 	and.w	r2, r3, #15
 8001d70:	4613      	mov	r3, r2
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	1a9b      	subs	r3, r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	3304      	adds	r3, #4
 8001d82:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	2200      	movs	r2, #0
 8001d94:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d9c:	7afb      	ldrb	r3, [r7, #11]
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d102      	bne.n	8001db6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001db6:	7afb      	ldrb	r3, [r7, #11]
 8001db8:	f003 030f 	and.w	r3, r3, #15
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d109      	bne.n	8001dd4 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6818      	ldr	r0, [r3, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	461a      	mov	r2, r3
 8001dcc:	6979      	ldr	r1, [r7, #20]
 8001dce:	f006 fac1 	bl	8008354 <USB_EP0StartXfer>
 8001dd2:	e008      	b.n	8001de6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	6979      	ldr	r1, [r7, #20]
 8001de2:	f006 f86b 	bl	8007ebc <USB_EPStartXfer>
  }

  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001dfc:	78fb      	ldrb	r3, [r7, #3]
 8001dfe:	f003 020f 	and.w	r2, r3, #15
 8001e02:	6879      	ldr	r1, [r7, #4]
 8001e04:	4613      	mov	r3, r2
 8001e06:	00db      	lsls	r3, r3, #3
 8001e08:	1a9b      	subs	r3, r3, r2
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	440b      	add	r3, r1
 8001e0e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	607a      	str	r2, [r7, #4]
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	460b      	mov	r3, r1
 8001e2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e30:	7afb      	ldrb	r3, [r7, #11]
 8001e32:	f003 020f 	and.w	r2, r3, #15
 8001e36:	4613      	mov	r3, r2
 8001e38:	00db      	lsls	r3, r3, #3
 8001e3a:	1a9b      	subs	r3, r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	3338      	adds	r3, #56	; 0x38
 8001e40:	68fa      	ldr	r2, [r7, #12]
 8001e42:	4413      	add	r3, r2
 8001e44:	3304      	adds	r3, #4
 8001e46:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	683a      	ldr	r2, [r7, #0]
 8001e52:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	2200      	movs	r2, #0
 8001e58:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e60:	7afb      	ldrb	r3, [r7, #11]
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	691b      	ldr	r3, [r3, #16]
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d102      	bne.n	8001e7a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d109      	bne.n	8001e98 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6818      	ldr	r0, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	461a      	mov	r2, r3
 8001e90:	6979      	ldr	r1, [r7, #20]
 8001e92:	f006 fa5f 	bl	8008354 <USB_EP0StartXfer>
 8001e96:	e008      	b.n	8001eaa <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	691b      	ldr	r3, [r3, #16]
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	6979      	ldr	r1, [r7, #20]
 8001ea6:	f006 f809 	bl	8007ebc <USB_EPStartXfer>
  }

  return HAL_OK;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001ec0:	78fb      	ldrb	r3, [r7, #3]
 8001ec2:	f003 020f 	and.w	r2, r3, #15
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d901      	bls.n	8001ed2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e050      	b.n	8001f74 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ed2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	da0f      	bge.n	8001efa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eda:	78fb      	ldrb	r3, [r7, #3]
 8001edc:	f003 020f 	and.w	r2, r3, #15
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	1a9b      	subs	r3, r3, r2
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	3338      	adds	r3, #56	; 0x38
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	4413      	add	r3, r2
 8001eee:	3304      	adds	r3, #4
 8001ef0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	705a      	strb	r2, [r3, #1]
 8001ef8:	e00d      	b.n	8001f16 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001efa:	78fa      	ldrb	r2, [r7, #3]
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	1a9b      	subs	r3, r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2200      	movs	r2, #0
 8001f14:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f1c:	78fb      	ldrb	r3, [r7, #3]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d101      	bne.n	8001f36 <HAL_PCD_EP_SetStall+0x82>
 8001f32:	2302      	movs	r3, #2
 8001f34:	e01e      	b.n	8001f74 <HAL_PCD_EP_SetStall+0xc0>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2201      	movs	r2, #1
 8001f3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68f9      	ldr	r1, [r7, #12]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f006 fbbb 	bl	80086c0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	f003 030f 	and.w	r3, r3, #15
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d10a      	bne.n	8001f6a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6818      	ldr	r0, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	b2d9      	uxtb	r1, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001f64:	461a      	mov	r2, r3
 8001f66:	f006 fd9b 	bl	8008aa0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3710      	adds	r7, #16
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	460b      	mov	r3, r1
 8001f86:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001f88:	78fb      	ldrb	r3, [r7, #3]
 8001f8a:	f003 020f 	and.w	r2, r3, #15
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d901      	bls.n	8001f9a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e042      	b.n	8002020 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	da0f      	bge.n	8001fc2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fa2:	78fb      	ldrb	r3, [r7, #3]
 8001fa4:	f003 020f 	and.w	r2, r3, #15
 8001fa8:	4613      	mov	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	1a9b      	subs	r3, r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	3338      	adds	r3, #56	; 0x38
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	705a      	strb	r2, [r3, #1]
 8001fc0:	e00f      	b.n	8001fe2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fc2:	78fb      	ldrb	r3, [r7, #3]
 8001fc4:	f003 020f 	and.w	r2, r3, #15
 8001fc8:	4613      	mov	r3, r2
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	1a9b      	subs	r3, r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3304      	adds	r3, #4
 8001fda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fe8:	78fb      	ldrb	r3, [r7, #3]
 8001fea:	f003 030f 	and.w	r3, r3, #15
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <HAL_PCD_EP_ClrStall+0x86>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e00e      	b.n	8002020 <HAL_PCD_EP_ClrStall+0xa4>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68f9      	ldr	r1, [r7, #12]
 8002010:	4618      	mov	r0, r3
 8002012:	f006 fbc3 	bl	800879c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800203a:	2b01      	cmp	r3, #1
 800203c:	d101      	bne.n	8002042 <HAL_PCD_EP_Flush+0x1a>
 800203e:	2302      	movs	r3, #2
 8002040:	e01b      	b.n	800207a <HAL_PCD_EP_Flush+0x52>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2201      	movs	r2, #1
 8002046:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 800204a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800204e:	2b00      	cmp	r3, #0
 8002050:	da09      	bge.n	8002066 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	4619      	mov	r1, r3
 800205e:	4610      	mov	r0, r2
 8002060:	f005 fd42 	bl	8007ae8 <USB_FlushTxFifo>
 8002064:	e004      	b.n	8002070 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f005 fd62 	bl	8007b34 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b08a      	sub	sp, #40	; 0x28
 8002086:	af02      	add	r7, sp, #8
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	4613      	mov	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	1a9b      	subs	r3, r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	3338      	adds	r3, #56	; 0x38
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	3304      	adds	r3, #4
 80020a8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	699a      	ldr	r2, [r3, #24]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d901      	bls.n	80020ba <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e06c      	b.n	8002194 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	695a      	ldr	r2, [r3, #20]
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	69fa      	ldr	r2, [r7, #28]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d902      	bls.n	80020d6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3303      	adds	r3, #3
 80020da:	089b      	lsrs	r3, r3, #2
 80020dc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80020de:	e02b      	b.n	8002138 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	695a      	ldr	r2, [r3, #20]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	69fa      	ldr	r2, [r7, #28]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d902      	bls.n	80020fc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	3303      	adds	r3, #3
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	68d9      	ldr	r1, [r3, #12]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002114:	b2db      	uxtb	r3, r3
 8002116:	9300      	str	r3, [sp, #0]
 8002118:	4603      	mov	r3, r0
 800211a:	6978      	ldr	r0, [r7, #20]
 800211c:	f006 fa72 	bl	8008604 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	68da      	ldr	r2, [r3, #12]
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	441a      	add	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	699a      	ldr	r2, [r3, #24]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	441a      	add	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	015a      	lsls	r2, r3, #5
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	4413      	add	r3, r2
 8002140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	b29b      	uxth	r3, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	429a      	cmp	r2, r3
 800214c:	d809      	bhi.n	8002162 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	699a      	ldr	r2, [r3, #24]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002156:	429a      	cmp	r2, r3
 8002158:	d203      	bcs.n	8002162 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d1be      	bne.n	80020e0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	695a      	ldr	r2, [r3, #20]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	699b      	ldr	r3, [r3, #24]
 800216a:	429a      	cmp	r2, r3
 800216c:	d811      	bhi.n	8002192 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	f003 030f 	and.w	r3, r3, #15
 8002174:	2201      	movs	r2, #1
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002182:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	43db      	mvns	r3, r3
 8002188:	6939      	ldr	r1, [r7, #16]
 800218a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800218e:	4013      	ands	r3, r2
 8002190:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002192:	2300      	movs	r3, #0
}
 8002194:	4618      	mov	r0, r3
 8002196:	3720      	adds	r7, #32
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}

0800219c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	333c      	adds	r3, #60	; 0x3c
 80021b4:	3304      	adds	r3, #4
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	015a      	lsls	r2, r3, #5
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4413      	add	r3, r2
 80021c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	f040 80a0 	bne.w	8002314 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d015      	beq.n	800220a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4a72      	ldr	r2, [pc, #456]	; (80023ac <PCD_EP_OutXfrComplete_int+0x210>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	f240 80dd 	bls.w	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 80d7 	beq.w	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	015a      	lsls	r2, r3, #5
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	4413      	add	r3, r2
 80021fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002200:	461a      	mov	r2, r3
 8002202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002206:	6093      	str	r3, [r2, #8]
 8002208:	e0cb      	b.n	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f003 0320 	and.w	r3, r3, #32
 8002210:	2b00      	cmp	r3, #0
 8002212:	d009      	beq.n	8002228 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	015a      	lsls	r2, r3, #5
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	4413      	add	r3, r2
 800221c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002220:	461a      	mov	r2, r3
 8002222:	2320      	movs	r3, #32
 8002224:	6093      	str	r3, [r2, #8]
 8002226:	e0bc      	b.n	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800222e:	2b00      	cmp	r3, #0
 8002230:	f040 80b7 	bne.w	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	4a5d      	ldr	r2, [pc, #372]	; (80023ac <PCD_EP_OutXfrComplete_int+0x210>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d90f      	bls.n	800225c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00a      	beq.n	800225c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	015a      	lsls	r2, r3, #5
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4413      	add	r3, r2
 800224e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002252:	461a      	mov	r2, r3
 8002254:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002258:	6093      	str	r3, [r2, #8]
 800225a:	e0a2      	b.n	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800225c:	6879      	ldr	r1, [r7, #4]
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	4613      	mov	r3, r2
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	1a9b      	subs	r3, r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800226e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	0159      	lsls	r1, r3, #5
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	440b      	add	r3, r1
 8002278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8002282:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	683a      	ldr	r2, [r7, #0]
 8002288:	4613      	mov	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	1a9b      	subs	r3, r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4403      	add	r3, r0
 8002292:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002296:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8002298:	6879      	ldr	r1, [r7, #4]
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	4613      	mov	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	1a9b      	subs	r3, r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80022aa:	6819      	ldr	r1, [r3, #0]
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	683a      	ldr	r2, [r7, #0]
 80022b0:	4613      	mov	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	1a9b      	subs	r3, r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4403      	add	r3, r0
 80022ba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4419      	add	r1, r3
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	4613      	mov	r3, r2
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	1a9b      	subs	r3, r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4403      	add	r3, r0
 80022d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80022d4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d114      	bne.n	8002306 <PCD_EP_OutXfrComplete_int+0x16a>
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	683a      	ldr	r2, [r7, #0]
 80022e0:	4613      	mov	r3, r2
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d108      	bne.n	8002306 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80022fe:	461a      	mov	r2, r3
 8002300:	2101      	movs	r1, #1
 8002302:	f006 fbcd 	bl	8008aa0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	4619      	mov	r1, r3
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f00c f833 	bl	800e378 <HAL_PCD_DataOutStageCallback>
 8002312:	e046      	b.n	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4a26      	ldr	r2, [pc, #152]	; (80023b0 <PCD_EP_OutXfrComplete_int+0x214>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d124      	bne.n	8002366 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00a      	beq.n	800233c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	015a      	lsls	r2, r3, #5
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	4413      	add	r3, r2
 800232e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002332:	461a      	mov	r2, r3
 8002334:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002338:	6093      	str	r3, [r2, #8]
 800233a:	e032      	b.n	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	f003 0320 	and.w	r3, r3, #32
 8002342:	2b00      	cmp	r3, #0
 8002344:	d008      	beq.n	8002358 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	015a      	lsls	r2, r3, #5
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	4413      	add	r3, r2
 800234e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002352:	461a      	mov	r2, r3
 8002354:	2320      	movs	r3, #32
 8002356:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	4619      	mov	r1, r3
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f00c f80a 	bl	800e378 <HAL_PCD_DataOutStageCallback>
 8002364:	e01d      	b.n	80023a2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d114      	bne.n	8002396 <PCD_EP_OutXfrComplete_int+0x1fa>
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	4613      	mov	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	1a9b      	subs	r3, r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d108      	bne.n	8002396 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6818      	ldr	r0, [r3, #0]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800238e:	461a      	mov	r2, r3
 8002390:	2100      	movs	r1, #0
 8002392:	f006 fb85 	bl	8008aa0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	4619      	mov	r1, r3
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f00b ffeb 	bl	800e378 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	4f54300a 	.word	0x4f54300a
 80023b0:	4f54310a 	.word	0x4f54310a

080023b4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	333c      	adds	r3, #60	; 0x3c
 80023cc:	3304      	adds	r3, #4
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	015a      	lsls	r2, r3, #5
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	4413      	add	r3, r2
 80023da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	4a15      	ldr	r2, [pc, #84]	; (800243c <PCD_EP_OutSetupPacket_int+0x88>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d90e      	bls.n	8002408 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d009      	beq.n	8002408 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	015a      	lsls	r2, r3, #5
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	4413      	add	r3, r2
 80023fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002400:	461a      	mov	r2, r3
 8002402:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002406:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f00b ffa3 	bl	800e354 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	4a0a      	ldr	r2, [pc, #40]	; (800243c <PCD_EP_OutSetupPacket_int+0x88>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d90c      	bls.n	8002430 <PCD_EP_OutSetupPacket_int+0x7c>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d108      	bne.n	8002430 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6818      	ldr	r0, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002428:	461a      	mov	r2, r3
 800242a:	2101      	movs	r1, #1
 800242c:	f006 fb38 	bl	8008aa0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	4f54300a 	.word	0x4f54300a

08002440 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	70fb      	strb	r3, [r7, #3]
 800244c:	4613      	mov	r3, r2
 800244e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002456:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d107      	bne.n	800246e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800245e:	883b      	ldrh	r3, [r7, #0]
 8002460:	0419      	lsls	r1, r3, #16
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68ba      	ldr	r2, [r7, #8]
 8002468:	430a      	orrs	r2, r1
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
 800246c:	e028      	b.n	80024c0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002474:	0c1b      	lsrs	r3, r3, #16
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	4413      	add	r3, r2
 800247a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800247c:	2300      	movs	r3, #0
 800247e:	73fb      	strb	r3, [r7, #15]
 8002480:	e00d      	b.n	800249e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	7bfb      	ldrb	r3, [r7, #15]
 8002488:	3340      	adds	r3, #64	; 0x40
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	0c1b      	lsrs	r3, r3, #16
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	4413      	add	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002498:	7bfb      	ldrb	r3, [r7, #15]
 800249a:	3301      	adds	r3, #1
 800249c:	73fb      	strb	r3, [r7, #15]
 800249e:	7bfa      	ldrb	r2, [r7, #15]
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d3ec      	bcc.n	8002482 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80024a8:	883b      	ldrh	r3, [r7, #0]
 80024aa:	0418      	lsls	r0, r3, #16
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6819      	ldr	r1, [r3, #0]
 80024b0:	78fb      	ldrb	r3, [r7, #3]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	68ba      	ldr	r2, [r7, #8]
 80024b6:	4302      	orrs	r2, r0
 80024b8:	3340      	adds	r3, #64	; 0x40
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	460b      	mov	r3, r1
 80024d8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	887a      	ldrh	r2, [r7, #2]
 80024e0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80024e2:	2300      	movs	r3, #0
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800251e:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_PCDEx_ActivateLPM+0x44>)
 8002520:	4313      	orrs	r3, r2
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3714      	adds	r7, #20
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr
 8002534:	10000003 	.word	0x10000003

08002538 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	460b      	mov	r3, r1
 8002542:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002558:	4b19      	ldr	r3, [pc, #100]	; (80025c0 <HAL_PWREx_ConfigSupply+0x70>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b04      	cmp	r3, #4
 8002562:	d00a      	beq.n	800257a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002564:	4b16      	ldr	r3, [pc, #88]	; (80025c0 <HAL_PWREx_ConfigSupply+0x70>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	f003 0307 	and.w	r3, r3, #7
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	429a      	cmp	r2, r3
 8002570:	d001      	beq.n	8002576 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e01f      	b.n	80025b6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002576:	2300      	movs	r3, #0
 8002578:	e01d      	b.n	80025b6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800257a:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <HAL_PWREx_ConfigSupply+0x70>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f023 0207 	bic.w	r2, r3, #7
 8002582:	490f      	ldr	r1, [pc, #60]	; (80025c0 <HAL_PWREx_ConfigSupply+0x70>)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4313      	orrs	r3, r2
 8002588:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800258a:	f7fe faab 	bl	8000ae4 <HAL_GetTick>
 800258e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002590:	e009      	b.n	80025a6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002592:	f7fe faa7 	bl	8000ae4 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025a0:	d901      	bls.n	80025a6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e007      	b.n	80025b6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_PWREx_ConfigSupply+0x70>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025b2:	d1ee      	bne.n	8002592 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	58024800 	.word	0x58024800

080025c4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80025ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025d2:	60d3      	str	r3, [r2, #12]
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	58024800 	.word	0x58024800

080025e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08c      	sub	sp, #48	; 0x30
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e3ff      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8087 	beq.w	8002712 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002604:	4b99      	ldr	r3, [pc, #612]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800260c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800260e:	4b97      	ldr	r3, [pc, #604]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002612:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002616:	2b10      	cmp	r3, #16
 8002618:	d007      	beq.n	800262a <HAL_RCC_OscConfig+0x46>
 800261a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800261c:	2b18      	cmp	r3, #24
 800261e:	d110      	bne.n	8002642 <HAL_RCC_OscConfig+0x5e>
 8002620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d10b      	bne.n	8002642 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262a:	4b90      	ldr	r3, [pc, #576]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d06c      	beq.n	8002710 <HAL_RCC_OscConfig+0x12c>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d168      	bne.n	8002710 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e3d9      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800264a:	d106      	bne.n	800265a <HAL_RCC_OscConfig+0x76>
 800264c:	4b87      	ldr	r3, [pc, #540]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a86      	ldr	r2, [pc, #536]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002656:	6013      	str	r3, [r2, #0]
 8002658:	e02e      	b.n	80026b8 <HAL_RCC_OscConfig+0xd4>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x98>
 8002662:	4b82      	ldr	r3, [pc, #520]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a81      	ldr	r2, [pc, #516]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	4b7f      	ldr	r3, [pc, #508]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a7e      	ldr	r2, [pc, #504]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002674:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e01d      	b.n	80026b8 <HAL_RCC_OscConfig+0xd4>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002684:	d10c      	bne.n	80026a0 <HAL_RCC_OscConfig+0xbc>
 8002686:	4b79      	ldr	r3, [pc, #484]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a78      	ldr	r2, [pc, #480]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800268c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	4b76      	ldr	r3, [pc, #472]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a75      	ldr	r2, [pc, #468]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e00b      	b.n	80026b8 <HAL_RCC_OscConfig+0xd4>
 80026a0:	4b72      	ldr	r3, [pc, #456]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a71      	ldr	r2, [pc, #452]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80026a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b6f      	ldr	r3, [pc, #444]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a6e      	ldr	r2, [pc, #440]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80026b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d013      	beq.n	80026e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f7fe fa10 	bl	8000ae4 <HAL_GetTick>
 80026c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026c8:	f7fe fa0c 	bl	8000ae4 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b64      	cmp	r3, #100	; 0x64
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e38d      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026da:	4b64      	ldr	r3, [pc, #400]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0xe4>
 80026e6:	e014      	b.n	8002712 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026e8:	f7fe f9fc 	bl	8000ae4 <HAL_GetTick>
 80026ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026f0:	f7fe f9f8 	bl	8000ae4 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b64      	cmp	r3, #100	; 0x64
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e379      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002702:	4b5a      	ldr	r3, [pc, #360]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1f0      	bne.n	80026f0 <HAL_RCC_OscConfig+0x10c>
 800270e:	e000      	b.n	8002712 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	f000 80ae 	beq.w	800287c <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002720:	4b52      	ldr	r3, [pc, #328]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002728:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800272a:	4b50      	ldr	r3, [pc, #320]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800272c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d007      	beq.n	8002746 <HAL_RCC_OscConfig+0x162>
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	2b18      	cmp	r3, #24
 800273a:	d13a      	bne.n	80027b2 <HAL_RCC_OscConfig+0x1ce>
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d135      	bne.n	80027b2 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002746:	4b49      	ldr	r3, [pc, #292]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0304 	and.w	r3, r3, #4
 800274e:	2b00      	cmp	r3, #0
 8002750:	d005      	beq.n	800275e <HAL_RCC_OscConfig+0x17a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e34b      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800275e:	f7fe f9ef 	bl	8000b40 <HAL_GetREVID>
 8002762:	4602      	mov	r2, r0
 8002764:	f241 0303 	movw	r3, #4099	; 0x1003
 8002768:	429a      	cmp	r2, r3
 800276a:	d817      	bhi.n	800279c <HAL_RCC_OscConfig+0x1b8>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	2b40      	cmp	r3, #64	; 0x40
 8002772:	d108      	bne.n	8002786 <HAL_RCC_OscConfig+0x1a2>
 8002774:	4b3d      	ldr	r3, [pc, #244]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800277c:	4a3b      	ldr	r2, [pc, #236]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800277e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002782:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002784:	e07a      	b.n	800287c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002786:	4b39      	ldr	r3, [pc, #228]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	031b      	lsls	r3, r3, #12
 8002794:	4935      	ldr	r1, [pc, #212]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002796:	4313      	orrs	r3, r2
 8002798:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800279a:	e06f      	b.n	800287c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279c:	4b33      	ldr	r3, [pc, #204]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	061b      	lsls	r3, r3, #24
 80027aa:	4930      	ldr	r1, [pc, #192]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b0:	e064      	b.n	800287c <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d045      	beq.n	8002846 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027ba:	4b2c      	ldr	r3, [pc, #176]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f023 0219 	bic.w	r2, r3, #25
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	4929      	ldr	r1, [pc, #164]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027cc:	f7fe f98a 	bl	8000ae4 <HAL_GetTick>
 80027d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d4:	f7fe f986 	bl	8000ae4 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e307      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027e6:	4b21      	ldr	r3, [pc, #132]	; (800286c <HAL_RCC_OscConfig+0x288>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f0      	beq.n	80027d4 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f2:	f7fe f9a5 	bl	8000b40 <HAL_GetREVID>
 80027f6:	4602      	mov	r2, r0
 80027f8:	f241 0303 	movw	r3, #4099	; 0x1003
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d817      	bhi.n	8002830 <HAL_RCC_OscConfig+0x24c>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	2b40      	cmp	r3, #64	; 0x40
 8002806:	d108      	bne.n	800281a <HAL_RCC_OscConfig+0x236>
 8002808:	4b18      	ldr	r3, [pc, #96]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002810:	4a16      	ldr	r2, [pc, #88]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002812:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002816:	6053      	str	r3, [r2, #4]
 8002818:	e030      	b.n	800287c <HAL_RCC_OscConfig+0x298>
 800281a:	4b14      	ldr	r3, [pc, #80]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	031b      	lsls	r3, r3, #12
 8002828:	4910      	ldr	r1, [pc, #64]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800282a:	4313      	orrs	r3, r2
 800282c:	604b      	str	r3, [r1, #4]
 800282e:	e025      	b.n	800287c <HAL_RCC_OscConfig+0x298>
 8002830:	4b0e      	ldr	r3, [pc, #56]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	061b      	lsls	r3, r3, #24
 800283e:	490b      	ldr	r1, [pc, #44]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
 8002844:	e01a      	b.n	800287c <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002846:	4b09      	ldr	r3, [pc, #36]	; (800286c <HAL_RCC_OscConfig+0x288>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a08      	ldr	r2, [pc, #32]	; (800286c <HAL_RCC_OscConfig+0x288>)
 800284c:	f023 0301 	bic.w	r3, r3, #1
 8002850:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002852:	f7fe f947 	bl	8000ae4 <HAL_GetTick>
 8002856:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002858:	e00a      	b.n	8002870 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800285a:	f7fe f943 	bl	8000ae4 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d903      	bls.n	8002870 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e2c4      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
 800286c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002870:	4ba4      	ldr	r3, [pc, #656]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ee      	bne.n	800285a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0310 	and.w	r3, r3, #16
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 80a9 	beq.w	80029dc <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800288a:	4b9e      	ldr	r3, [pc, #632]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002892:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002894:	4b9b      	ldr	r3, [pc, #620]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	2b08      	cmp	r3, #8
 800289e:	d007      	beq.n	80028b0 <HAL_RCC_OscConfig+0x2cc>
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	2b18      	cmp	r3, #24
 80028a4:	d13a      	bne.n	800291c <HAL_RCC_OscConfig+0x338>
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f003 0303 	and.w	r3, r3, #3
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d135      	bne.n	800291c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028b0:	4b94      	ldr	r3, [pc, #592]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_OscConfig+0x2e4>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	2b80      	cmp	r3, #128	; 0x80
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e296      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028c8:	f7fe f93a 	bl	8000b40 <HAL_GetREVID>
 80028cc:	4602      	mov	r2, r0
 80028ce:	f241 0303 	movw	r3, #4099	; 0x1003
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d817      	bhi.n	8002906 <HAL_RCC_OscConfig+0x322>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a1b      	ldr	r3, [r3, #32]
 80028da:	2b20      	cmp	r3, #32
 80028dc:	d108      	bne.n	80028f0 <HAL_RCC_OscConfig+0x30c>
 80028de:	4b89      	ldr	r3, [pc, #548]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80028e6:	4a87      	ldr	r2, [pc, #540]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80028e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80028ec:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028ee:	e075      	b.n	80029dc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028f0:	4b84      	ldr	r3, [pc, #528]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	069b      	lsls	r3, r3, #26
 80028fe:	4981      	ldr	r1, [pc, #516]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002900:	4313      	orrs	r3, r2
 8002902:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002904:	e06a      	b.n	80029dc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002906:	4b7f      	ldr	r3, [pc, #508]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	061b      	lsls	r3, r3, #24
 8002914:	497b      	ldr	r1, [pc, #492]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002916:	4313      	orrs	r3, r2
 8002918:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800291a:	e05f      	b.n	80029dc <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d042      	beq.n	80029aa <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002924:	4b77      	ldr	r3, [pc, #476]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a76      	ldr	r2, [pc, #472]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 800292a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800292e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe f8d8 	bl	8000ae4 <HAL_GetTick>
 8002934:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002938:	f7fe f8d4 	bl	8000ae4 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e255      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800294a:	4b6e      	ldr	r3, [pc, #440]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0f0      	beq.n	8002938 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002956:	f7fe f8f3 	bl	8000b40 <HAL_GetREVID>
 800295a:	4602      	mov	r2, r0
 800295c:	f241 0303 	movw	r3, #4099	; 0x1003
 8002960:	429a      	cmp	r2, r3
 8002962:	d817      	bhi.n	8002994 <HAL_RCC_OscConfig+0x3b0>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	2b20      	cmp	r3, #32
 800296a:	d108      	bne.n	800297e <HAL_RCC_OscConfig+0x39a>
 800296c:	4b65      	ldr	r3, [pc, #404]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002974:	4a63      	ldr	r2, [pc, #396]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002976:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800297a:	6053      	str	r3, [r2, #4]
 800297c:	e02e      	b.n	80029dc <HAL_RCC_OscConfig+0x3f8>
 800297e:	4b61      	ldr	r3, [pc, #388]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a1b      	ldr	r3, [r3, #32]
 800298a:	069b      	lsls	r3, r3, #26
 800298c:	495d      	ldr	r1, [pc, #372]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 800298e:	4313      	orrs	r3, r2
 8002990:	604b      	str	r3, [r1, #4]
 8002992:	e023      	b.n	80029dc <HAL_RCC_OscConfig+0x3f8>
 8002994:	4b5b      	ldr	r3, [pc, #364]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	061b      	lsls	r3, r3, #24
 80029a2:	4958      	ldr	r1, [pc, #352]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	60cb      	str	r3, [r1, #12]
 80029a8:	e018      	b.n	80029dc <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029aa:	4b56      	ldr	r3, [pc, #344]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a55      	ldr	r2, [pc, #340]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80029b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b6:	f7fe f895 	bl	8000ae4 <HAL_GetTick>
 80029ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80029be:	f7fe f891 	bl	8000ae4 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e212      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029d0:	4b4c      	ldr	r3, [pc, #304]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1f0      	bne.n	80029be <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d036      	beq.n	8002a56 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d019      	beq.n	8002a24 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f0:	4b44      	ldr	r3, [pc, #272]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80029f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029f4:	4a43      	ldr	r2, [pc, #268]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fc:	f7fe f872 	bl	8000ae4 <HAL_GetTick>
 8002a00:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a04:	f7fe f86e 	bl	8000ae4 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e1ef      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a16:	4b3b      	ldr	r3, [pc, #236]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x420>
 8002a22:	e018      	b.n	8002a56 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a24:	4b37      	ldr	r3, [pc, #220]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a28:	4a36      	ldr	r2, [pc, #216]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7fe f858 	bl	8000ae4 <HAL_GetTick>
 8002a34:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a38:	f7fe f854 	bl	8000ae4 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e1d5      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a4a:	4b2e      	ldr	r3, [pc, #184]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0320 	and.w	r3, r3, #32
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d036      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d019      	beq.n	8002a9e <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a6a:	4b26      	ldr	r3, [pc, #152]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a25      	ldr	r2, [pc, #148]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a74:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a76:	f7fe f835 	bl	8000ae4 <HAL_GetTick>
 8002a7a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002a7e:	f7fe f831 	bl	8000ae4 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e1b2      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a90:	4b1c      	ldr	r3, [pc, #112]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0f0      	beq.n	8002a7e <HAL_RCC_OscConfig+0x49a>
 8002a9c:	e018      	b.n	8002ad0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a9e:	4b19      	ldr	r3, [pc, #100]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a18      	ldr	r2, [pc, #96]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002aa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002aa8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002aaa:	f7fe f81b 	bl	8000ae4 <HAL_GetTick>
 8002aae:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002ab2:	f7fe f817 	bl	8000ae4 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e198      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ac4:	4b0f      	ldr	r3, [pc, #60]	; (8002b04 <HAL_RCC_OscConfig+0x520>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f0      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 8085 	beq.w	8002be8 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <HAL_RCC_OscConfig+0x524>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a09      	ldr	r2, [pc, #36]	; (8002b08 <HAL_RCC_OscConfig+0x524>)
 8002ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002aea:	f7fd fffb 	bl	8000ae4 <HAL_GetTick>
 8002aee:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002af0:	e00c      	b.n	8002b0c <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002af2:	f7fd fff7 	bl	8000ae4 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b64      	cmp	r3, #100	; 0x64
 8002afe:	d905      	bls.n	8002b0c <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e178      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
 8002b04:	58024400 	.word	0x58024400
 8002b08:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b0c:	4b96      	ldr	r3, [pc, #600]	; (8002d68 <HAL_RCC_OscConfig+0x784>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0ec      	beq.n	8002af2 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d106      	bne.n	8002b2e <HAL_RCC_OscConfig+0x54a>
 8002b20:	4b92      	ldr	r3, [pc, #584]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b24:	4a91      	ldr	r2, [pc, #580]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b26:	f043 0301 	orr.w	r3, r3, #1
 8002b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b2c:	e02d      	b.n	8002b8a <HAL_RCC_OscConfig+0x5a6>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10c      	bne.n	8002b50 <HAL_RCC_OscConfig+0x56c>
 8002b36:	4b8d      	ldr	r3, [pc, #564]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3a:	4a8c      	ldr	r2, [pc, #560]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b3c:	f023 0301 	bic.w	r3, r3, #1
 8002b40:	6713      	str	r3, [r2, #112]	; 0x70
 8002b42:	4b8a      	ldr	r3, [pc, #552]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b46:	4a89      	ldr	r2, [pc, #548]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b48:	f023 0304 	bic.w	r3, r3, #4
 8002b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b4e:	e01c      	b.n	8002b8a <HAL_RCC_OscConfig+0x5a6>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	d10c      	bne.n	8002b72 <HAL_RCC_OscConfig+0x58e>
 8002b58:	4b84      	ldr	r3, [pc, #528]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5c:	4a83      	ldr	r2, [pc, #524]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b5e:	f043 0304 	orr.w	r3, r3, #4
 8002b62:	6713      	str	r3, [r2, #112]	; 0x70
 8002b64:	4b81      	ldr	r3, [pc, #516]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b68:	4a80      	ldr	r2, [pc, #512]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b6a:	f043 0301 	orr.w	r3, r3, #1
 8002b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b70:	e00b      	b.n	8002b8a <HAL_RCC_OscConfig+0x5a6>
 8002b72:	4b7e      	ldr	r3, [pc, #504]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b76:	4a7d      	ldr	r2, [pc, #500]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b78:	f023 0301 	bic.w	r3, r3, #1
 8002b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b7e:	4b7b      	ldr	r3, [pc, #492]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b82:	4a7a      	ldr	r2, [pc, #488]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002b84:	f023 0304 	bic.w	r3, r3, #4
 8002b88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d015      	beq.n	8002bbe <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b92:	f7fd ffa7 	bl	8000ae4 <HAL_GetTick>
 8002b96:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b98:	e00a      	b.n	8002bb0 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b9a:	f7fd ffa3 	bl	8000ae4 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e122      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bb0:	4b6e      	ldr	r3, [pc, #440]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d0ee      	beq.n	8002b9a <HAL_RCC_OscConfig+0x5b6>
 8002bbc:	e014      	b.n	8002be8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bbe:	f7fd ff91 	bl	8000ae4 <HAL_GetTick>
 8002bc2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bc4:	e00a      	b.n	8002bdc <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc6:	f7fd ff8d 	bl	8000ae4 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e10c      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bdc:	4b63      	ldr	r3, [pc, #396]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1ee      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8101 	beq.w	8002df4 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002bf2:	4b5e      	ldr	r3, [pc, #376]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002bfa:	2b18      	cmp	r3, #24
 8002bfc:	f000 80bc 	beq.w	8002d78 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	f040 8095 	bne.w	8002d34 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0a:	4b58      	ldr	r3, [pc, #352]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a57      	ldr	r2, [pc, #348]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c16:	f7fd ff65 	bl	8000ae4 <HAL_GetTick>
 8002c1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c1c:	e008      	b.n	8002c30 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c1e:	f7fd ff61 	bl	8000ae4 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e0e2      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c30:	4b4e      	ldr	r3, [pc, #312]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1f0      	bne.n	8002c1e <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c3c:	4b4b      	ldr	r3, [pc, #300]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c40:	4b4b      	ldr	r3, [pc, #300]	; (8002d70 <HAL_RCC_OscConfig+0x78c>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c4c:	0112      	lsls	r2, r2, #4
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	4946      	ldr	r1, [pc, #280]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	628b      	str	r3, [r1, #40]	; 0x28
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	3b01      	subs	r3, #1
 8002c5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c64:	3b01      	subs	r3, #1
 8002c66:	025b      	lsls	r3, r3, #9
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c70:	3b01      	subs	r3, #1
 8002c72:	041b      	lsls	r3, r3, #16
 8002c74:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002c78:	431a      	orrs	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	061b      	lsls	r3, r3, #24
 8002c82:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002c86:	4939      	ldr	r1, [pc, #228]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002c8c:	4b37      	ldr	r3, [pc, #220]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c90:	4a36      	ldr	r2, [pc, #216]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c92:	f023 0301 	bic.w	r3, r3, #1
 8002c96:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c98:	4b34      	ldr	r3, [pc, #208]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002c9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c9c:	4b35      	ldr	r3, [pc, #212]	; (8002d74 <HAL_RCC_OscConfig+0x790>)
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ca4:	00d2      	lsls	r2, r2, #3
 8002ca6:	4931      	ldr	r1, [pc, #196]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002cac:	4b2f      	ldr	r3, [pc, #188]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb0:	f023 020c 	bic.w	r2, r3, #12
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	492c      	ldr	r1, [pc, #176]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cbe:	4b2b      	ldr	r3, [pc, #172]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc2:	f023 0202 	bic.w	r2, r3, #2
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cca:	4928      	ldr	r1, [pc, #160]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002cd0:	4b26      	ldr	r3, [pc, #152]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd4:	4a25      	ldr	r2, [pc, #148]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cda:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cdc:	4b23      	ldr	r3, [pc, #140]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce0:	4a22      	ldr	r2, [pc, #136]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002ce2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ce6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ce8:	4b20      	ldr	r3, [pc, #128]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cec:	4a1f      	ldr	r2, [pc, #124]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002cf4:	4b1d      	ldr	r3, [pc, #116]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf8:	4a1c      	ldr	r2, [pc, #112]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d00:	4b1a      	ldr	r3, [pc, #104]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a19      	ldr	r2, [pc, #100]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002d06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0c:	f7fd feea 	bl	8000ae4 <HAL_GetTick>
 8002d10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d14:	f7fd fee6 	bl	8000ae4 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e067      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d26:	4b11      	ldr	r3, [pc, #68]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x730>
 8002d32:	e05f      	b.n	8002df4 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d34:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a0c      	ldr	r2, [pc, #48]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002d3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d40:	f7fd fed0 	bl	8000ae4 <HAL_GetTick>
 8002d44:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d46:	e008      	b.n	8002d5a <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d48:	f7fd fecc 	bl	8000ae4 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e04d      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d5a:	4b04      	ldr	r3, [pc, #16]	; (8002d6c <HAL_RCC_OscConfig+0x788>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1f0      	bne.n	8002d48 <HAL_RCC_OscConfig+0x764>
 8002d66:	e045      	b.n	8002df4 <HAL_RCC_OscConfig+0x810>
 8002d68:	58024800 	.word	0x58024800
 8002d6c:	58024400 	.word	0x58024400
 8002d70:	fffffc0c 	.word	0xfffffc0c
 8002d74:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d78:	4b21      	ldr	r3, [pc, #132]	; (8002e00 <HAL_RCC_OscConfig+0x81c>)
 8002d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d7e:	4b20      	ldr	r3, [pc, #128]	; (8002e00 <HAL_RCC_OscConfig+0x81c>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d031      	beq.n	8002df0 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	f003 0203 	and.w	r2, r3, #3
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d12a      	bne.n	8002df0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	091b      	lsrs	r3, r3, #4
 8002d9e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d122      	bne.n	8002df0 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d11a      	bne.n	8002df0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	0a5b      	lsrs	r3, r3, #9
 8002dbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d111      	bne.n	8002df0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	0c1b      	lsrs	r3, r3, #16
 8002dd0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d108      	bne.n	8002df0 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	0e1b      	lsrs	r3, r3, #24
 8002de2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dea:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d001      	beq.n	8002df4 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3730      	adds	r7, #48	; 0x30
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	58024400 	.word	0x58024400

08002e04 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e19c      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e18:	4b8a      	ldr	r3, [pc, #552]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 030f 	and.w	r3, r3, #15
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d910      	bls.n	8002e48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e26:	4b87      	ldr	r3, [pc, #540]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f023 020f 	bic.w	r2, r3, #15
 8002e2e:	4985      	ldr	r1, [pc, #532]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e36:	4b83      	ldr	r3, [pc, #524]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d001      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e184      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d010      	beq.n	8002e76 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691a      	ldr	r2, [r3, #16]
 8002e58:	4b7b      	ldr	r3, [pc, #492]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d908      	bls.n	8002e76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e64:	4b78      	ldr	r3, [pc, #480]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
 8002e70:	4975      	ldr	r1, [pc, #468]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0308 	and.w	r3, r3, #8
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d010      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	4b70      	ldr	r3, [pc, #448]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d908      	bls.n	8002ea4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e92:	4b6d      	ldr	r3, [pc, #436]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	496a      	ldr	r1, [pc, #424]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0310 	and.w	r3, r3, #16
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d010      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	699a      	ldr	r2, [r3, #24]
 8002eb4:	4b64      	ldr	r3, [pc, #400]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d908      	bls.n	8002ed2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ec0:	4b61      	ldr	r3, [pc, #388]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	495e      	ldr	r1, [pc, #376]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d010      	beq.n	8002f00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69da      	ldr	r2, [r3, #28]
 8002ee2:	4b59      	ldr	r3, [pc, #356]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d908      	bls.n	8002f00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002eee:	4b56      	ldr	r3, [pc, #344]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	4953      	ldr	r1, [pc, #332]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d010      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	4b4d      	ldr	r3, [pc, #308]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d908      	bls.n	8002f2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f1c:	4b4a      	ldr	r3, [pc, #296]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	f023 020f 	bic.w	r2, r3, #15
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	4947      	ldr	r1, [pc, #284]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d055      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f3a:	4b43      	ldr	r3, [pc, #268]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	4940      	ldr	r1, [pc, #256]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d107      	bne.n	8002f64 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f54:	4b3c      	ldr	r3, [pc, #240]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d121      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0f6      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f6c:	4b36      	ldr	r3, [pc, #216]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d115      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0ea      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d107      	bne.n	8002f94 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f84:	4b30      	ldr	r3, [pc, #192]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d109      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0de      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f94:	4b2c      	ldr	r3, [pc, #176]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e0d6      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fa4:	4b28      	ldr	r3, [pc, #160]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	f023 0207 	bic.w	r2, r3, #7
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	4925      	ldr	r1, [pc, #148]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb6:	f7fd fd95 	bl	8000ae4 <HAL_GetTick>
 8002fba:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbc:	e00a      	b.n	8002fd4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fbe:	f7fd fd91 	bl	8000ae4 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e0be      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd4:	4b1c      	ldr	r3, [pc, #112]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d1eb      	bne.n	8002fbe <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d010      	beq.n	8003014 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	4b14      	ldr	r3, [pc, #80]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d208      	bcs.n	8003014 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003002:	4b11      	ldr	r3, [pc, #68]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	f023 020f 	bic.w	r2, r3, #15
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	490e      	ldr	r1, [pc, #56]	; (8003048 <HAL_RCC_ClockConfig+0x244>)
 8003010:	4313      	orrs	r3, r2
 8003012:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003014:	4b0b      	ldr	r3, [pc, #44]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 030f 	and.w	r3, r3, #15
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	429a      	cmp	r2, r3
 8003020:	d214      	bcs.n	800304c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003022:	4b08      	ldr	r3, [pc, #32]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f023 020f 	bic.w	r2, r3, #15
 800302a:	4906      	ldr	r1, [pc, #24]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	4313      	orrs	r3, r2
 8003030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003032:	4b04      	ldr	r3, [pc, #16]	; (8003044 <HAL_RCC_ClockConfig+0x240>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 030f 	and.w	r3, r3, #15
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	429a      	cmp	r2, r3
 800303e:	d005      	beq.n	800304c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e086      	b.n	8003152 <HAL_RCC_ClockConfig+0x34e>
 8003044:	52002000 	.word	0x52002000
 8003048:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d010      	beq.n	800307a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691a      	ldr	r2, [r3, #16]
 800305c:	4b3f      	ldr	r3, [pc, #252]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003064:	429a      	cmp	r2, r3
 8003066:	d208      	bcs.n	800307a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003068:	4b3c      	ldr	r3, [pc, #240]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	4939      	ldr	r1, [pc, #228]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 8003076:	4313      	orrs	r3, r2
 8003078:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d010      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695a      	ldr	r2, [r3, #20]
 800308a:	4b34      	ldr	r3, [pc, #208]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003092:	429a      	cmp	r2, r3
 8003094:	d208      	bcs.n	80030a8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003096:	4b31      	ldr	r3, [pc, #196]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	492e      	ldr	r1, [pc, #184]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0310 	and.w	r3, r3, #16
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d010      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	699a      	ldr	r2, [r3, #24]
 80030b8:	4b28      	ldr	r3, [pc, #160]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d208      	bcs.n	80030d6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030c4:	4b25      	ldr	r3, [pc, #148]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	4922      	ldr	r1, [pc, #136]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d010      	beq.n	8003104 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	69da      	ldr	r2, [r3, #28]
 80030e6:	4b1d      	ldr	r3, [pc, #116]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d208      	bcs.n	8003104 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80030f2:	4b1a      	ldr	r3, [pc, #104]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	4917      	ldr	r1, [pc, #92]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 8003100:	4313      	orrs	r3, r2
 8003102:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003104:	f000 f834 	bl	8003170 <HAL_RCC_GetSysClockFreq>
 8003108:	4601      	mov	r1, r0
 800310a:	4b14      	ldr	r3, [pc, #80]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	0a1b      	lsrs	r3, r3, #8
 8003110:	f003 030f 	and.w	r3, r3, #15
 8003114:	4a12      	ldr	r2, [pc, #72]	; (8003160 <HAL_RCC_ClockConfig+0x35c>)
 8003116:	5cd3      	ldrb	r3, [r2, r3]
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	fa21 f303 	lsr.w	r3, r1, r3
 8003120:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003122:	4b0e      	ldr	r3, [pc, #56]	; (800315c <HAL_RCC_ClockConfig+0x358>)
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	4a0d      	ldr	r2, [pc, #52]	; (8003160 <HAL_RCC_ClockConfig+0x35c>)
 800312c:	5cd3      	ldrb	r3, [r2, r3]
 800312e:	f003 031f 	and.w	r3, r3, #31
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
 8003138:	4a0a      	ldr	r2, [pc, #40]	; (8003164 <HAL_RCC_ClockConfig+0x360>)
 800313a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800313c:	4a0a      	ldr	r2, [pc, #40]	; (8003168 <HAL_RCC_ClockConfig+0x364>)
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003142:	4b0a      	ldr	r3, [pc, #40]	; (800316c <HAL_RCC_ClockConfig+0x368>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7fd fc82 	bl	8000a50 <HAL_InitTick>
 800314c:	4603      	mov	r3, r0
 800314e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003150:	7bfb      	ldrb	r3, [r7, #15]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	58024400 	.word	0x58024400
 8003160:	0800ebbc 	.word	0x0800ebbc
 8003164:	24000004 	.word	0x24000004
 8003168:	24000000 	.word	0x24000000
 800316c:	24000008 	.word	0x24000008

08003170 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003170:	b480      	push	{r7}
 8003172:	b089      	sub	sp, #36	; 0x24
 8003174:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003176:	4baf      	ldr	r3, [pc, #700]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800317e:	2b18      	cmp	r3, #24
 8003180:	f200 814e 	bhi.w	8003420 <HAL_RCC_GetSysClockFreq+0x2b0>
 8003184:	a201      	add	r2, pc, #4	; (adr r2, 800318c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318a:	bf00      	nop
 800318c:	080031f1 	.word	0x080031f1
 8003190:	08003421 	.word	0x08003421
 8003194:	08003421 	.word	0x08003421
 8003198:	08003421 	.word	0x08003421
 800319c:	08003421 	.word	0x08003421
 80031a0:	08003421 	.word	0x08003421
 80031a4:	08003421 	.word	0x08003421
 80031a8:	08003421 	.word	0x08003421
 80031ac:	08003217 	.word	0x08003217
 80031b0:	08003421 	.word	0x08003421
 80031b4:	08003421 	.word	0x08003421
 80031b8:	08003421 	.word	0x08003421
 80031bc:	08003421 	.word	0x08003421
 80031c0:	08003421 	.word	0x08003421
 80031c4:	08003421 	.word	0x08003421
 80031c8:	08003421 	.word	0x08003421
 80031cc:	0800321d 	.word	0x0800321d
 80031d0:	08003421 	.word	0x08003421
 80031d4:	08003421 	.word	0x08003421
 80031d8:	08003421 	.word	0x08003421
 80031dc:	08003421 	.word	0x08003421
 80031e0:	08003421 	.word	0x08003421
 80031e4:	08003421 	.word	0x08003421
 80031e8:	08003421 	.word	0x08003421
 80031ec:	08003223 	.word	0x08003223
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031f0:	4b90      	ldr	r3, [pc, #576]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0320 	and.w	r3, r3, #32
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d009      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80031fc:	4b8d      	ldr	r3, [pc, #564]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	08db      	lsrs	r3, r3, #3
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	4a8c      	ldr	r2, [pc, #560]	; (8003438 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
 800320c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800320e:	e10a      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003210:	4b89      	ldr	r3, [pc, #548]	; (8003438 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003212:	61bb      	str	r3, [r7, #24]
    break;
 8003214:	e107      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003216:	4b89      	ldr	r3, [pc, #548]	; (800343c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8003218:	61bb      	str	r3, [r7, #24]
    break;
 800321a:	e104      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800321c:	4b88      	ldr	r3, [pc, #544]	; (8003440 <HAL_RCC_GetSysClockFreq+0x2d0>)
 800321e:	61bb      	str	r3, [r7, #24]
    break;
 8003220:	e101      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003222:	4b84      	ldr	r3, [pc, #528]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800322c:	4b81      	ldr	r3, [pc, #516]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800322e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003230:	091b      	lsrs	r3, r3, #4
 8003232:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003236:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003238:	4b7e      	ldr	r3, [pc, #504]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800323a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003242:	4b7c      	ldr	r3, [pc, #496]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003246:	08db      	lsrs	r3, r3, #3
 8003248:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800324c:	68fa      	ldr	r2, [r7, #12]
 800324e:	fb02 f303 	mul.w	r3, r2, r3
 8003252:	ee07 3a90 	vmov	s15, r3
 8003256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800325a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 80da 	beq.w	800341a <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d05a      	beq.n	8003322 <HAL_RCC_GetSysClockFreq+0x1b2>
 800326c:	2b01      	cmp	r3, #1
 800326e:	d302      	bcc.n	8003276 <HAL_RCC_GetSysClockFreq+0x106>
 8003270:	2b02      	cmp	r3, #2
 8003272:	d078      	beq.n	8003366 <HAL_RCC_GetSysClockFreq+0x1f6>
 8003274:	e099      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003276:	4b6f      	ldr	r3, [pc, #444]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0320 	and.w	r3, r3, #32
 800327e:	2b00      	cmp	r3, #0
 8003280:	d02d      	beq.n	80032de <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003282:	4b6c      	ldr	r3, [pc, #432]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	08db      	lsrs	r3, r3, #3
 8003288:	f003 0303 	and.w	r3, r3, #3
 800328c:	4a6a      	ldr	r2, [pc, #424]	; (8003438 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800328e:	fa22 f303 	lsr.w	r3, r2, r3
 8003292:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	ee07 3a90 	vmov	s15, r3
 800329a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	ee07 3a90 	vmov	s15, r3
 80032a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ac:	4b61      	ldr	r3, [pc, #388]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80032ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032b4:	ee07 3a90 	vmov	s15, r3
 80032b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80032c0:	eddf 5a60 	vldr	s11, [pc, #384]	; 8003444 <HAL_RCC_GetSysClockFreq+0x2d4>
 80032c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80032d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80032dc:	e087      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	ee07 3a90 	vmov	s15, r3
 80032e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032e8:	eddf 6a57 	vldr	s13, [pc, #348]	; 8003448 <HAL_RCC_GetSysClockFreq+0x2d8>
 80032ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032f0:	4b50      	ldr	r3, [pc, #320]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80032f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032f8:	ee07 3a90 	vmov	s15, r3
 80032fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003300:	ed97 6a02 	vldr	s12, [r7, #8]
 8003304:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8003444 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003308:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800330c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003310:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003314:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003318:	ee67 7a27 	vmul.f32	s15, s14, s15
 800331c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003320:	e065      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	ee07 3a90 	vmov	s15, r3
 8003328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800332c:	eddf 6a47 	vldr	s13, [pc, #284]	; 800344c <HAL_RCC_GetSysClockFreq+0x2dc>
 8003330:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003334:	4b3f      	ldr	r3, [pc, #252]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800333c:	ee07 3a90 	vmov	s15, r3
 8003340:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003344:	ed97 6a02 	vldr	s12, [r7, #8]
 8003348:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8003444 <HAL_RCC_GetSysClockFreq+0x2d4>
 800334c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003350:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003354:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003358:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800335c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003360:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003364:	e043      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	ee07 3a90 	vmov	s15, r3
 800336c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003370:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003450 <HAL_RCC_GetSysClockFreq+0x2e0>
 8003374:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003378:	4b2e      	ldr	r3, [pc, #184]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800337a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003380:	ee07 3a90 	vmov	s15, r3
 8003384:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003388:	ed97 6a02 	vldr	s12, [r7, #8]
 800338c:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8003444 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003390:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003394:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003398:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800339c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033a8:	e021      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	ee07 3a90 	vmov	s15, r3
 80033b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033b4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800344c <HAL_RCC_GetSysClockFreq+0x2dc>
 80033b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033bc:	4b1d      	ldr	r3, [pc, #116]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80033be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033c4:	ee07 3a90 	vmov	s15, r3
 80033c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80033d0:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8003444 <HAL_RCC_GetSysClockFreq+0x2d4>
 80033d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033ec:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80033ee:	4b11      	ldr	r3, [pc, #68]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	0a5b      	lsrs	r3, r3, #9
 80033f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033f8:	3301      	adds	r3, #1
 80033fa:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	ee07 3a90 	vmov	s15, r3
 8003402:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003406:	edd7 6a07 	vldr	s13, [r7, #28]
 800340a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800340e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003412:	ee17 3a90 	vmov	r3, s15
 8003416:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003418:	e005      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
    break;
 800341e:	e002      	b.n	8003426 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8003420:	4b06      	ldr	r3, [pc, #24]	; (800343c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8003422:	61bb      	str	r3, [r7, #24]
    break;
 8003424:	bf00      	nop
  }

  return sysclockfreq;
 8003426:	69bb      	ldr	r3, [r7, #24]
}
 8003428:	4618      	mov	r0, r3
 800342a:	3724      	adds	r7, #36	; 0x24
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr
 8003434:	58024400 	.word	0x58024400
 8003438:	03d09000 	.word	0x03d09000
 800343c:	003d0900 	.word	0x003d0900
 8003440:	007a1200 	.word	0x007a1200
 8003444:	46000000 	.word	0x46000000
 8003448:	4c742400 	.word	0x4c742400
 800344c:	4a742400 	.word	0x4a742400
 8003450:	4af42400 	.word	0x4af42400

08003454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800345a:	f7ff fe89 	bl	8003170 <HAL_RCC_GetSysClockFreq>
 800345e:	4601      	mov	r1, r0
 8003460:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	0a1b      	lsrs	r3, r3, #8
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	4a0f      	ldr	r2, [pc, #60]	; (80034a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800346c:	5cd3      	ldrb	r3, [r2, r3]
 800346e:	f003 031f 	and.w	r3, r3, #31
 8003472:	fa21 f303 	lsr.w	r3, r1, r3
 8003476:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003478:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	4a09      	ldr	r2, [pc, #36]	; (80034a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003482:	5cd3      	ldrb	r3, [r2, r3]
 8003484:	f003 031f 	and.w	r3, r3, #31
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	fa22 f303 	lsr.w	r3, r2, r3
 800348e:	4a07      	ldr	r2, [pc, #28]	; (80034ac <HAL_RCC_GetHCLKFreq+0x58>)
 8003490:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003492:	4a07      	ldr	r2, [pc, #28]	; (80034b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003498:	4b04      	ldr	r3, [pc, #16]	; (80034ac <HAL_RCC_GetHCLKFreq+0x58>)
 800349a:	681b      	ldr	r3, [r3, #0]
}
 800349c:	4618      	mov	r0, r3
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	58024400 	.word	0x58024400
 80034a8:	0800ebbc 	.word	0x0800ebbc
 80034ac:	24000004 	.word	0x24000004
 80034b0:	24000000 	.word	0x24000000

080034b4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034bc:	2300      	movs	r3, #0
 80034be:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034c0:	2300      	movs	r3, #0
 80034c2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d03d      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034d4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034d8:	d013      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80034da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034de:	d802      	bhi.n	80034e6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d007      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80034e4:	e01f      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80034e6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034ea:	d013      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80034ec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80034f0:	d01c      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x78>
 80034f2:	e018      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034f4:	4baf      	ldr	r3, [pc, #700]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	4aae      	ldr	r2, [pc, #696]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80034fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003500:	e015      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	3304      	adds	r3, #4
 8003506:	2102      	movs	r1, #2
 8003508:	4618      	mov	r0, r3
 800350a:	f001 fd33 	bl	8004f74 <RCCEx_PLL2_Config>
 800350e:	4603      	mov	r3, r0
 8003510:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003512:	e00c      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	3324      	adds	r3, #36	; 0x24
 8003518:	2102      	movs	r1, #2
 800351a:	4618      	mov	r0, r3
 800351c:	f001 fddc 	bl	80050d8 <RCCEx_PLL3_Config>
 8003520:	4603      	mov	r3, r0
 8003522:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003524:	e003      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	75fb      	strb	r3, [r7, #23]
      break;
 800352a:	e000      	b.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800352c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800352e:	7dfb      	ldrb	r3, [r7, #23]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d109      	bne.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003534:	4b9f      	ldr	r3, [pc, #636]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003538:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003540:	499c      	ldr	r1, [pc, #624]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003542:	4313      	orrs	r3, r2
 8003544:	650b      	str	r3, [r1, #80]	; 0x50
 8003546:	e001      	b.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003548:	7dfb      	ldrb	r3, [r7, #23]
 800354a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003554:	2b00      	cmp	r3, #0
 8003556:	d03d      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355c:	2b04      	cmp	r3, #4
 800355e:	d826      	bhi.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8003560:	a201      	add	r2, pc, #4	; (adr r2, 8003568 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8003562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003566:	bf00      	nop
 8003568:	0800357d 	.word	0x0800357d
 800356c:	0800358b 	.word	0x0800358b
 8003570:	0800359d 	.word	0x0800359d
 8003574:	080035b5 	.word	0x080035b5
 8003578:	080035b5 	.word	0x080035b5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800357c:	4b8d      	ldr	r3, [pc, #564]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800357e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003580:	4a8c      	ldr	r2, [pc, #560]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003582:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003586:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003588:	e015      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3304      	adds	r3, #4
 800358e:	2100      	movs	r1, #0
 8003590:	4618      	mov	r0, r3
 8003592:	f001 fcef 	bl	8004f74 <RCCEx_PLL2_Config>
 8003596:	4603      	mov	r3, r0
 8003598:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800359a:	e00c      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3324      	adds	r3, #36	; 0x24
 80035a0:	2100      	movs	r1, #0
 80035a2:	4618      	mov	r0, r3
 80035a4:	f001 fd98 	bl	80050d8 <RCCEx_PLL3_Config>
 80035a8:	4603      	mov	r3, r0
 80035aa:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035ac:	e003      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	75fb      	strb	r3, [r7, #23]
      break;
 80035b2:	e000      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80035b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035b6:	7dfb      	ldrb	r3, [r7, #23]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d109      	bne.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035bc:	4b7d      	ldr	r3, [pc, #500]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80035be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035c0:	f023 0207 	bic.w	r2, r3, #7
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c8:	497a      	ldr	r1, [pc, #488]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	650b      	str	r3, [r1, #80]	; 0x50
 80035ce:	e001      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d0:	7dfb      	ldrb	r3, [r7, #23]
 80035d2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d03e      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e4:	2b80      	cmp	r3, #128	; 0x80
 80035e6:	d01c      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80035e8:	2b80      	cmp	r3, #128	; 0x80
 80035ea:	d804      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x142>
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d008      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80035f0:	2b40      	cmp	r3, #64	; 0x40
 80035f2:	d00d      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80035f4:	e01e      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80035f6:	2bc0      	cmp	r3, #192	; 0xc0
 80035f8:	d01f      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80035fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035fe:	d01e      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003600:	e018      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003602:	4b6c      	ldr	r3, [pc, #432]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003606:	4a6b      	ldr	r2, [pc, #428]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003608:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800360c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800360e:	e017      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3304      	adds	r3, #4
 8003614:	2100      	movs	r1, #0
 8003616:	4618      	mov	r0, r3
 8003618:	f001 fcac 	bl	8004f74 <RCCEx_PLL2_Config>
 800361c:	4603      	mov	r3, r0
 800361e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003620:	e00e      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3324      	adds	r3, #36	; 0x24
 8003626:	2100      	movs	r1, #0
 8003628:	4618      	mov	r0, r3
 800362a:	f001 fd55 	bl	80050d8 <RCCEx_PLL3_Config>
 800362e:	4603      	mov	r3, r0
 8003630:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003632:	e005      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	75fb      	strb	r3, [r7, #23]
      break;
 8003638:	e002      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800363a:	bf00      	nop
 800363c:	e000      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800363e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003640:	7dfb      	ldrb	r3, [r7, #23]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d109      	bne.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003646:	4b5b      	ldr	r3, [pc, #364]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800364a:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003652:	4958      	ldr	r1, [pc, #352]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003654:	4313      	orrs	r3, r2
 8003656:	650b      	str	r3, [r1, #80]	; 0x50
 8003658:	e001      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800365a:	7dfb      	ldrb	r3, [r7, #23]
 800365c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003666:	2b00      	cmp	r3, #0
 8003668:	d044      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003670:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003674:	d01f      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003676:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800367a:	d805      	bhi.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00a      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003680:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003684:	d00e      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 8003686:	e01f      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8003688:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800368c:	d01f      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x21a>
 800368e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003692:	d01e      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003694:	e018      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003696:	4b47      	ldr	r3, [pc, #284]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369a:	4a46      	ldr	r2, [pc, #280]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800369c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80036a2:	e017      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	3304      	adds	r3, #4
 80036a8:	2100      	movs	r1, #0
 80036aa:	4618      	mov	r0, r3
 80036ac:	f001 fc62 	bl	8004f74 <RCCEx_PLL2_Config>
 80036b0:	4603      	mov	r3, r0
 80036b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80036b4:	e00e      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3324      	adds	r3, #36	; 0x24
 80036ba:	2100      	movs	r1, #0
 80036bc:	4618      	mov	r0, r3
 80036be:	f001 fd0b 	bl	80050d8 <RCCEx_PLL3_Config>
 80036c2:	4603      	mov	r3, r0
 80036c4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80036c6:	e005      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	75fb      	strb	r3, [r7, #23]
      break;
 80036cc:	e002      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80036ce:	bf00      	nop
 80036d0:	e000      	b.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80036d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036d4:	7dfb      	ldrb	r3, [r7, #23]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10a      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036da:	4b36      	ldr	r3, [pc, #216]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80036dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036de:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80036e8:	4932      	ldr	r1, [pc, #200]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	658b      	str	r3, [r1, #88]	; 0x58
 80036ee:	e001      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036f0:	7dfb      	ldrb	r3, [r7, #23]
 80036f2:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d044      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003706:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800370a:	d01f      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800370c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003710:	d805      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00a      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x278>
 8003716:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800371a:	d00e      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800371c:	e01f      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 800371e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003722:	d01f      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003724:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003728:	d01e      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800372a:	e018      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800372c:	4b21      	ldr	r3, [pc, #132]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003730:	4a20      	ldr	r2, [pc, #128]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003732:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003736:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003738:	e017      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3304      	adds	r3, #4
 800373e:	2100      	movs	r1, #0
 8003740:	4618      	mov	r0, r3
 8003742:	f001 fc17 	bl	8004f74 <RCCEx_PLL2_Config>
 8003746:	4603      	mov	r3, r0
 8003748:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800374a:	e00e      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3324      	adds	r3, #36	; 0x24
 8003750:	2100      	movs	r1, #0
 8003752:	4618      	mov	r0, r3
 8003754:	f001 fcc0 	bl	80050d8 <RCCEx_PLL3_Config>
 8003758:	4603      	mov	r3, r0
 800375a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800375c:	e005      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	75fb      	strb	r3, [r7, #23]
      break;
 8003762:	e002      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8003764:	bf00      	nop
 8003766:	e000      	b.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8003768:	bf00      	nop
    }

    if(ret == HAL_OK)
 800376a:	7dfb      	ldrb	r3, [r7, #23]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d10a      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003770:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003774:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800377e:	490d      	ldr	r1, [pc, #52]	; (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003780:	4313      	orrs	r3, r2
 8003782:	658b      	str	r3, [r1, #88]	; 0x58
 8003784:	e001      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003786:	7dfb      	ldrb	r3, [r7, #23]
 8003788:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d035      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800379a:	2b10      	cmp	r3, #16
 800379c:	d00c      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x304>
 800379e:	2b10      	cmp	r3, #16
 80037a0:	d802      	bhi.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d01b      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x32a>
 80037a6:	e017      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d00c      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x312>
 80037ac:	2b30      	cmp	r3, #48	; 0x30
 80037ae:	d018      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80037b0:	e012      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x324>
 80037b2:	bf00      	nop
 80037b4:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037b8:	4baf      	ldr	r3, [pc, #700]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	4aae      	ldr	r2, [pc, #696]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80037c4:	e00e      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	3304      	adds	r3, #4
 80037ca:	2102      	movs	r1, #2
 80037cc:	4618      	mov	r0, r3
 80037ce:	f001 fbd1 	bl	8004f74 <RCCEx_PLL2_Config>
 80037d2:	4603      	mov	r3, r0
 80037d4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80037d6:	e005      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	75fb      	strb	r3, [r7, #23]
      break;
 80037dc:	e002      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80037de:	bf00      	nop
 80037e0:	e000      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80037e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037e4:	7dfb      	ldrb	r3, [r7, #23]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d109      	bne.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037ea:	4ba3      	ldr	r3, [pc, #652]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037f6:	49a0      	ldr	r1, [pc, #640]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	64cb      	str	r3, [r1, #76]	; 0x4c
 80037fc:	e001      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fe:	7dfb      	ldrb	r3, [r7, #23]
 8003800:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d042      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003816:	d01f      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003818:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800381c:	d805      	bhi.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00a      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003826:	d00e      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x392>
 8003828:	e01f      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800382a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800382e:	d01f      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003830:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003834:	d01e      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8003836:	e018      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003838:	4b8f      	ldr	r3, [pc, #572]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800383a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800383c:	4a8e      	ldr	r2, [pc, #568]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800383e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003842:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003844:	e017      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3304      	adds	r3, #4
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f001 fb91 	bl	8004f74 <RCCEx_PLL2_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003856:	e00e      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3324      	adds	r3, #36	; 0x24
 800385c:	2100      	movs	r1, #0
 800385e:	4618      	mov	r0, r3
 8003860:	f001 fc3a 	bl	80050d8 <RCCEx_PLL3_Config>
 8003864:	4603      	mov	r3, r0
 8003866:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003868:	e005      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	75fb      	strb	r3, [r7, #23]
      break;
 800386e:	e002      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003870:	bf00      	nop
 8003872:	e000      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003874:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003876:	7dfb      	ldrb	r3, [r7, #23]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d109      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800387c:	4b7e      	ldr	r3, [pc, #504]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800387e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003880:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003888:	497b      	ldr	r1, [pc, #492]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800388a:	4313      	orrs	r3, r2
 800388c:	650b      	str	r3, [r1, #80]	; 0x50
 800388e:	e001      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003890:	7dfb      	ldrb	r3, [r7, #23]
 8003892:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d042      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038a8:	d01b      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80038aa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038ae:	d805      	bhi.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x408>
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d022      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x446>
 80038b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b8:	d00a      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80038ba:	e01b      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x440>
 80038bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038c0:	d01d      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x44a>
 80038c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038c6:	d01c      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80038c8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038cc:	d01b      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x452>
 80038ce:	e011      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	3304      	adds	r3, #4
 80038d4:	2101      	movs	r1, #1
 80038d6:	4618      	mov	r0, r3
 80038d8:	f001 fb4c 	bl	8004f74 <RCCEx_PLL2_Config>
 80038dc:	4603      	mov	r3, r0
 80038de:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80038e0:	e012      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	3324      	adds	r3, #36	; 0x24
 80038e6:	2101      	movs	r1, #1
 80038e8:	4618      	mov	r0, r3
 80038ea:	f001 fbf5 	bl	80050d8 <RCCEx_PLL3_Config>
 80038ee:	4603      	mov	r3, r0
 80038f0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80038f2:	e009      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	75fb      	strb	r3, [r7, #23]
      break;
 80038f8:	e006      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80038fa:	bf00      	nop
 80038fc:	e004      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80038fe:	bf00      	nop
 8003900:	e002      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8003902:	bf00      	nop
 8003904:	e000      	b.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8003906:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003908:	7dfb      	ldrb	r3, [r7, #23]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d109      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800390e:	4b5a      	ldr	r3, [pc, #360]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003910:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003912:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800391a:	4957      	ldr	r1, [pc, #348]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800391c:	4313      	orrs	r3, r2
 800391e:	650b      	str	r3, [r1, #80]	; 0x50
 8003920:	e001      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003922:	7dfb      	ldrb	r3, [r7, #23]
 8003924:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d044      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003938:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800393c:	d01b      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800393e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003942:	d805      	bhi.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8003944:	2b00      	cmp	r3, #0
 8003946:	d022      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003948:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800394e:	e01b      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8003950:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003954:	d01d      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003956:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800395a:	d01c      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 800395c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003960:	d01b      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003962:	e011      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3304      	adds	r3, #4
 8003968:	2101      	movs	r1, #1
 800396a:	4618      	mov	r0, r3
 800396c:	f001 fb02 	bl	8004f74 <RCCEx_PLL2_Config>
 8003970:	4603      	mov	r3, r0
 8003972:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003974:	e012      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3324      	adds	r3, #36	; 0x24
 800397a:	2101      	movs	r1, #1
 800397c:	4618      	mov	r0, r3
 800397e:	f001 fbab 	bl	80050d8 <RCCEx_PLL3_Config>
 8003982:	4603      	mov	r3, r0
 8003984:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003986:	e009      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	75fb      	strb	r3, [r7, #23]
      break;
 800398c:	e006      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800398e:	bf00      	nop
 8003990:	e004      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003992:	bf00      	nop
 8003994:	e002      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003996:	bf00      	nop
 8003998:	e000      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800399a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800399c:	7dfb      	ldrb	r3, [r7, #23]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10a      	bne.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80039a2:	4b35      	ldr	r3, [pc, #212]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a6:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80039b0:	4931      	ldr	r1, [pc, #196]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	658b      	str	r3, [r1, #88]	; 0x58
 80039b6:	e001      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b8:	7dfb      	ldrb	r3, [r7, #23]
 80039ba:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d02d      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039d0:	d005      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80039d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039d6:	d009      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x538>
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d013      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80039dc:	e00f      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039de:	4b26      	ldr	r3, [pc, #152]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e2:	4a25      	ldr	r2, [pc, #148]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80039ea:	e00c      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3304      	adds	r3, #4
 80039f0:	2101      	movs	r1, #1
 80039f2:	4618      	mov	r0, r3
 80039f4:	f001 fabe 	bl	8004f74 <RCCEx_PLL2_Config>
 80039f8:	4603      	mov	r3, r0
 80039fa:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80039fc:	e003      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	75fb      	strb	r3, [r7, #23]
      break;
 8003a02:	e000      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8003a04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a06:	7dfb      	ldrb	r3, [r7, #23]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d109      	bne.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a0c:	4b1a      	ldr	r3, [pc, #104]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a10:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a18:	4917      	ldr	r1, [pc, #92]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	650b      	str	r3, [r1, #80]	; 0x50
 8003a1e:	e001      	b.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a20:	7dfb      	ldrb	r3, [r7, #23]
 8003a22:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d035      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a34:	2b03      	cmp	r3, #3
 8003a36:	d81b      	bhi.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003a38:	a201      	add	r2, pc, #4	; (adr r2, 8003a40 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8003a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a3e:	bf00      	nop
 8003a40:	08003a7d 	.word	0x08003a7d
 8003a44:	08003a51 	.word	0x08003a51
 8003a48:	08003a5f 	.word	0x08003a5f
 8003a4c:	08003a7d 	.word	0x08003a7d
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a54:	4a08      	ldr	r2, [pc, #32]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003a5c:	e00f      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	3304      	adds	r3, #4
 8003a62:	2102      	movs	r1, #2
 8003a64:	4618      	mov	r0, r3
 8003a66:	f001 fa85 	bl	8004f74 <RCCEx_PLL2_Config>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003a6e:	e006      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	75fb      	strb	r3, [r7, #23]
      break;
 8003a74:	e003      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8003a76:	bf00      	nop
 8003a78:	58024400 	.word	0x58024400
      break;
 8003a7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a7e:	7dfb      	ldrb	r3, [r7, #23]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d109      	bne.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003a84:	4bba      	ldr	r3, [pc, #744]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a88:	f023 0203 	bic.w	r2, r3, #3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a90:	49b7      	ldr	r1, [pc, #732]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003a96:	e001      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a98:	7dfb      	ldrb	r3, [r7, #23]
 8003a9a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f000 8086 	beq.w	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aaa:	4bb2      	ldr	r3, [pc, #712]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4ab1      	ldr	r2, [pc, #708]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ab6:	f7fd f815 	bl	8000ae4 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003abc:	e009      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abe:	f7fd f811 	bl	8000ae4 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b64      	cmp	r3, #100	; 0x64
 8003aca:	d902      	bls.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	75fb      	strb	r3, [r7, #23]
        break;
 8003ad0:	e005      	b.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ad2:	4ba8      	ldr	r3, [pc, #672]	; (8003d74 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0ef      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8003ade:	7dfb      	ldrb	r3, [r7, #23]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d166      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003ae4:	4ba2      	ldr	r3, [pc, #648]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003ae6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003aee:	4053      	eors	r3, r2
 8003af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d013      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003af8:	4b9d      	ldr	r3, [pc, #628]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b00:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b02:	4b9b      	ldr	r3, [pc, #620]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b06:	4a9a      	ldr	r2, [pc, #616]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b0c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b0e:	4b98      	ldr	r3, [pc, #608]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b12:	4a97      	ldr	r2, [pc, #604]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b18:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b1a:	4a95      	ldr	r2, [pc, #596]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b2a:	d115      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2c:	f7fc ffda 	bl	8000ae4 <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b32:	e00b      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b34:	f7fc ffd6 	bl	8000ae4 <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d902      	bls.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	75fb      	strb	r3, [r7, #23]
            break;
 8003b4a:	e005      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b4c:	4b88      	ldr	r3, [pc, #544]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0ed      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8003b58:	7dfb      	ldrb	r3, [r7, #23]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d126      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b6c:	d10d      	bne.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8003b6e:	4b80      	ldr	r3, [pc, #512]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b70:	691b      	ldr	r3, [r3, #16]
 8003b72:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b7c:	0919      	lsrs	r1, r3, #4
 8003b7e:	4b7e      	ldr	r3, [pc, #504]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8003b80:	400b      	ands	r3, r1
 8003b82:	497b      	ldr	r1, [pc, #492]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	610b      	str	r3, [r1, #16]
 8003b88:	e005      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8003b8a:	4b79      	ldr	r3, [pc, #484]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	4a78      	ldr	r2, [pc, #480]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b90:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003b94:	6113      	str	r3, [r2, #16]
 8003b96:	4b76      	ldr	r3, [pc, #472]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b98:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003ba0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ba4:	4972      	ldr	r1, [pc, #456]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	670b      	str	r3, [r1, #112]	; 0x70
 8003baa:	e004      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bac:	7dfb      	ldrb	r3, [r7, #23]
 8003bae:	75bb      	strb	r3, [r7, #22]
 8003bb0:	e001      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb2:	7dfb      	ldrb	r3, [r7, #23]
 8003bb4:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d07d      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bc6:	2b28      	cmp	r3, #40	; 0x28
 8003bc8:	d866      	bhi.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8003bca:	a201      	add	r2, pc, #4	; (adr r2, 8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd0:	08003c9f 	.word	0x08003c9f
 8003bd4:	08003c99 	.word	0x08003c99
 8003bd8:	08003c99 	.word	0x08003c99
 8003bdc:	08003c99 	.word	0x08003c99
 8003be0:	08003c99 	.word	0x08003c99
 8003be4:	08003c99 	.word	0x08003c99
 8003be8:	08003c99 	.word	0x08003c99
 8003bec:	08003c99 	.word	0x08003c99
 8003bf0:	08003c75 	.word	0x08003c75
 8003bf4:	08003c99 	.word	0x08003c99
 8003bf8:	08003c99 	.word	0x08003c99
 8003bfc:	08003c99 	.word	0x08003c99
 8003c00:	08003c99 	.word	0x08003c99
 8003c04:	08003c99 	.word	0x08003c99
 8003c08:	08003c99 	.word	0x08003c99
 8003c0c:	08003c99 	.word	0x08003c99
 8003c10:	08003c87 	.word	0x08003c87
 8003c14:	08003c99 	.word	0x08003c99
 8003c18:	08003c99 	.word	0x08003c99
 8003c1c:	08003c99 	.word	0x08003c99
 8003c20:	08003c99 	.word	0x08003c99
 8003c24:	08003c99 	.word	0x08003c99
 8003c28:	08003c99 	.word	0x08003c99
 8003c2c:	08003c99 	.word	0x08003c99
 8003c30:	08003c9f 	.word	0x08003c9f
 8003c34:	08003c99 	.word	0x08003c99
 8003c38:	08003c99 	.word	0x08003c99
 8003c3c:	08003c99 	.word	0x08003c99
 8003c40:	08003c99 	.word	0x08003c99
 8003c44:	08003c99 	.word	0x08003c99
 8003c48:	08003c99 	.word	0x08003c99
 8003c4c:	08003c99 	.word	0x08003c99
 8003c50:	08003c9f 	.word	0x08003c9f
 8003c54:	08003c99 	.word	0x08003c99
 8003c58:	08003c99 	.word	0x08003c99
 8003c5c:	08003c99 	.word	0x08003c99
 8003c60:	08003c99 	.word	0x08003c99
 8003c64:	08003c99 	.word	0x08003c99
 8003c68:	08003c99 	.word	0x08003c99
 8003c6c:	08003c99 	.word	0x08003c99
 8003c70:	08003c9f 	.word	0x08003c9f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	3304      	adds	r3, #4
 8003c78:	2101      	movs	r1, #1
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f001 f97a 	bl	8004f74 <RCCEx_PLL2_Config>
 8003c80:	4603      	mov	r3, r0
 8003c82:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003c84:	e00c      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	3324      	adds	r3, #36	; 0x24
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f001 fa23 	bl	80050d8 <RCCEx_PLL3_Config>
 8003c92:	4603      	mov	r3, r0
 8003c94:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003c96:	e003      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c9c:	e000      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8003c9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ca0:	7dfb      	ldrb	r3, [r7, #23]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d109      	bne.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ca6:	4b32      	ldr	r3, [pc, #200]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003caa:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cb2:	492f      	ldr	r1, [pc, #188]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	654b      	str	r3, [r1, #84]	; 0x54
 8003cb8:	e001      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cba:	7dfb      	ldrb	r3, [r7, #23]
 8003cbc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d037      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cce:	2b05      	cmp	r3, #5
 8003cd0:	d820      	bhi.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8003cd2:	a201      	add	r2, pc, #4	; (adr r2, 8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8003cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd8:	08003d1b 	.word	0x08003d1b
 8003cdc:	08003cf1 	.word	0x08003cf1
 8003ce0:	08003d03 	.word	0x08003d03
 8003ce4:	08003d1b 	.word	0x08003d1b
 8003ce8:	08003d1b 	.word	0x08003d1b
 8003cec:	08003d1b 	.word	0x08003d1b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	3304      	adds	r3, #4
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f001 f93c 	bl	8004f74 <RCCEx_PLL2_Config>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003d00:	e00c      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	3324      	adds	r3, #36	; 0x24
 8003d06:	2101      	movs	r1, #1
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f001 f9e5 	bl	80050d8 <RCCEx_PLL3_Config>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003d12:	e003      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	75fb      	strb	r3, [r7, #23]
      break;
 8003d18:	e000      	b.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8003d1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d1c:	7dfb      	ldrb	r3, [r7, #23]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d22:	4b13      	ldr	r3, [pc, #76]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d26:	f023 0207 	bic.w	r2, r3, #7
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2e:	4910      	ldr	r1, [pc, #64]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	654b      	str	r3, [r1, #84]	; 0x54
 8003d34:	e001      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d36:	7dfb      	ldrb	r3, [r7, #23]
 8003d38:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0304 	and.w	r3, r3, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d040      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4c:	2b05      	cmp	r3, #5
 8003d4e:	d827      	bhi.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8003d50:	a201      	add	r2, pc, #4	; (adr r2, 8003d58 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8003d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d56:	bf00      	nop
 8003d58:	08003da7 	.word	0x08003da7
 8003d5c:	08003d7d 	.word	0x08003d7d
 8003d60:	08003d8f 	.word	0x08003d8f
 8003d64:	08003da7 	.word	0x08003da7
 8003d68:	08003da7 	.word	0x08003da7
 8003d6c:	08003da7 	.word	0x08003da7
 8003d70:	58024400 	.word	0x58024400
 8003d74:	58024800 	.word	0x58024800
 8003d78:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	3304      	adds	r3, #4
 8003d80:	2101      	movs	r1, #1
 8003d82:	4618      	mov	r0, r3
 8003d84:	f001 f8f6 	bl	8004f74 <RCCEx_PLL2_Config>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003d8c:	e00c      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	3324      	adds	r3, #36	; 0x24
 8003d92:	2101      	movs	r1, #1
 8003d94:	4618      	mov	r0, r3
 8003d96:	f001 f99f 	bl	80050d8 <RCCEx_PLL3_Config>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003d9e:	e003      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	75fb      	strb	r3, [r7, #23]
      break;
 8003da4:	e000      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8003da6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003da8:	7dfb      	ldrb	r3, [r7, #23]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10a      	bne.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003dae:	4bb2      	ldr	r3, [pc, #712]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db2:	f023 0207 	bic.w	r2, r3, #7
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dbc:	49ae      	ldr	r1, [pc, #696]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	658b      	str	r3, [r1, #88]	; 0x58
 8003dc2:	e001      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
 8003dc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0320 	and.w	r3, r3, #32
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d044      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dde:	d01b      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8003de0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003de4:	d805      	bhi.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d022      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8003dea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003dee:	d00a      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8003df0:	e01b      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8003df2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003df6:	d01d      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8003df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003dfc:	d01c      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003dfe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003e02:	d01b      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8003e04:	e011      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	3304      	adds	r3, #4
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f001 f8b1 	bl	8004f74 <RCCEx_PLL2_Config>
 8003e12:	4603      	mov	r3, r0
 8003e14:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003e16:	e012      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3324      	adds	r3, #36	; 0x24
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f001 f95a 	bl	80050d8 <RCCEx_PLL3_Config>
 8003e24:	4603      	mov	r3, r0
 8003e26:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003e28:	e009      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	75fb      	strb	r3, [r7, #23]
      break;
 8003e2e:	e006      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e30:	bf00      	nop
 8003e32:	e004      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e34:	bf00      	nop
 8003e36:	e002      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e38:	bf00      	nop
 8003e3a:	e000      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e3e:	7dfb      	ldrb	r3, [r7, #23]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e44:	4b8c      	ldr	r3, [pc, #560]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e48:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e52:	4989      	ldr	r1, [pc, #548]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	654b      	str	r3, [r1, #84]	; 0x54
 8003e58:	e001      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5a:	7dfb      	ldrb	r3, [r7, #23]
 8003e5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d044      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e74:	d01b      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8003e76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e7a:	d805      	bhi.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d022      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e84:	d00a      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8003e86:	e01b      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8003e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e8c:	d01d      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8003e8e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003e92:	d01c      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8003e94:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e98:	d01b      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8003e9a:	e011      	b.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f001 f866 	bl	8004f74 <RCCEx_PLL2_Config>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003eac:	e012      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	3324      	adds	r3, #36	; 0x24
 8003eb2:	2102      	movs	r1, #2
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f001 f90f 	bl	80050d8 <RCCEx_PLL3_Config>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003ebe:	e009      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ec4:	e006      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003ec6:	bf00      	nop
 8003ec8:	e004      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003eca:	bf00      	nop
 8003ecc:	e002      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003ece:	bf00      	nop
 8003ed0:	e000      	b.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003ed2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10a      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003eda:	4b67      	ldr	r3, [pc, #412]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ede:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ee8:	4963      	ldr	r1, [pc, #396]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	658b      	str	r3, [r1, #88]	; 0x58
 8003eee:	e001      	b.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef0:	7dfb      	ldrb	r3, [r7, #23]
 8003ef2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d044      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f0a:	d01b      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8003f0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f10:	d805      	bhi.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d022      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003f16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f1a:	d00a      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003f1c:	e01b      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8003f1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f22:	d01d      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003f24:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003f28:	d01c      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8003f2a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003f2e:	d01b      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8003f30:	e011      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3304      	adds	r3, #4
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f001 f81b 	bl	8004f74 <RCCEx_PLL2_Config>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003f42:	e012      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	3324      	adds	r3, #36	; 0x24
 8003f48:	2102      	movs	r1, #2
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f001 f8c4 	bl	80050d8 <RCCEx_PLL3_Config>
 8003f50:	4603      	mov	r3, r0
 8003f52:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003f54:	e009      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	75fb      	strb	r3, [r7, #23]
      break;
 8003f5a:	e006      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f5c:	bf00      	nop
 8003f5e:	e004      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f60:	bf00      	nop
 8003f62:	e002      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f64:	bf00      	nop
 8003f66:	e000      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f68:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f6a:	7dfb      	ldrb	r3, [r7, #23]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10a      	bne.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003f70:	4b41      	ldr	r3, [pc, #260]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003f72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f74:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f7e:	493e      	ldr	r1, [pc, #248]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003f80:	4313      	orrs	r3, r2
 8003f82:	658b      	str	r3, [r1, #88]	; 0x58
 8003f84:	e001      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f86:	7dfb      	ldrb	r3, [r7, #23]
 8003f88:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d01a      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa0:	d10a      	bne.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	3324      	adds	r3, #36	; 0x24
 8003fa6:	2102      	movs	r1, #2
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f001 f895 	bl	80050d8 <RCCEx_PLL3_Config>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d001      	beq.n	8003fb8 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003fb8:	4b2f      	ldr	r3, [pc, #188]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fbc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fc6:	492c      	ldr	r1, [pc, #176]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0310 	and.w	r3, r3, #16
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01a      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fe2:	d10a      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3324      	adds	r3, #36	; 0x24
 8003fe8:	2102      	movs	r1, #2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f001 f874 	bl	80050d8 <RCCEx_PLL3_Config>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ffa:	4b1f      	ldr	r3, [pc, #124]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ffe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004008:	491b      	ldr	r1, [pc, #108]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 800400a:	4313      	orrs	r3, r2
 800400c:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d032      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004020:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004024:	d00d      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8004026:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800402a:	d016      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xba6>
 800402c:	2b00      	cmp	r3, #0
 800402e:	d111      	bne.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3304      	adds	r3, #4
 8004034:	2100      	movs	r1, #0
 8004036:	4618      	mov	r0, r3
 8004038:	f000 ff9c 	bl	8004f74 <RCCEx_PLL2_Config>
 800403c:	4603      	mov	r3, r0
 800403e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004040:	e00c      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	3324      	adds	r3, #36	; 0x24
 8004046:	2102      	movs	r1, #2
 8004048:	4618      	mov	r0, r3
 800404a:	f001 f845 	bl	80050d8 <RCCEx_PLL3_Config>
 800404e:	4603      	mov	r3, r0
 8004050:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004052:	e003      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	75fb      	strb	r3, [r7, #23]
      break;
 8004058:	e000      	b.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 800405a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800405c:	7dfb      	ldrb	r3, [r7, #23]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10c      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004062:	4b05      	ldr	r3, [pc, #20]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004066:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004070:	4901      	ldr	r1, [pc, #4]	; (8004078 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004072:	4313      	orrs	r3, r2
 8004074:	658b      	str	r3, [r1, #88]	; 0x58
 8004076:	e003      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8004078:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407c:	7dfb      	ldrb	r3, [r7, #23]
 800407e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d02f      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004092:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004096:	d00c      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8004098:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800409c:	d015      	beq.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0xc16>
 800409e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040a2:	d10f      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040a4:	4b79      	ldr	r3, [pc, #484]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	4a78      	ldr	r2, [pc, #480]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80040b0:	e00c      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3324      	adds	r3, #36	; 0x24
 80040b6:	2101      	movs	r1, #1
 80040b8:	4618      	mov	r0, r3
 80040ba:	f001 f80d 	bl	80050d8 <RCCEx_PLL3_Config>
 80040be:	4603      	mov	r3, r0
 80040c0:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80040c2:	e003      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	75fb      	strb	r3, [r7, #23]
      break;
 80040c8:	e000      	b.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 80040ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040cc:	7dfb      	ldrb	r3, [r7, #23]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10a      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040d2:	4b6e      	ldr	r3, [pc, #440]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040e0:	496a      	ldr	r1, [pc, #424]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	654b      	str	r3, [r1, #84]	; 0x54
 80040e6:	e001      	b.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040e8:	7dfb      	ldrb	r3, [r7, #23]
 80040ea:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d029      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d003      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8004100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004104:	d007      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8004106:	e00f      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004108:	4b60      	ldr	r3, [pc, #384]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800410a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410c:	4a5f      	ldr	r2, [pc, #380]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800410e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004112:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004114:	e00b      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3304      	adds	r3, #4
 800411a:	2102      	movs	r1, #2
 800411c:	4618      	mov	r0, r3
 800411e:	f000 ff29 	bl	8004f74 <RCCEx_PLL2_Config>
 8004122:	4603      	mov	r3, r0
 8004124:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004126:	e002      	b.n	800412e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	75fb      	strb	r3, [r7, #23]
      break;
 800412c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800412e:	7dfb      	ldrb	r3, [r7, #23]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d109      	bne.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004134:	4b55      	ldr	r3, [pc, #340]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004138:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004140:	4952      	ldr	r1, [pc, #328]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004142:	4313      	orrs	r3, r2
 8004144:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004146:	e001      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004148:	7dfb      	ldrb	r3, [r7, #23]
 800414a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d00a      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3324      	adds	r3, #36	; 0x24
 800415c:	2102      	movs	r1, #2
 800415e:	4618      	mov	r0, r3
 8004160:	f000 ffba 	bl	80050d8 <RCCEx_PLL3_Config>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d02f      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800417e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004182:	d00c      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004188:	d802      	bhi.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 800418a:	2b00      	cmp	r3, #0
 800418c:	d011      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 800418e:	e00d      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8004190:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004194:	d00f      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8004196:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800419a:	d00e      	beq.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0xd06>
 800419c:	e006      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800419e:	4b3b      	ldr	r3, [pc, #236]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a2:	4a3a      	ldr	r2, [pc, #232]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80041aa:	e007      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	75fb      	strb	r3, [r7, #23]
      break;
 80041b0:	e004      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80041b2:	bf00      	nop
 80041b4:	e002      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80041b6:	bf00      	nop
 80041b8:	e000      	b.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80041ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041bc:	7dfb      	ldrb	r3, [r7, #23]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d109      	bne.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041c2:	4b32      	ldr	r3, [pc, #200]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ce:	492f      	ldr	r1, [pc, #188]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	654b      	str	r3, [r1, #84]	; 0x54
 80041d4:	e001      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d6:	7dfb      	ldrb	r3, [r7, #23]
 80041d8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d008      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041e6:	4b29      	ldr	r3, [pc, #164]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f2:	4926      	ldr	r1, [pc, #152]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d009      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004204:	4b21      	ldr	r3, [pc, #132]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004206:	691b      	ldr	r3, [r3, #16]
 8004208:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004212:	491e      	ldr	r1, [pc, #120]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004214:	4313      	orrs	r3, r2
 8004216:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004224:	4b19      	ldr	r3, [pc, #100]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004228:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004230:	4916      	ldr	r1, [pc, #88]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004232:	4313      	orrs	r3, r2
 8004234:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00d      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004242:	4b12      	ldr	r3, [pc, #72]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	4a11      	ldr	r2, [pc, #68]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004248:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800424c:	6113      	str	r3, [r2, #16]
 800424e:	4b0f      	ldr	r3, [pc, #60]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004250:	691a      	ldr	r2, [r3, #16]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004258:	490c      	ldr	r1, [pc, #48]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800425a:	4313      	orrs	r3, r2
 800425c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	da08      	bge.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004266:	4b09      	ldr	r3, [pc, #36]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800426a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004272:	4906      	ldr	r1, [pc, #24]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004274:	4313      	orrs	r3, r2
 8004276:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8004278:	7dbb      	ldrb	r3, [r7, #22]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 800427e:	2300      	movs	r3, #0
 8004280:	e000      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
}
 8004284:	4618      	mov	r0, r3
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	58024400 	.word	0x58024400

08004290 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b090      	sub	sp, #64	; 0x40
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800429e:	d150      	bne.n	8004342 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 80042a0:	4ba1      	ldr	r3, [pc, #644]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80042a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80042aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ac:	2b04      	cmp	r3, #4
 80042ae:	d844      	bhi.n	800433a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80042b0:	a201      	add	r2, pc, #4	; (adr r2, 80042b8 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 80042b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042b6:	bf00      	nop
 80042b8:	080042cd 	.word	0x080042cd
 80042bc:	080042dd 	.word	0x080042dd
 80042c0:	080042ed 	.word	0x080042ed
 80042c4:	08004335 	.word	0x08004335
 80042c8:	080042fd 	.word	0x080042fd
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80042cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 fd03 	bl	8004cdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80042d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80042da:	e241      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80042dc:	f107 0318 	add.w	r3, r7, #24
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fa63 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80042ea:	e239      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80042ec:	f107 030c 	add.w	r3, r7, #12
 80042f0:	4618      	mov	r0, r3
 80042f2:	f000 fba7 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80042fa:	e231      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80042fc:	4b8a      	ldr	r3, [pc, #552]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80042fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004300:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004304:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8004306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004308:	2b00      	cmp	r3, #0
 800430a:	d102      	bne.n	8004312 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800430c:	4b87      	ldr	r3, [pc, #540]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800430e:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8004310:	e226      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8004312:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004314:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004318:	d102      	bne.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 800431a:	4b85      	ldr	r3, [pc, #532]	; (8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800431c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800431e:	e21f      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8004320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004322:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004326:	d102      	bne.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 8004328:	4b82      	ldr	r3, [pc, #520]	; (8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800432a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800432c:	e218      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800432e:	2300      	movs	r3, #0
 8004330:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004332:	e215      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004334:	4b80      	ldr	r3, [pc, #512]	; (8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8004336:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004338:	e212      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 800433a:	2300      	movs	r3, #0
 800433c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800433e:	bf00      	nop
 8004340:	e20e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004348:	d14f      	bne.n	80043ea <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800434a:	4b77      	ldr	r3, [pc, #476]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800434c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800434e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8004352:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8004354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004356:	2b80      	cmp	r3, #128	; 0x80
 8004358:	d01c      	beq.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800435a:	2b80      	cmp	r3, #128	; 0x80
 800435c:	d804      	bhi.n	8004368 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8004362:	2b40      	cmp	r3, #64	; 0x40
 8004364:	d00e      	beq.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8004366:	e03c      	b.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8004368:	2bc0      	cmp	r3, #192	; 0xc0
 800436a:	d037      	beq.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800436c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004370:	d018      	beq.n	80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8004372:	e036      	b.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004378:	4618      	mov	r0, r3
 800437a:	f000 fcaf 	bl	8004cdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800437e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004380:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004382:	e1ed      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004384:	f107 0318 	add.w	r3, r7, #24
 8004388:	4618      	mov	r0, r3
 800438a:	f000 fa0f 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800438e:	69bb      	ldr	r3, [r7, #24]
 8004390:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004392:	e1e5      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004394:	f107 030c 	add.w	r3, r7, #12
 8004398:	4618      	mov	r0, r3
 800439a:	f000 fb53 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043a2:	e1dd      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80043a4:	4b60      	ldr	r3, [pc, #384]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80043a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043ac:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80043ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d102      	bne.n	80043ba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80043b4:	4b5d      	ldr	r3, [pc, #372]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80043b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80043b8:	e1d2      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80043ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043c0:	d102      	bne.n	80043c8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 80043c2:	4b5b      	ldr	r3, [pc, #364]	; (8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80043c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043c6:	e1cb      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80043c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043ce:	d102      	bne.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 80043d0:	4b58      	ldr	r3, [pc, #352]	; (8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80043d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043d4:	e1c4      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043da:	e1c1      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80043dc:	4b56      	ldr	r3, [pc, #344]	; (8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80043de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043e0:	e1be      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80043e2:	2300      	movs	r3, #0
 80043e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043e6:	bf00      	nop
 80043e8:	e1ba      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043f0:	d153      	bne.n	800449a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80043f2:	4b4d      	ldr	r3, [pc, #308]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80043f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80043fa:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80043fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004402:	d01f      	beq.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 8004404:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004408:	d805      	bhi.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00a      	beq.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800440e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004412:	d00f      	beq.n	8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8004414:	e03d      	b.n	8004492 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 8004416:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800441a:	d037      	beq.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 800441c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004420:	d018      	beq.n	8004454 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8004422:	e036      	b.n	8004492 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004424:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004428:	4618      	mov	r0, r3
 800442a:	f000 fc57 	bl	8004cdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004432:	e195      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004434:	f107 0318 	add.w	r3, r7, #24
 8004438:	4618      	mov	r0, r3
 800443a:	f000 f9b7 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004442:	e18d      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004444:	f107 030c 	add.w	r3, r7, #12
 8004448:	4618      	mov	r0, r3
 800444a:	f000 fafb 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004452:	e185      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004454:	4b34      	ldr	r3, [pc, #208]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004458:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800445c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800445e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004460:	2b00      	cmp	r3, #0
 8004462:	d102      	bne.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004464:	4b31      	ldr	r3, [pc, #196]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004466:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8004468:	e17a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800446a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800446c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004470:	d102      	bne.n	8004478 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 8004472:	4b2f      	ldr	r3, [pc, #188]	; (8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004474:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004476:	e173      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8004478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800447a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800447e:	d102      	bne.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8004480:	4b2c      	ldr	r3, [pc, #176]	; (8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004482:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004484:	e16c      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8004486:	2300      	movs	r3, #0
 8004488:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800448a:	e169      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800448c:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800448e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004490:	e166      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8004492:	2300      	movs	r3, #0
 8004494:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004496:	bf00      	nop
 8004498:	e162      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044a0:	d15d      	bne.n	800455e <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80044a2:	4b21      	ldr	r3, [pc, #132]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80044a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a6:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80044aa:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80044ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044b2:	d01f      	beq.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80044b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044b8:	d805      	bhi.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00a      	beq.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 80044be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044c2:	d00f      	beq.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 80044c4:	e047      	b.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 80044c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80044ca:	d041      	beq.n	8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 80044cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80044d0:	d018      	beq.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80044d2:	e040      	b.n	8004556 <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80044d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 fbff 	bl	8004cdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80044de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80044e2:	e13d      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80044e4:	f107 0318 	add.w	r3, r7, #24
 80044e8:	4618      	mov	r0, r3
 80044ea:	f000 f95f 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80044f2:	e135      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80044f4:	f107 030c 	add.w	r3, r7, #12
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 faa3 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004502:	e12d      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004504:	4b08      	ldr	r3, [pc, #32]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004508:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800450c:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800450e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004510:	2b00      	cmp	r3, #0
 8004512:	d102      	bne.n	800451a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004514:	4b05      	ldr	r3, [pc, #20]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004516:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8004518:	e122      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800451a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800451c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004520:	d10c      	bne.n	800453c <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 8004522:	4b03      	ldr	r3, [pc, #12]	; (8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004524:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004526:	e11b      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8004528:	58024400 	.word	0x58024400
 800452c:	03d09000 	.word	0x03d09000
 8004530:	003d0900 	.word	0x003d0900
 8004534:	007a1200 	.word	0x007a1200
 8004538:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800453c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800453e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004542:	d102      	bne.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 8004544:	4b89      	ldr	r3, [pc, #548]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8004546:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004548:	e10a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800454a:	2300      	movs	r3, #0
 800454c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800454e:	e107      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004550:	4b87      	ldr	r3, [pc, #540]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 8004552:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004554:	e104      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8004556:	2300      	movs	r3, #0
 8004558:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800455a:	bf00      	nop
 800455c:	e100      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004564:	d153      	bne.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8004566:	4b83      	ldr	r3, [pc, #524]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8004568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800456a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800456e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004576:	d01f      	beq.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8004578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800457c:	d805      	bhi.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00a      	beq.n	8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8004582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004586:	d00f      	beq.n	80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8004588:	e03d      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800458a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800458e:	d037      	beq.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004590:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004594:	d018      	beq.n	80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8004596:	e036      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004598:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800459c:	4618      	mov	r0, r3
 800459e:	f000 fb9d 	bl	8004cdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80045a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045a6:	e0db      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80045a8:	f107 0318 	add.w	r3, r7, #24
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 f8fd 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045b6:	e0d3      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80045b8:	f107 030c 	add.w	r3, r7, #12
 80045bc:	4618      	mov	r0, r3
 80045be:	f000 fa41 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045c6:	e0cb      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80045c8:	4b6a      	ldr	r3, [pc, #424]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80045ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80045d0:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80045d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d102      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80045d8:	4b67      	ldr	r3, [pc, #412]	; (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80045da:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80045dc:	e0c0      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80045de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045e4:	d102      	bne.n	80045ec <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            frequency = CSI_VALUE;
 80045e6:	4b65      	ldr	r3, [pc, #404]	; (800477c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80045e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045ea:	e0b9      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80045ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045f2:	d102      	bne.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HSE_VALUE;
 80045f4:	4b5d      	ldr	r3, [pc, #372]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80045f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045f8:	e0b2      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80045fa:	2300      	movs	r3, #0
 80045fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045fe:	e0af      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004600:	4b5b      	ldr	r3, [pc, #364]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 8004602:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004604:	e0ac      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 8004606:	2300      	movs	r3, #0
 8004608:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800460a:	bf00      	nop
 800460c:	e0a8      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004614:	d13d      	bne.n	8004692 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8004616:	4b57      	ldr	r3, [pc, #348]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8004618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800461e:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004622:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004626:	d00c      	beq.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8004628:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800462c:	d011      	beq.n	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d12b      	bne.n	800468a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004632:	f107 0318 	add.w	r3, r7, #24
 8004636:	4618      	mov	r0, r3
 8004638:	f000 f8b8 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004640:	e08e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004642:	f107 030c 	add.w	r3, r7, #12
 8004646:	4618      	mov	r0, r3
 8004648:	f000 f9fc 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004650:	e086      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004652:	4b48      	ldr	r3, [pc, #288]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8004654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004656:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800465a:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 800465c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465e:	2b00      	cmp	r3, #0
 8004660:	d102      	bne.n	8004668 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004662:	4b45      	ldr	r3, [pc, #276]	; (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8004664:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8004666:	e07b      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8004668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800466a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800466e:	d102      	bne.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = CSI_VALUE;
 8004670:	4b42      	ldr	r3, [pc, #264]	; (800477c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8004672:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004674:	e074      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8004676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004678:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800467c:	d102      	bne.n	8004684 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
            frequency = HSE_VALUE;
 800467e:	4b3b      	ldr	r3, [pc, #236]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8004680:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004682:	e06d      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8004684:	2300      	movs	r3, #0
 8004686:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004688:	e06a      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 800468a:	2300      	movs	r3, #0
 800468c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800468e:	bf00      	nop
 8004690:	e066      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004698:	d11f      	bne.n	80046da <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800469a:	4b36      	ldr	r3, [pc, #216]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800469c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800469e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046a2:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80046a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 80046aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ae:	d008      	beq.n	80046c2 <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 80046b0:	e00f      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80046b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 fb10 	bl	8004cdc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80046bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80046c0:	e04e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046c2:	f107 0318 	add.w	r3, r7, #24
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 f870 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80046cc:	6a3b      	ldr	r3, [r7, #32]
 80046ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80046d0:	e046      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80046d6:	bf00      	nop
 80046d8:	e042      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046e0:	d13c      	bne.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80046e2:	4b24      	ldr	r3, [pc, #144]	; (8004774 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80046e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046e6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80046ea:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80046ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046f2:	d01e      	beq.n	8004732 <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 80046f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046f8:	d805      	bhi.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00d      	beq.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80046fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004702:	d00e      	beq.n	8004722 <HAL_RCCEx_GetPeriphCLKFreq+0x492>
 8004704:	e026      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8004706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470a:	d01d      	beq.n	8004748 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 800470c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004710:	d01d      	beq.n	800474e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8004712:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004716:	d014      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8004718:	e01c      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800471a:	f000 f831 	bl	8004780 <HAL_RCCEx_GetD3PCLK1Freq>
 800471e:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8004720:	e01e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004722:	f107 0318 	add.w	r3, r7, #24
 8004726:	4618      	mov	r0, r3
 8004728:	f000 f840 	bl	80047ac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004730:	e016      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004732:	f107 030c 	add.w	r3, r7, #12
 8004736:	4618      	mov	r0, r3
 8004738:	f000 f984 	bl	8004a44 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004740:	e00e      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 8004742:	4b0d      	ldr	r3, [pc, #52]	; (8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8004744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004746:	e00b      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800474c:	e008      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 800474e:	4b07      	ldr	r3, [pc, #28]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8004750:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004752:	e005      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8004754:	2300      	movs	r3, #0
 8004756:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004758:	bf00      	nop
 800475a:	e001      	b.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else
    {
      frequency = 0;
 800475c:	2300      	movs	r3, #0
 800475e:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8004760:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004762:	4618      	mov	r0, r3
 8004764:	3740      	adds	r7, #64	; 0x40
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	007a1200 	.word	0x007a1200
 8004770:	00bb8000 	.word	0x00bb8000
 8004774:	58024400 	.word	0x58024400
 8004778:	03d09000 	.word	0x03d09000
 800477c:	003d0900 	.word	0x003d0900

08004780 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004784:	f7fe fe66 	bl	8003454 <HAL_RCC_GetHCLKFreq>
 8004788:	4601      	mov	r1, r0
 800478a:	4b06      	ldr	r3, [pc, #24]	; (80047a4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	091b      	lsrs	r3, r3, #4
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	4a04      	ldr	r2, [pc, #16]	; (80047a8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004796:	5cd3      	ldrb	r3, [r2, r3]
 8004798:	f003 031f 	and.w	r3, r3, #31
 800479c:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	58024400 	.word	0x58024400
 80047a8:	0800ebbc 	.word	0x0800ebbc

080047ac <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b089      	sub	sp, #36	; 0x24
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047b4:	4b9d      	ldr	r3, [pc, #628]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b8:	f003 0303 	and.w	r3, r3, #3
 80047bc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80047be:	4b9b      	ldr	r3, [pc, #620]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c2:	0b1b      	lsrs	r3, r3, #12
 80047c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047c8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80047ca:	4b98      	ldr	r3, [pc, #608]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	091b      	lsrs	r3, r3, #4
 80047d0:	f003 0301 	and.w	r3, r3, #1
 80047d4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80047d6:	4b95      	ldr	r3, [pc, #596]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047da:	08db      	lsrs	r3, r3, #3
 80047dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	ee07 3a90 	vmov	s15, r3
 80047ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 810a 	beq.w	8004a0e <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d05a      	beq.n	80048b6 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8004800:	2b01      	cmp	r3, #1
 8004802:	d302      	bcc.n	800480a <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 8004804:	2b02      	cmp	r3, #2
 8004806:	d078      	beq.n	80048fa <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8004808:	e099      	b.n	800493e <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800480a:	4b88      	ldr	r3, [pc, #544]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0320 	and.w	r3, r3, #32
 8004812:	2b00      	cmp	r3, #0
 8004814:	d02d      	beq.n	8004872 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004816:	4b85      	ldr	r3, [pc, #532]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	08db      	lsrs	r3, r3, #3
 800481c:	f003 0303 	and.w	r3, r3, #3
 8004820:	4a83      	ldr	r2, [pc, #524]	; (8004a30 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8004822:	fa22 f303 	lsr.w	r3, r2, r3
 8004826:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	ee07 3a90 	vmov	s15, r3
 8004838:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800483c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004840:	4b7a      	ldr	r3, [pc, #488]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004848:	ee07 3a90 	vmov	s15, r3
 800484c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004850:	ed97 6a03 	vldr	s12, [r7, #12]
 8004854:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004a34 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004858:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800485c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004860:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004864:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800486c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004870:	e087      	b.n	8004982 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	ee07 3a90 	vmov	s15, r3
 8004878:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800487c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8004880:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004884:	4b69      	ldr	r3, [pc, #420]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800488c:	ee07 3a90 	vmov	s15, r3
 8004890:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004894:	ed97 6a03 	vldr	s12, [r7, #12]
 8004898:	eddf 5a66 	vldr	s11, [pc, #408]	; 8004a34 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800489c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80048b4:	e065      	b.n	8004982 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	ee07 3a90 	vmov	s15, r3
 80048bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8004a3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80048c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048c8:	4b58      	ldr	r3, [pc, #352]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80048ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d0:	ee07 3a90 	vmov	s15, r3
 80048d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80048dc:	eddf 5a55 	vldr	s11, [pc, #340]	; 8004a34 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80048e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80048f8:	e043      	b.n	8004982 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	ee07 3a90 	vmov	s15, r3
 8004900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004904:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8004a40 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8004908:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800490c:	4b47      	ldr	r3, [pc, #284]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800490e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004914:	ee07 3a90 	vmov	s15, r3
 8004918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800491c:	ed97 6a03 	vldr	s12, [r7, #12]
 8004920:	eddf 5a44 	vldr	s11, [pc, #272]	; 8004a34 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004924:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004928:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800492c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004930:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004938:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800493c:	e021      	b.n	8004982 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	ee07 3a90 	vmov	s15, r3
 8004944:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004948:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8004a3c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 800494c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004950:	4b36      	ldr	r3, [pc, #216]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004954:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004958:	ee07 3a90 	vmov	s15, r3
 800495c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004960:	ed97 6a03 	vldr	s12, [r7, #12]
 8004964:	eddf 5a33 	vldr	s11, [pc, #204]	; 8004a34 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004968:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800496c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004970:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004974:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004978:	ee67 7a27 	vmul.f32	s15, s14, s15
 800497c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004980:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004982:	4b2a      	ldr	r3, [pc, #168]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004986:	0a5b      	lsrs	r3, r3, #9
 8004988:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800498c:	ee07 3a90 	vmov	s15, r3
 8004990:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004994:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004998:	ee37 7a87 	vadd.f32	s14, s15, s14
 800499c:	edd7 6a07 	vldr	s13, [r7, #28]
 80049a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a8:	ee17 2a90 	vmov	r2, s15
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80049b0:	4b1e      	ldr	r3, [pc, #120]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80049b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b4:	0c1b      	lsrs	r3, r3, #16
 80049b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ba:	ee07 3a90 	vmov	s15, r3
 80049be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80049ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049d6:	ee17 2a90 	vmov	r2, s15
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80049de:	4b13      	ldr	r3, [pc, #76]	; (8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80049e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e2:	0e1b      	lsrs	r3, r3, #24
 80049e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049e8:	ee07 3a90 	vmov	s15, r3
 80049ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80049fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a04:	ee17 2a90 	vmov	r2, s15
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004a0c:	e008      	b.n	8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	609a      	str	r2, [r3, #8]
}
 8004a20:	bf00      	nop
 8004a22:	3724      	adds	r7, #36	; 0x24
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	58024400 	.word	0x58024400
 8004a30:	03d09000 	.word	0x03d09000
 8004a34:	46000000 	.word	0x46000000
 8004a38:	4c742400 	.word	0x4c742400
 8004a3c:	4a742400 	.word	0x4a742400
 8004a40:	4af42400 	.word	0x4af42400

08004a44 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b089      	sub	sp, #36	; 0x24
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a4c:	4b9d      	ldr	r3, [pc, #628]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a50:	f003 0303 	and.w	r3, r3, #3
 8004a54:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004a56:	4b9b      	ldr	r3, [pc, #620]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a5a:	0d1b      	lsrs	r3, r3, #20
 8004a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a60:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a62:	4b98      	ldr	r3, [pc, #608]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a66:	0a1b      	lsrs	r3, r3, #8
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004a6e:	4b95      	ldr	r3, [pc, #596]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a72:	08db      	lsrs	r3, r3, #3
 8004a74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	fb02 f303 	mul.w	r3, r2, r3
 8004a7e:	ee07 3a90 	vmov	s15, r3
 8004a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004a8a:	697b      	ldr	r3, [r7, #20]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	f000 810a 	beq.w	8004ca6 <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d05a      	beq.n	8004b4e <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d302      	bcc.n	8004aa2 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d078      	beq.n	8004b92 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8004aa0:	e099      	b.n	8004bd6 <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004aa2:	4b88      	ldr	r3, [pc, #544]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0320 	and.w	r3, r3, #32
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d02d      	beq.n	8004b0a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004aae:	4b85      	ldr	r3, [pc, #532]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	08db      	lsrs	r3, r3, #3
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	4a83      	ldr	r2, [pc, #524]	; (8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8004aba:	fa22 f303 	lsr.w	r3, r2, r3
 8004abe:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	ee07 3a90 	vmov	s15, r3
 8004ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	ee07 3a90 	vmov	s15, r3
 8004ad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ad8:	4b7a      	ldr	r3, [pc, #488]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae0:	ee07 3a90 	vmov	s15, r3
 8004ae4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ae8:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aec:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004af0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004af4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004af8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004afc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b04:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004b08:	e087      	b.n	8004c1a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	ee07 3a90 	vmov	s15, r3
 8004b10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b14:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8004cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8004b18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b1c:	4b69      	ldr	r3, [pc, #420]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b24:	ee07 3a90 	vmov	s15, r3
 8004b28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b2c:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b30:	eddf 5a66 	vldr	s11, [pc, #408]	; 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004b34:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b3c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b48:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004b4c:	e065      	b.n	8004c1a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	ee07 3a90 	vmov	s15, r3
 8004b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b58:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8004b5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b60:	4b58      	ldr	r3, [pc, #352]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b68:	ee07 3a90 	vmov	s15, r3
 8004b6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b70:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b74:	eddf 5a55 	vldr	s11, [pc, #340]	; 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004b78:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b7c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b80:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004b90:	e043      	b.n	8004c1a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	ee07 3a90 	vmov	s15, r3
 8004b98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8004cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8004ba0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ba4:	4b47      	ldr	r3, [pc, #284]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bac:	ee07 3a90 	vmov	s15, r3
 8004bb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bb4:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bb8:	eddf 5a44 	vldr	s11, [pc, #272]	; 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004bbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bc4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bd0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004bd4:	e021      	b.n	8004c1a <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004be0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8004cd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8004be4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be8:	4b36      	ldr	r3, [pc, #216]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bf0:	ee07 3a90 	vmov	s15, r3
 8004bf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf8:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bfc:	eddf 5a33 	vldr	s11, [pc, #204]	; 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004c00:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c04:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c08:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c14:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c18:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004c1a:	4b2a      	ldr	r3, [pc, #168]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	0a5b      	lsrs	r3, r3, #9
 8004c20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c24:	ee07 3a90 	vmov	s15, r3
 8004c28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c34:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c40:	ee17 2a90 	vmov	r2, s15
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004c48:	4b1e      	ldr	r3, [pc, #120]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4c:	0c1b      	lsrs	r3, r3, #16
 8004c4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c52:	ee07 3a90 	vmov	s15, r3
 8004c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c62:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c6e:	ee17 2a90 	vmov	r2, s15
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004c76:	4b13      	ldr	r3, [pc, #76]	; (8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7a:	0e1b      	lsrs	r3, r3, #24
 8004c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c80:	ee07 3a90 	vmov	s15, r3
 8004c84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c90:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c9c:	ee17 2a90 	vmov	r2, s15
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004ca4:	e008      	b.n	8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	609a      	str	r2, [r3, #8]
}
 8004cb8:	bf00      	nop
 8004cba:	3724      	adds	r7, #36	; 0x24
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	58024400 	.word	0x58024400
 8004cc8:	03d09000 	.word	0x03d09000
 8004ccc:	46000000 	.word	0x46000000
 8004cd0:	4c742400 	.word	0x4c742400
 8004cd4:	4a742400 	.word	0x4a742400
 8004cd8:	4af42400 	.word	0x4af42400

08004cdc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b089      	sub	sp, #36	; 0x24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ce4:	4b9d      	ldr	r3, [pc, #628]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce8:	f003 0303 	and.w	r3, r3, #3
 8004cec:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8004cee:	4b9b      	ldr	r3, [pc, #620]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cf2:	091b      	lsrs	r3, r3, #4
 8004cf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cf8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004cfa:	4b98      	ldr	r3, [pc, #608]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004d04:	4b95      	ldr	r3, [pc, #596]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d08:	08db      	lsrs	r3, r3, #3
 8004d0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d0e:	693a      	ldr	r2, [r7, #16]
 8004d10:	fb02 f303 	mul.w	r3, r2, r3
 8004d14:	ee07 3a90 	vmov	s15, r3
 8004d18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d1c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 810a 	beq.w	8004f3c <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d05a      	beq.n	8004de4 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d302      	bcc.n	8004d38 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d078      	beq.n	8004e28 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8004d36:	e099      	b.n	8004e6c <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d38:	4b88      	ldr	r3, [pc, #544]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0320 	and.w	r3, r3, #32
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d02d      	beq.n	8004da0 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004d44:	4b85      	ldr	r3, [pc, #532]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	08db      	lsrs	r3, r3, #3
 8004d4a:	f003 0303 	and.w	r3, r3, #3
 8004d4e:	4a84      	ldr	r2, [pc, #528]	; (8004f60 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8004d50:	fa22 f303 	lsr.w	r3, r2, r3
 8004d54:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	ee07 3a90 	vmov	s15, r3
 8004d5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	ee07 3a90 	vmov	s15, r3
 8004d66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d6e:	4b7b      	ldr	r3, [pc, #492]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d76:	ee07 3a90 	vmov	s15, r3
 8004d7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d82:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004f64 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004d86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d9a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004d9e:	e087      	b.n	8004eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	ee07 3a90 	vmov	s15, r3
 8004da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004daa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004f68 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 8004dae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004db2:	4b6a      	ldr	r3, [pc, #424]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004db6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dba:	ee07 3a90 	vmov	s15, r3
 8004dbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dc6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004f64 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004dca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004dd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dde:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004de2:	e065      	b.n	8004eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	ee07 3a90 	vmov	s15, r3
 8004dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dee:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004f6c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8004df2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004df6:	4b59      	ldr	r3, [pc, #356]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dfe:	ee07 3a90 	vmov	s15, r3
 8004e02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e06:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e0a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004f64 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004e0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e26:	e043      	b.n	8004eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	ee07 3a90 	vmov	s15, r3
 8004e2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e32:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004f70 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004e36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e3a:	4b48      	ldr	r3, [pc, #288]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e42:	ee07 3a90 	vmov	s15, r3
 8004e46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e4e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004f64 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004e52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e6a:	e021      	b.n	8004eb0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	ee07 3a90 	vmov	s15, r3
 8004e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e76:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004f6c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8004e7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e7e:	4b37      	ldr	r3, [pc, #220]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e86:	ee07 3a90 	vmov	s15, r3
 8004e8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e92:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004f64 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004e96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eaa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004eae:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8004eb0:	4b2a      	ldr	r3, [pc, #168]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb4:	0a5b      	lsrs	r3, r3, #9
 8004eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eba:	ee07 3a90 	vmov	s15, r3
 8004ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ec6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004eca:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ece:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ed6:	ee17 2a90 	vmov	r2, s15
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8004ede:	4b1f      	ldr	r3, [pc, #124]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee2:	0c1b      	lsrs	r3, r3, #16
 8004ee4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ee8:	ee07 3a90 	vmov	s15, r3
 8004eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ef0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ef4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ef8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004efc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f04:	ee17 2a90 	vmov	r2, s15
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8004f0c:	4b13      	ldr	r3, [pc, #76]	; (8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f10:	0e1b      	lsrs	r3, r3, #24
 8004f12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f16:	ee07 3a90 	vmov	s15, r3
 8004f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f26:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f32:	ee17 2a90 	vmov	r2, s15
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004f3a:	e008      	b.n	8004f4e <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	609a      	str	r2, [r3, #8]
}
 8004f4e:	bf00      	nop
 8004f50:	3724      	adds	r7, #36	; 0x24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	58024400 	.word	0x58024400
 8004f60:	03d09000 	.word	0x03d09000
 8004f64:	46000000 	.word	0x46000000
 8004f68:	4c742400 	.word	0x4c742400
 8004f6c:	4a742400 	.word	0x4a742400
 8004f70:	4af42400 	.word	0x4af42400

08004f74 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f82:	4b53      	ldr	r3, [pc, #332]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8004f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f86:	f003 0303 	and.w	r3, r3, #3
 8004f8a:	2b03      	cmp	r3, #3
 8004f8c:	d101      	bne.n	8004f92 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	e099      	b.n	80050c6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f92:	4b4f      	ldr	r3, [pc, #316]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a4e      	ldr	r2, [pc, #312]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8004f98:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f9e:	f7fb fda1 	bl	8000ae4 <HAL_GetTick>
 8004fa2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004fa4:	e008      	b.n	8004fb8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004fa6:	f7fb fd9d 	bl	8000ae4 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d901      	bls.n	8004fb8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e086      	b.n	80050c6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004fb8:	4b45      	ldr	r3, [pc, #276]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1f0      	bne.n	8004fa6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004fc4:	4b42      	ldr	r3, [pc, #264]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8004fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	031b      	lsls	r3, r3, #12
 8004fd2:	493f      	ldr	r1, [pc, #252]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	628b      	str	r3, [r1, #40]	; 0x28
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	025b      	lsls	r3, r3, #9
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	431a      	orrs	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	041b      	lsls	r3, r3, #16
 8004ff6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	3b01      	subs	r3, #1
 8005002:	061b      	lsls	r3, r3, #24
 8005004:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005008:	4931      	ldr	r1, [pc, #196]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800500a:	4313      	orrs	r3, r2
 800500c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800500e:	4b30      	ldr	r3, [pc, #192]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005012:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	492d      	ldr	r1, [pc, #180]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800501c:	4313      	orrs	r3, r2
 800501e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005020:	4b2b      	ldr	r3, [pc, #172]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	f023 0220 	bic.w	r2, r3, #32
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	4928      	ldr	r1, [pc, #160]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800502e:	4313      	orrs	r3, r2
 8005030:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005032:	4b27      	ldr	r3, [pc, #156]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005036:	4a26      	ldr	r2, [pc, #152]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005038:	f023 0310 	bic.w	r3, r3, #16
 800503c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800503e:	4b24      	ldr	r3, [pc, #144]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005040:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005042:	4b24      	ldr	r3, [pc, #144]	; (80050d4 <RCCEx_PLL2_Config+0x160>)
 8005044:	4013      	ands	r3, r2
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	69d2      	ldr	r2, [r2, #28]
 800504a:	00d2      	lsls	r2, r2, #3
 800504c:	4920      	ldr	r1, [pc, #128]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800504e:	4313      	orrs	r3, r2
 8005050:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005052:	4b1f      	ldr	r3, [pc, #124]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005056:	4a1e      	ldr	r2, [pc, #120]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005058:	f043 0310 	orr.w	r3, r3, #16
 800505c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d106      	bne.n	8005072 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005064:	4b1a      	ldr	r3, [pc, #104]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005068:	4a19      	ldr	r2, [pc, #100]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800506a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800506e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005070:	e00f      	b.n	8005092 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d106      	bne.n	8005086 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005078:	4b15      	ldr	r3, [pc, #84]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800507a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507c:	4a14      	ldr	r2, [pc, #80]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800507e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005082:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005084:	e005      	b.n	8005092 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005086:	4b12      	ldr	r3, [pc, #72]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508a:	4a11      	ldr	r2, [pc, #68]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 800508c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005090:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005092:	4b0f      	ldr	r3, [pc, #60]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a0e      	ldr	r2, [pc, #56]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 8005098:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800509c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800509e:	f7fb fd21 	bl	8000ae4 <HAL_GetTick>
 80050a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80050a4:	e008      	b.n	80050b8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80050a6:	f7fb fd1d 	bl	8000ae4 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d901      	bls.n	80050b8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e006      	b.n	80050c6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80050b8:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <RCCEx_PLL2_Config+0x15c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d0f0      	beq.n	80050a6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80050c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	58024400 	.word	0x58024400
 80050d4:	ffff0007 	.word	0xffff0007

080050d8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050e6:	4b53      	ldr	r3, [pc, #332]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80050e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	2b03      	cmp	r3, #3
 80050f0:	d101      	bne.n	80050f6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e099      	b.n	800522a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80050f6:	4b4f      	ldr	r3, [pc, #316]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a4e      	ldr	r2, [pc, #312]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80050fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005100:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005102:	f7fb fcef 	bl	8000ae4 <HAL_GetTick>
 8005106:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005108:	e008      	b.n	800511c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800510a:	f7fb fceb 	bl	8000ae4 <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b02      	cmp	r3, #2
 8005116:	d901      	bls.n	800511c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e086      	b.n	800522a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800511c:	4b45      	ldr	r3, [pc, #276]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1f0      	bne.n	800510a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005128:	4b42      	ldr	r3, [pc, #264]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 800512a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	051b      	lsls	r3, r3, #20
 8005136:	493f      	ldr	r1, [pc, #252]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 8005138:	4313      	orrs	r3, r2
 800513a:	628b      	str	r3, [r1, #40]	; 0x28
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	3b01      	subs	r3, #1
 8005142:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	3b01      	subs	r3, #1
 800514c:	025b      	lsls	r3, r3, #9
 800514e:	b29b      	uxth	r3, r3
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	3b01      	subs	r3, #1
 8005158:	041b      	lsls	r3, r3, #16
 800515a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	3b01      	subs	r3, #1
 8005166:	061b      	lsls	r3, r3, #24
 8005168:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800516c:	4931      	ldr	r1, [pc, #196]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 800516e:	4313      	orrs	r3, r2
 8005170:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005172:	4b30      	ldr	r3, [pc, #192]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 8005174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005176:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	492d      	ldr	r1, [pc, #180]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 8005180:	4313      	orrs	r3, r2
 8005182:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005184:	4b2b      	ldr	r3, [pc, #172]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 8005186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005188:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	4928      	ldr	r1, [pc, #160]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 8005192:	4313      	orrs	r3, r2
 8005194:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005196:	4b27      	ldr	r3, [pc, #156]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 8005198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519a:	4a26      	ldr	r2, [pc, #152]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 800519c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80051a2:	4b24      	ldr	r3, [pc, #144]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051a6:	4b24      	ldr	r3, [pc, #144]	; (8005238 <RCCEx_PLL3_Config+0x160>)
 80051a8:	4013      	ands	r3, r2
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	69d2      	ldr	r2, [r2, #28]
 80051ae:	00d2      	lsls	r2, r2, #3
 80051b0:	4920      	ldr	r1, [pc, #128]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80051b6:	4b1f      	ldr	r3, [pc, #124]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ba:	4a1e      	ldr	r2, [pc, #120]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d106      	bne.n	80051d6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80051c8:	4b1a      	ldr	r3, [pc, #104]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051cc:	4a19      	ldr	r2, [pc, #100]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051ce:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80051d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80051d4:	e00f      	b.n	80051f6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d106      	bne.n	80051ea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80051dc:	4b15      	ldr	r3, [pc, #84]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	4a14      	ldr	r2, [pc, #80]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80051e6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80051e8:	e005      	b.n	80051f6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80051ea:	4b12      	ldr	r3, [pc, #72]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ee:	4a11      	ldr	r2, [pc, #68]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051f4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80051f6:	4b0f      	ldr	r3, [pc, #60]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a0e      	ldr	r2, [pc, #56]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 80051fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005200:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005202:	f7fb fc6f 	bl	8000ae4 <HAL_GetTick>
 8005206:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005208:	e008      	b.n	800521c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800520a:	f7fb fc6b 	bl	8000ae4 <HAL_GetTick>
 800520e:	4602      	mov	r2, r0
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	1ad3      	subs	r3, r2, r3
 8005214:	2b02      	cmp	r3, #2
 8005216:	d901      	bls.n	800521c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e006      	b.n	800522a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800521c:	4b05      	ldr	r3, [pc, #20]	; (8005234 <RCCEx_PLL3_Config+0x15c>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d0f0      	beq.n	800520a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005228:	7bfb      	ldrb	r3, [r7, #15]
}
 800522a:	4618      	mov	r0, r3
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	58024400 	.word	0x58024400
 8005238:	ffff0007 	.word	0xffff0007

0800523c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08a      	sub	sp, #40	; 0x28
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStatusTypeDef CardStatus;
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e07c      	b.n	8005348 <HAL_SD_Init+0x10c>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10c      	bne.n	8005274 <HAL_SD_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	771a      	strb	r2, [r3, #28]

#if (USE_SD_TRANSCEIVER != 0U)
    /* Force  SDMMC_TRANSCEIVER_PRESENT for Legacy usage */
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d102      	bne.n	800526e <HAL_SD_Init+0x32>
    {
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2202      	movs	r2, #2
 800526c:	619a      	str	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fb fa22 	bl	80006b8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2203      	movs	r2, #3
 8005278:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 f867 	bl	8005350 <HAL_SD_InitCard>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d001      	beq.n	800528c <HAL_SD_Init+0x50>
  {
    return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e05d      	b.n	8005348 <HAL_SD_Init+0x10c>
  }

  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800528c:	f107 0308 	add.w	r3, r7, #8
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 fdbe 	bl	8005e14 <HAL_SD_GetCardStatus>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_SD_Init+0x66>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e052      	b.n	8005348 <HAL_SD_Init+0x10c>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 80052a2:	7e3b      	ldrb	r3, [r7, #24]
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 80052a8:	7e7b      	ldrb	r3, [r7, #25]
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d10a      	bne.n	80052cc <HAL_SD_Init+0x90>
 80052b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d102      	bne.n	80052c2 <HAL_SD_Init+0x86>
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d004      	beq.n	80052cc <HAL_SD_Init+0x90>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80052ca:	e00b      	b.n	80052e4 <HAL_SD_Init+0xa8>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d104      	bne.n	80052de <HAL_SD_Init+0xa2>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052da:	65da      	str	r2, [r3, #92]	; 0x5c
 80052dc:	e002      	b.n	80052e4 <HAL_SD_Init+0xa8>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	4619      	mov	r1, r3
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fe74 	bl	8005fd8 <HAL_SD_ConfigWideBusOperation>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <HAL_SD_Init+0xbe>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e026      	b.n	8005348 <HAL_SD_Init+0x10c>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80052fa:	f7fb fbf3 	bl	8000ae4 <HAL_GetTick>
 80052fe:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005300:	e011      	b.n	8005326 <HAL_SD_Init+0xea>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8005302:	f7fb fbef 	bl	8000ae4 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005310:	d109      	bne.n	8005326 <HAL_SD_Init+0xea>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005318:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e010      	b.n	8005348 <HAL_SD_Init+0x10c>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 ff00 	bl	800612c <HAL_SD_GetCardState>
 800532c:	4603      	mov	r3, r0
 800532e:	2b04      	cmp	r3, #4
 8005330:	d1e7      	bne.n	8005302 <HAL_SD_Init+0xc6>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2200      	movs	r2, #0
 800533c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3728      	adds	r7, #40	; 0x28
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005350:	b5b0      	push	{r4, r5, r7, lr}
 8005352:	b08e      	sub	sp, #56	; 0x38
 8005354:	af04      	add	r7, sp, #16
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005358:	2300      	movs	r3, #0
 800535a:	60bb      	str	r3, [r7, #8]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800535c:	2300      	movs	r3, #0
 800535e:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005360:	2300      	movs	r3, #0
 8005362:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005368:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800536c:	f7fe ff90 	bl	8004290 <HAL_RCCEx_GetPeriphCLKFreq>
 8005370:	6278      	str	r0, [r7, #36]	; 0x24
  Init.ClockDiv = sdmmc_clk/(2U*400000U);
 8005372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005374:	0a1b      	lsrs	r3, r3, #8
 8005376:	4a40      	ldr	r2, [pc, #256]	; (8005478 <HAL_SD_InitCard+0x128>)
 8005378:	fba2 2303 	umull	r2, r3, r2, r3
 800537c:	091b      	lsrs	r3, r3, #4
 800537e:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	2b02      	cmp	r3, #2
 8005386:	d107      	bne.n	8005398 <HAL_SD_InitCard+0x48>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f042 0210 	orr.w	r2, r2, #16
 8005396:	601a      	str	r2, [r3, #0]
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681d      	ldr	r5, [r3, #0]
 800539c:	466c      	mov	r4, sp
 800539e:	f107 0314 	add.w	r3, r7, #20
 80053a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80053a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80053aa:	f107 0308 	add.w	r3, r7, #8
 80053ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053b0:	4628      	mov	r0, r5
 80053b2:	f001 faff 	bl	80069b4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f001 fb42 	bl	8006a44 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ca:	627b      	str	r3, [r7, #36]	; 0x24

  if(sdmmc_clk != 0U)
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d008      	beq.n	80053e4 <HAL_SD_InitCard+0x94>
  {
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 80053d2:	4a2a      	ldr	r2, [pc, #168]	; (800547c <HAL_SD_InitCard+0x12c>)
 80053d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053da:	3301      	adds	r3, #1
 80053dc:	4618      	mov	r0, r3
 80053de:	f7fb fb8d 	bl	8000afc <HAL_Delay>
 80053e2:	e002      	b.n	80053ea <HAL_SD_InitCard+0x9a>
  }
  else
  {
    HAL_Delay(2U);
 80053e4:	2002      	movs	r0, #2
 80053e6:	f7fb fb89 	bl	8000afc <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 ff7c 	bl	80062e8 <SD_PowerON>
 80053f0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053f2:	6a3b      	ldr	r3, [r7, #32]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00b      	beq.n	8005410 <HAL_SD_InitCard+0xc0>
  {
    hsd->State = HAL_SD_STATE_READY;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005404:	6a3b      	ldr	r3, [r7, #32]
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e02e      	b.n	800546e <HAL_SD_InitCard+0x11e>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 feab 	bl	800616c <SD_InitCard>
 8005416:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00b      	beq.n	8005436 <HAL_SD_InitCard+0xe6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e01b      	b.n	800546e <HAL_SD_InitCard+0x11e>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800543e:	4618      	mov	r0, r3
 8005440:	f001 fb96 	bl	8006b70 <SDMMC_CmdBlockLength>
 8005444:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00f      	beq.n	800546c <HAL_SD_InitCard+0x11c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a0b      	ldr	r2, [pc, #44]	; (8005480 <HAL_SD_InitCard+0x130>)
 8005452:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	431a      	orrs	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e000      	b.n	800546e <HAL_SD_InitCard+0x11e>
  }

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3728      	adds	r7, #40	; 0x28
 8005472:	46bd      	mov	sp, r7
 8005474:	bdb0      	pop	{r4, r5, r7, pc}
 8005476:	bf00      	nop
 8005478:	014f8b59 	.word	0x014f8b59
 800547c:	00012110 	.word	0x00012110
 8005480:	1fe00fff 	.word	0x1fe00fff

08005484 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b092      	sub	sp, #72	; 0x48
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
 8005490:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005492:	f7fb fb27 	bl	8000ae4 <HAL_GetTick>
 8005496:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d107      	bne.n	80054b6 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054aa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e167      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b01      	cmp	r3, #1
 80054c0:	f040 815a 	bne.w	8005778 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80054ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	441a      	add	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d907      	bls.n	80054e8 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054dc:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e14e      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2203      	movs	r2, #3
 80054ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2200      	movs	r2, #0
 80054f6:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d002      	beq.n	8005506 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005502:	025b      	lsls	r3, r3, #9
 8005504:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005506:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800550a:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	025b      	lsls	r3, r3, #9
 8005510:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8005512:	2390      	movs	r3, #144	; 0x90
 8005514:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005516:	2302      	movs	r3, #2
 8005518:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800551a:	2300      	movs	r3, #0
 800551c:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800551e:	2300      	movs	r3, #0
 8005520:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f107 0214 	add.w	r2, r7, #20
 800552a:	4611      	mov	r1, r2
 800552c:	4618      	mov	r0, r3
 800552e:	f001 faf3 	bl	8006b18 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005540:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	2b01      	cmp	r3, #1
 8005546:	d90a      	bls.n	800555e <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2202      	movs	r2, #2
 800554c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005554:	4618      	mov	r0, r3
 8005556:	f001 fb51 	bl	8006bfc <SDMMC_CmdReadMultiBlock>
 800555a:	6478      	str	r0, [r7, #68]	; 0x44
 800555c:	e009      	b.n	8005572 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2201      	movs	r2, #1
 8005562:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800556a:	4618      	mov	r0, r3
 800556c:	f001 fb23 	bl	8006bb6 <SDMMC_CmdReadSingleBlock>
 8005570:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005572:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005574:	2b00      	cmp	r3, #0
 8005576:	d012      	beq.n	800559e <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a84      	ldr	r2, [pc, #528]	; (8005790 <HAL_SD_ReadBlocks+0x30c>)
 800557e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005586:	431a      	orrs	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e0f3      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80055a2:	e058      	b.n	8005656 <HAL_SD_ReadBlocks+0x1d2>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d033      	beq.n	800561a <HAL_SD_ReadBlocks+0x196>
 80055b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055b4:	2b1f      	cmp	r3, #31
 80055b6:	d930      	bls.n	800561a <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80055b8:	2300      	movs	r3, #0
 80055ba:	643b      	str	r3, [r7, #64]	; 0x40
 80055bc:	e027      	b.n	800560e <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f001 fa20 	bl	8006a08 <SDMMC_ReadFIFO>
 80055c8:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80055ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d4:	3301      	adds	r3, #1
 80055d6:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80055d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055da:	0a1b      	lsrs	r3, r3, #8
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e4:	3301      	adds	r3, #1
 80055e6:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80055e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ea:	0c1b      	lsrs	r3, r3, #16
 80055ec:	b2da      	uxtb	r2, r3
 80055ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f4:	3301      	adds	r3, #1
 80055f6:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80055f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055fa:	0e1b      	lsrs	r3, r3, #24
 80055fc:	b2da      	uxtb	r2, r3
 80055fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005600:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005602:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005604:	3301      	adds	r3, #1
 8005606:	637b      	str	r3, [r7, #52]	; 0x34
        for(count = 0U; count < 8U; count++)
 8005608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800560a:	3301      	adds	r3, #1
 800560c:	643b      	str	r3, [r7, #64]	; 0x40
 800560e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005610:	2b07      	cmp	r3, #7
 8005612:	d9d4      	bls.n	80055be <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 8005614:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005616:	3b20      	subs	r3, #32
 8005618:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800561a:	f7fb fa63 	bl	8000ae4 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005626:	429a      	cmp	r2, r3
 8005628:	d902      	bls.n	8005630 <HAL_SD_ReadBlocks+0x1ac>
 800562a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800562c:	2b00      	cmp	r3, #0
 800562e:	d112      	bne.n	8005656 <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a56      	ldr	r2, [pc, #344]	; (8005790 <HAL_SD_ReadBlocks+0x30c>)
 8005636:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e097      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565c:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8005660:	2b00      	cmp	r3, #0
 8005662:	d09f      	beq.n	80055a4 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68da      	ldr	r2, [r3, #12]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005672:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800567a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567e:	2b00      	cmp	r3, #0
 8005680:	d022      	beq.n	80056c8 <HAL_SD_ReadBlocks+0x244>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d91f      	bls.n	80056c8 <HAL_SD_ReadBlocks+0x244>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800568c:	2b03      	cmp	r3, #3
 800568e:	d01b      	beq.n	80056c8 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4618      	mov	r0, r3
 8005696:	f001 fb1b 	bl	8006cd0 <SDMMC_CmdStopTransfer>
 800569a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800569c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d012      	beq.n	80056c8 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a3a      	ldr	r2, [pc, #232]	; (8005790 <HAL_SD_ReadBlocks+0x30c>)
 80056a8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056b0:	431a      	orrs	r2, r3
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e05e      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d012      	beq.n	80056fc <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a2d      	ldr	r2, [pc, #180]	; (8005790 <HAL_SD_ReadBlocks+0x30c>)
 80056dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e2:	f043 0208 	orr.w	r2, r3, #8
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e044      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b00      	cmp	r3, #0
 8005708:	d012      	beq.n	8005730 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a20      	ldr	r2, [pc, #128]	; (8005790 <HAL_SD_ReadBlocks+0x30c>)
 8005710:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005716:	f043 0202 	orr.w	r2, r3, #2
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2201      	movs	r2, #1
 8005722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e02a      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005736:	f003 0320 	and.w	r3, r3, #32
 800573a:	2b00      	cmp	r3, #0
 800573c:	d012      	beq.n	8005764 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a13      	ldr	r2, [pc, #76]	; (8005790 <HAL_SD_ReadBlocks+0x30c>)
 8005744:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574a:	f043 0220 	orr.w	r2, r3, #32
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e010      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a0a      	ldr	r2, [pc, #40]	; (8005794 <HAL_SD_ReadBlocks+0x310>)
 800576a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005774:	2300      	movs	r3, #0
 8005776:	e006      	b.n	8005786 <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005784:	2301      	movs	r3, #1
  }
}
 8005786:	4618      	mov	r0, r3
 8005788:	3748      	adds	r7, #72	; 0x48
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	1fe00fff 	.word	0x1fe00fff
 8005794:	18000f3a 	.word	0x18000f3a

08005798 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b092      	sub	sp, #72	; 0x48
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
 80057a4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80057a6:	f7fb f99d 	bl	8000ae4 <HAL_GetTick>
 80057aa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d107      	bne.n	80057ca <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057be:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e16b      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	f040 815e 	bne.w	8005a94 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80057de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	441a      	add	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d907      	bls.n	80057fc <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e152      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2203      	movs	r2, #3
 8005800:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2200      	movs	r2, #0
 800580a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005810:	2b01      	cmp	r3, #1
 8005812:	d002      	beq.n	800581a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005816:	025b      	lsls	r3, r3, #9
 8005818:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800581a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800581e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	025b      	lsls	r3, r3, #9
 8005824:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8005826:	2390      	movs	r3, #144	; 0x90
 8005828:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800582a:	2300      	movs	r3, #0
 800582c:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800582e:	2300      	movs	r3, #0
 8005830:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8005832:	2300      	movs	r3, #0
 8005834:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f107 0218 	add.w	r2, r7, #24
 800583e:	4611      	mov	r1, r2
 8005840:	4618      	mov	r0, r3
 8005842:	f001 f969 	bl	8006b18 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68da      	ldr	r2, [r3, #12]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005854:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d90a      	bls.n	8005872 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2220      	movs	r2, #32
 8005860:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005868:	4618      	mov	r0, r3
 800586a:	f001 fa0d 	bl	8006c88 <SDMMC_CmdWriteMultiBlock>
 800586e:	6478      	str	r0, [r7, #68]	; 0x44
 8005870:	e009      	b.n	8005886 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2210      	movs	r2, #16
 8005876:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800587e:	4618      	mov	r0, r3
 8005880:	f001 f9df 	bl	8006c42 <SDMMC_CmdWriteSingleBlock>
 8005884:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005886:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005888:	2b00      	cmp	r3, #0
 800588a:	d012      	beq.n	80058b2 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a86      	ldr	r2, [pc, #536]	; (8005aac <HAL_SD_WriteBlocks+0x314>)
 8005892:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005898:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800589a:	431a      	orrs	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e0f7      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80058b6:	e05c      	b.n	8005972 <HAL_SD_WriteBlocks+0x1da>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d037      	beq.n	8005936 <HAL_SD_WriteBlocks+0x19e>
 80058c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058c8:	2b1f      	cmp	r3, #31
 80058ca:	d934      	bls.n	8005936 <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80058cc:	2300      	movs	r3, #0
 80058ce:	643b      	str	r3, [r7, #64]	; 0x40
 80058d0:	e02b      	b.n	800592a <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 80058d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80058d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058da:	3301      	adds	r3, #1
 80058dc:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 80058de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	021a      	lsls	r2, r3, #8
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80058ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ec:	3301      	adds	r3, #1
 80058ee:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 80058f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	041a      	lsls	r2, r3, #16
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80058fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058fe:	3301      	adds	r3, #1
 8005900:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	061a      	lsls	r2, r3, #24
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	4313      	orrs	r3, r2
 800590c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800590e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005910:	3301      	adds	r3, #1
 8005912:	637b      	str	r3, [r7, #52]	; 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f107 0214 	add.w	r2, r7, #20
 800591c:	4611      	mov	r1, r2
 800591e:	4618      	mov	r0, r3
 8005920:	f001 f87f 	bl	8006a22 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005926:	3301      	adds	r3, #1
 8005928:	643b      	str	r3, [r7, #64]	; 0x40
 800592a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800592c:	2b07      	cmp	r3, #7
 800592e:	d9d0      	bls.n	80058d2 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 8005930:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005932:	3b20      	subs	r3, #32
 8005934:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005936:	f7fb f8d5 	bl	8000ae4 <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005942:	429a      	cmp	r2, r3
 8005944:	d902      	bls.n	800594c <HAL_SD_WriteBlocks+0x1b4>
 8005946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005948:	2b00      	cmp	r3, #0
 800594a:	d112      	bne.n	8005972 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a56      	ldr	r2, [pc, #344]	; (8005aac <HAL_SD_WriteBlocks+0x314>)
 8005952:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800595a:	431a      	orrs	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e097      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005978:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800597c:	2b00      	cmp	r3, #0
 800597e:	d09b      	beq.n	80058b8 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800598e:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800599a:	2b00      	cmp	r3, #0
 800599c:	d022      	beq.n	80059e4 <HAL_SD_WriteBlocks+0x24c>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d91f      	bls.n	80059e4 <HAL_SD_WriteBlocks+0x24c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059a8:	2b03      	cmp	r3, #3
 80059aa:	d01b      	beq.n	80059e4 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4618      	mov	r0, r3
 80059b2:	f001 f98d 	bl	8006cd0 <SDMMC_CmdStopTransfer>
 80059b6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80059b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d012      	beq.n	80059e4 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a3a      	ldr	r2, [pc, #232]	; (8005aac <HAL_SD_WriteBlocks+0x314>)
 80059c4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059cc:	431a      	orrs	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2201      	movs	r2, #1
 80059d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e05e      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ea:	f003 0308 	and.w	r3, r3, #8
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d012      	beq.n	8005a18 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a2d      	ldr	r2, [pc, #180]	; (8005aac <HAL_SD_WriteBlocks+0x314>)
 80059f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fe:	f043 0208 	orr.w	r2, r3, #8
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e044      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1e:	f003 0302 	and.w	r3, r3, #2
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d012      	beq.n	8005a4c <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a20      	ldr	r2, [pc, #128]	; (8005aac <HAL_SD_WriteBlocks+0x314>)
 8005a2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a32:	f043 0202 	orr.w	r2, r3, #2
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e02a      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a52:	f003 0310 	and.w	r3, r3, #16
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d012      	beq.n	8005a80 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a13      	ldr	r2, [pc, #76]	; (8005aac <HAL_SD_WriteBlocks+0x314>)
 8005a60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a66:	f043 0210 	orr.w	r2, r3, #16
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e010      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a0a      	ldr	r2, [pc, #40]	; (8005ab0 <HAL_SD_WriteBlocks+0x318>)
 8005a86:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005a90:	2300      	movs	r3, #0
 8005a92:	e006      	b.n	8005aa2 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a98:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
  }
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3748      	adds	r7, #72	; 0x48
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	1fe00fff 	.word	0x1fe00fff
 8005ab0:	18000f3a 	.word	0x18000f3a

08005ab4 <HAL_SD_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status: Voltage Switch State
  * @retval None
  */
__weak  void HAL_SD_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	4603      	mov	r3, r0
 8005abc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(status);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_EnableTransceiver could be implemented in the user file
   */
}
 8005abe:	bf00      	nop
 8005ac0:	370c      	adds	r7, #12
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
	...

08005acc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ada:	0f9b      	lsrs	r3, r3, #30
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ae6:	0e9b      	lsrs	r3, r3, #26
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	f003 030f 	and.w	r3, r3, #15
 8005aee:	b2da      	uxtb	r2, r3
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005af8:	0e1b      	lsrs	r3, r3, #24
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	f003 0303 	and.w	r3, r3, #3
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b0a:	0c1b      	lsrs	r3, r3, #16
 8005b0c:	b2da      	uxtb	r2, r3
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b16:	0a1b      	lsrs	r3, r3, #8
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b2c:	0d1b      	lsrs	r3, r3, #20
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b38:	0c1b      	lsrs	r3, r3, #16
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	f003 030f 	and.w	r3, r3, #15
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b4a:	0bdb      	lsrs	r3, r3, #15
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	f003 0301 	and.w	r3, r3, #1
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b5c:	0b9b      	lsrs	r3, r3, #14
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	f003 0301 	and.w	r3, r3, #1
 8005b64:	b2da      	uxtb	r2, r3
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b6e:	0b5b      	lsrs	r3, r3, #13
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	b2da      	uxtb	r2, r3
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b80:	0b1b      	lsrs	r3, r3, #12
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	f003 0301 	and.w	r3, r3, #1
 8005b88:	b2da      	uxtb	r2, r3
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	2200      	movs	r2, #0
 8005b92:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d163      	bne.n	8005c64 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ba0:	009a      	lsls	r2, r3, #2
 8005ba2:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005bac:	0f92      	lsrs	r2, r2, #30
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bb8:	0edb      	lsrs	r3, r3, #27
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	b2da      	uxtb	r2, r3
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bca:	0e1b      	lsrs	r3, r3, #24
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	f003 0307 	and.w	r3, r3, #7
 8005bd2:	b2da      	uxtb	r2, r3
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bdc:	0d5b      	lsrs	r3, r3, #21
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	b2da      	uxtb	r2, r3
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bee:	0c9b      	lsrs	r3, r3, #18
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f003 0307 	and.w	r3, r3, #7
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c00:	0bdb      	lsrs	r3, r3, #15
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	b2da      	uxtb	r2, r3
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	1c5a      	adds	r2, r3, #1
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	7e1b      	ldrb	r3, [r3, #24]
 8005c1c:	b2db      	uxtb	r3, r3
 8005c1e:	f003 0307 	and.w	r3, r3, #7
 8005c22:	3302      	adds	r3, #2
 8005c24:	2201      	movs	r2, #1
 8005c26:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005c2e:	fb02 f203 	mul.w	r2, r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	7a1b      	ldrb	r3, [r3, #8]
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	2201      	movs	r2, #1
 8005c42:	409a      	lsls	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005c50:	0a52      	lsrs	r2, r2, #9
 8005c52:	fb02 f203 	mul.w	r2, r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c60:	659a      	str	r2, [r3, #88]	; 0x58
 8005c62:	e031      	b.n	8005cc8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d11d      	bne.n	8005ca8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c70:	041b      	lsls	r3, r3, #16
 8005c72:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c7a:	0c1b      	lsrs	r3, r3, #16
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	3301      	adds	r3, #1
 8005c88:	029a      	lsls	r2, r3, #10
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c9c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	659a      	str	r2, [r3, #88]	; 0x58
 8005ca6:	e00f      	b.n	8005cc8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a58      	ldr	r2, [pc, #352]	; (8005e10 <HAL_SD_GetCardCSD+0x344>)
 8005cae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e09d      	b.n	8005e04 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ccc:	0b9b      	lsrs	r3, r3, #14
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cde:	09db      	lsrs	r3, r3, #7
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ce6:	b2da      	uxtb	r2, r3
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d00:	0fdb      	lsrs	r3, r3, #31
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d0c:	0f5b      	lsrs	r3, r3, #29
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	f003 0303 	and.w	r3, r3, #3
 8005d14:	b2da      	uxtb	r2, r3
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d1e:	0e9b      	lsrs	r3, r3, #26
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d30:	0d9b      	lsrs	r3, r3, #22
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	f003 030f 	and.w	r3, r3, #15
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d42:	0d5b      	lsrs	r3, r3, #21
 8005d44:	b2db      	uxtb	r3, r3
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d5e:	0c1b      	lsrs	r3, r3, #16
 8005d60:	b2db      	uxtb	r3, r3
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	b2da      	uxtb	r2, r3
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d72:	0bdb      	lsrs	r3, r3, #15
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d86:	0b9b      	lsrs	r3, r3, #14
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d9a:	0b5b      	lsrs	r3, r3, #13
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	f003 0301 	and.w	r3, r3, #1
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dae:	0b1b      	lsrs	r3, r3, #12
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dc2:	0a9b      	lsrs	r3, r3, #10
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	f003 0303 	and.w	r3, r3, #3
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dd6:	0a1b      	lsrs	r3, r3, #8
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	f003 0303 	and.w	r3, r3, #3
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dea:	085b      	lsrs	r3, r3, #1
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr
 8005e10:	1fe00fff 	.word	0x1fe00fff

08005e14 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b094      	sub	sp, #80	; 0x50
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8005e24:	f107 0308 	add.w	r3, r7, #8
 8005e28:	4619      	mov	r1, r3
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 fb64 	bl	80064f8 <SD_SendSDStatus>
 8005e30:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d011      	beq.n	8005e5c <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a4f      	ldr	r2, [pc, #316]	; (8005f7c <HAL_SD_GetCardStatus+0x168>)
 8005e3e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e46:	431a      	orrs	r2, r3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8005e5a:	e070      	b.n	8005f3e <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	099b      	lsrs	r3, r3, #6
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	f003 0303 	and.w	r3, r3, #3
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	095b      	lsrs	r3, r3, #5
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	0a1b      	lsrs	r3, r3, #8
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	0e1b      	lsrs	r3, r3, #24
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	061a      	lsls	r2, r3, #24
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005ea2:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	0a1b      	lsrs	r3, r3, #8
 8005ea8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005eac:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	0e1b      	lsrs	r3, r3, #24
 8005eb2:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	0a1b      	lsrs	r3, r3, #8
 8005ec4:	b2da      	uxtb	r2, r3
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	0d1b      	lsrs	r3, r3, #20
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	f003 030f 	and.w	r3, r3, #15
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	0c1b      	lsrs	r3, r3, #16
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	b29a      	uxth	r2, r3
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	0a9b      	lsrs	r3, r3, #10
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	0a1b      	lsrs	r3, r3, #8
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	f003 0303 	and.w	r3, r3, #3
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	091b      	lsrs	r3, r3, #4
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	f003 030f 	and.w	r3, r3, #15
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	f003 030f 	and.w	r3, r3, #15
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	0e1b      	lsrs	r3, r3, #24
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f46:	4618      	mov	r0, r3
 8005f48:	f000 fe12 	bl	8006b70 <SDMMC_CmdBlockLength>
 8005f4c:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00d      	beq.n	8005f70 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a08      	ldr	r2, [pc, #32]	; (8005f7c <HAL_SD_GetCardStatus+0x168>)
 8005f5a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f60:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2201      	movs	r2, #1
 8005f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 8005f70:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3750      	adds	r7, #80	; 0x50
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	1fe00fff 	.word	0x1fe00fff

08005f80 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005fca:	2300      	movs	r3, #0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005fd8:	b5b0      	push	{r4, r5, r7, lr}
 8005fda:	b08e      	sub	sp, #56	; 0x38
 8005fdc:	af04      	add	r7, sp, #16
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2203      	movs	r2, #3
 8005fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ff4:	2b03      	cmp	r3, #3
 8005ff6:	d02e      	beq.n	8006056 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ffe:	d106      	bne.n	800600e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006004:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	639a      	str	r2, [r3, #56]	; 0x38
 800600c:	e029      	b.n	8006062 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006014:	d10a      	bne.n	800602c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 fb66 	bl	80066e8 <SD_WideBus_Enable>
 800601c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	431a      	orrs	r2, r3
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	639a      	str	r2, [r3, #56]	; 0x38
 800602a:	e01a      	b.n	8006062 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d10a      	bne.n	8006048 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fba3 	bl	800677e <SD_WideBus_Disable>
 8006038:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800603e:	6a3b      	ldr	r3, [r7, #32]
 8006040:	431a      	orrs	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	639a      	str	r2, [r3, #56]	; 0x38
 8006046:	e00c      	b.n	8006062 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	639a      	str	r2, [r3, #56]	; 0x38
 8006054:	e005      	b.n	8006062 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006066:	2b00      	cmp	r3, #0
 8006068:	d007      	beq.n	800607a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a2e      	ldr	r2, [pc, #184]	; (8006128 <HAL_SD_ConfigWideBusOperation+0x150>)
 8006070:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006078:	e034      	b.n	80060e4 <HAL_SD_ConfigWideBusOperation+0x10c>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	60bb      	str	r3, [r7, #8]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	60fb      	str	r3, [r7, #12]
    Init.BusWide             = WideMode;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	613b      	str	r3, [r7, #16]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	617b      	str	r3, [r7, #20]

    /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	2b03      	cmp	r3, #3
 8006096:	d903      	bls.n	80060a0 <HAL_SD_ConfigWideBusOperation+0xc8>
    {
      Init.ClockDiv = hsd->Init.ClockDiv;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	61bb      	str	r3, [r7, #24]
 800609e:	e012      	b.n	80060c6 <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060a8:	d103      	bne.n	80060b2 <HAL_SD_ConfigWideBusOperation+0xda>
    {
      /* UltraHigh speed SD card,user Clock div */
      Init.ClockDiv = hsd->Init.ClockDiv;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	61bb      	str	r3, [r7, #24]
 80060b0:	e009      	b.n	80060c6 <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ba:	d102      	bne.n	80060c2 <HAL_SD_ConfigWideBusOperation+0xea>
    {
      /* High speed SD card, Max Frequency = 50Mhz */
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 80060bc:	2302      	movs	r3, #2
 80060be:	61bb      	str	r3, [r7, #24]
 80060c0:	e001      	b.n	80060c6 <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 80060c2:	2304      	movs	r3, #4
 80060c4:	61bb      	str	r3, [r7, #24]
    }

    (void)SDMMC_Init(hsd->Instance, Init);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	466c      	mov	r4, sp
 80060cc:	f107 0314 	add.w	r3, r7, #20
 80060d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80060d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80060d8:	f107 0308 	add.w	r3, r7, #8
 80060dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060de:	4628      	mov	r0, r5
 80060e0:	f000 fc68 	bl	80069b4 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80060ec:	4618      	mov	r0, r3
 80060ee:	f000 fd3f 	bl	8006b70 <SDMMC_CmdBlockLength>
 80060f2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80060f4:	6a3b      	ldr	r3, [r7, #32]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00c      	beq.n	8006114 <HAL_SD_ConfigWideBusOperation+0x13c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a0a      	ldr	r2, [pc, #40]	; (8006128 <HAL_SD_ConfigWideBusOperation+0x150>)
 8006100:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	431a      	orrs	r2, r3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800611c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006120:	4618      	mov	r0, r3
 8006122:	3728      	adds	r7, #40	; 0x28
 8006124:	46bd      	mov	sp, r7
 8006126:	bdb0      	pop	{r4, r5, r7, pc}
 8006128:	1fe00fff 	.word	0x1fe00fff

0800612c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b086      	sub	sp, #24
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006134:	2300      	movs	r3, #0
 8006136:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006138:	f107 030c 	add.w	r3, r7, #12
 800613c:	4619      	mov	r1, r3
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 faaa 	bl	8006698 <SD_SendStatus>
 8006144:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	0a5b      	lsrs	r3, r3, #9
 800615c:	f003 030f 	and.w	r3, r3, #15
 8006160:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006162:	693b      	ldr	r3, [r7, #16]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3718      	adds	r7, #24
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800616c:	b590      	push	{r4, r7, lr}
 800616e:	b091      	sub	sp, #68	; 0x44
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006174:	2301      	movs	r3, #1
 8006176:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4618      	mov	r0, r3
 800617e:	f000 fc72 	bl	8006a66 <SDMMC_GetPowerState>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d102      	bne.n	800618e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006188:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800618c:	e0a8      	b.n	80062e0 <SD_InitCard+0x174>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006192:	2b03      	cmp	r3, #3
 8006194:	d02e      	beq.n	80061f4 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4618      	mov	r0, r3
 800619c:	f000 febe 	bl	8006f1c <SDMMC_CmdSendCID>
 80061a0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80061a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d001      	beq.n	80061ac <SD_InitCard+0x40>
    {
      return errorstate;
 80061a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061aa:	e099      	b.n	80062e0 <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2100      	movs	r1, #0
 80061b2:	4618      	mov	r0, r3
 80061b4:	f000 fc9d 	bl	8006af2 <SDMMC_GetResponse>
 80061b8:	4602      	mov	r2, r0
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2104      	movs	r1, #4
 80061c4:	4618      	mov	r0, r3
 80061c6:	f000 fc94 	bl	8006af2 <SDMMC_GetResponse>
 80061ca:	4602      	mov	r2, r0
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2108      	movs	r1, #8
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 fc8b 	bl	8006af2 <SDMMC_GetResponse>
 80061dc:	4602      	mov	r2, r0
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	210c      	movs	r1, #12
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 fc82 	bl	8006af2 <SDMMC_GetResponse>
 80061ee:	4602      	mov	r2, r0
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f8:	2b03      	cmp	r3, #3
 80061fa:	d00d      	beq.n	8006218 <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f107 020e 	add.w	r2, r7, #14
 8006204:	4611      	mov	r1, r2
 8006206:	4618      	mov	r0, r3
 8006208:	f000 fec7 	bl	8006f9a <SDMMC_CmdSetRelAdd>
 800620c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800620e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <SD_InitCard+0xac>
    {
      return errorstate;
 8006214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006216:	e063      	b.n	80062e0 <SD_InitCard+0x174>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800621c:	2b03      	cmp	r3, #3
 800621e:	d036      	beq.n	800628e <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006220:	89fb      	ldrh	r3, [r7, #14]
 8006222:	461a      	mov	r2, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006230:	041b      	lsls	r3, r3, #16
 8006232:	4619      	mov	r1, r3
 8006234:	4610      	mov	r0, r2
 8006236:	f000 fe90 	bl	8006f5a <SDMMC_CmdSendCSD>
 800623a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800623c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <SD_InitCard+0xda>
    {
      return errorstate;
 8006242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006244:	e04c      	b.n	80062e0 <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2100      	movs	r1, #0
 800624c:	4618      	mov	r0, r3
 800624e:	f000 fc50 	bl	8006af2 <SDMMC_GetResponse>
 8006252:	4602      	mov	r2, r0
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2104      	movs	r1, #4
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fc47 	bl	8006af2 <SDMMC_GetResponse>
 8006264:	4602      	mov	r2, r0
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2108      	movs	r1, #8
 8006270:	4618      	mov	r0, r3
 8006272:	f000 fc3e 	bl	8006af2 <SDMMC_GetResponse>
 8006276:	4602      	mov	r2, r0
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	210c      	movs	r1, #12
 8006282:	4618      	mov	r0, r3
 8006284:	f000 fc35 	bl	8006af2 <SDMMC_GetResponse>
 8006288:	4602      	mov	r2, r0
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	2104      	movs	r1, #4
 8006294:	4618      	mov	r0, r3
 8006296:	f000 fc2c 	bl	8006af2 <SDMMC_GetResponse>
 800629a:	4603      	mov	r3, r0
 800629c:	0d1a      	lsrs	r2, r3, #20
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80062a2:	f107 0310 	add.w	r3, r7, #16
 80062a6:	4619      	mov	r1, r3
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7ff fc0f 	bl	8005acc <HAL_SD_GetCardCSD>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d002      	beq.n	80062ba <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80062b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80062b8:	e012      	b.n	80062e0 <SD_InitCard+0x174>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6819      	ldr	r1, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062c2:	041b      	lsls	r3, r3, #16
 80062c4:	f04f 0400 	mov.w	r4, #0
 80062c8:	461a      	mov	r2, r3
 80062ca:	4623      	mov	r3, r4
 80062cc:	4608      	mov	r0, r1
 80062ce:	f000 fd3b 	bl	8006d48 <SDMMC_CmdSelDesel>
 80062d2:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80062d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <SD_InitCard+0x172>
  {
    return errorstate;
 80062da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062dc:	e000      	b.n	80062e0 <SD_InitCard+0x174>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3744      	adds	r7, #68	; 0x44
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd90      	pop	{r4, r7, pc}

080062e8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	2300      	movs	r3, #0
 80062fa:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
 80062fc:	f7fa fbf2 	bl	8000ae4 <HAL_GetTick>
 8006300:	6178      	str	r0, [r7, #20]
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4618      	mov	r0, r3
 8006308:	f000 fd42 	bl	8006d90 <SDMMC_CmdGoIdleState>
 800630c:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d001      	beq.n	8006318 <SD_PowerON+0x30>
  {
    return errorstate;
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	e0e9      	b.n	80064ec <SD_PowerON+0x204>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4618      	mov	r0, r3
 800631e:	f000 fd55 	bl	8006dcc <SDMMC_CmdOperCond>
 8006322:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d00d      	beq.n	8006346 <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4618      	mov	r0, r3
 8006336:	f000 fd2b 	bl	8006d90 <SDMMC_CmdGoIdleState>
 800633a:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d004      	beq.n	800634c <SD_PowerON+0x64>
    {
      return errorstate;
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	e0d2      	b.n	80064ec <SD_PowerON+0x204>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006350:	2b01      	cmp	r3, #1
 8006352:	d137      	bne.n	80063c4 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	2100      	movs	r1, #0
 800635a:	4618      	mov	r0, r3
 800635c:	f000 fd56 	bl	8006e0c <SDMMC_CmdAppCommand>
 8006360:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d02d      	beq.n	80063c4 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006368:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800636c:	e0be      	b.n	80064ec <SD_PowerON+0x204>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2100      	movs	r1, #0
 8006374:	4618      	mov	r0, r3
 8006376:	f000 fd49 	bl	8006e0c <SDMMC_CmdAppCommand>
 800637a:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <SD_PowerON+0x9e>
    {
      return errorstate;
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	e0b2      	b.n	80064ec <SD_PowerON+0x204>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	495a      	ldr	r1, [pc, #360]	; (80064f4 <SD_PowerON+0x20c>)
 800638c:	4618      	mov	r0, r3
 800638e:	f000 fd60 	bl	8006e52 <SDMMC_CmdAppOperCommand>
 8006392:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800639a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800639e:	e0a5      	b.n	80064ec <SD_PowerON+0x204>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2100      	movs	r1, #0
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fba3 	bl	8006af2 <SDMMC_GetResponse>
 80063ac:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	0fdb      	lsrs	r3, r3, #31
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d101      	bne.n	80063ba <SD_PowerON+0xd2>
 80063b6:	2301      	movs	r3, #1
 80063b8:	e000      	b.n	80063bc <SD_PowerON+0xd4>
 80063ba:	2300      	movs	r3, #0
 80063bc:	61bb      	str	r3, [r7, #24]

    count++;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3301      	adds	r3, #1
 80063c2:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d802      	bhi.n	80063d4 <SD_PowerON+0xec>
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0cc      	beq.n	800636e <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80063da:	4293      	cmp	r3, r2
 80063dc:	d902      	bls.n	80063e4 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80063de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063e2:	e083      	b.n	80064ec <SD_PowerON+0x204>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d07d      	beq.n	80064ea <SD_PowerON+0x202>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_SD_TRANSCEIVER != 0U)
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d176      	bne.n	80064ea <SD_PowerON+0x202>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d071      	beq.n	80064ea <SD_PowerON+0x202>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f44f 7200 	mov.w	r2, #512	; 0x200
 800640c:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f042 0208 	orr.w	r2, r2, #8
 800641c:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4618      	mov	r0, r3
 8006424:	f000 fe20 	bl	8007068 <SDMMC_CmdVoltageSwitch>
 8006428:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00c      	beq.n	800644a <SD_PowerON+0x162>
        {
          return errorstate;
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	e05b      	b.n	80064ec <SD_PowerON+0x204>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006434:	f7fa fb56 	bl	8000ae4 <HAL_GetTick>
 8006438:	4602      	mov	r2, r0
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	1ad3      	subs	r3, r2, r3
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006442:	d102      	bne.n	800644a <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 8006444:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006448:	e050      	b.n	80064ec <SD_PowerON+0x204>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006450:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006454:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006458:	d1ec      	bne.n	8006434 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006462:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800646a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800646e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006472:	d002      	beq.n	800647a <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8006474:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006478:	e038      	b.n	80064ec <SD_PowerON+0x204>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800647a:	2001      	movs	r0, #1
 800647c:	f7ff fb1a 	bl	8005ab4 <HAL_SD_DriveTransceiver_1_8V_Callback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0204 	orr.w	r2, r2, #4
 800648e:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8006490:	e00a      	b.n	80064a8 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006492:	f7fa fb27 	bl	8000ae4 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064a0:	d102      	bne.n	80064a8 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 80064a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80064a6:	e021      	b.n	80064ec <SD_PowerON+0x204>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064b6:	d1ec      	bne.n	8006492 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064c0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064d0:	d102      	bne.n	80064d8 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80064d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80064d6:	e009      	b.n	80064ec <SD_PowerON+0x204>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2213      	movs	r2, #19
 80064de:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064e8:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3720      	adds	r7, #32
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}
 80064f4:	c1100000 	.word	0xc1100000

080064f8 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b08c      	sub	sp, #48	; 0x30
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
 8006500:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006502:	f7fa faef 	bl	8000ae4 <HAL_GetTick>
 8006506:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2100      	movs	r1, #0
 8006512:	4618      	mov	r0, r3
 8006514:	f000 faed 	bl	8006af2 <SDMMC_GetResponse>
 8006518:	4603      	mov	r3, r0
 800651a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800651e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006522:	d102      	bne.n	800652a <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006524:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006528:	e0b0      	b.n	800668c <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2140      	movs	r1, #64	; 0x40
 8006530:	4618      	mov	r0, r3
 8006532:	f000 fb1d 	bl	8006b70 <SDMMC_CmdBlockLength>
 8006536:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d005      	beq.n	800654a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8006546:	6a3b      	ldr	r3, [r7, #32]
 8006548:	e0a0      	b.n	800668c <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006552:	041b      	lsls	r3, r3, #16
 8006554:	4619      	mov	r1, r3
 8006556:	4610      	mov	r0, r2
 8006558:	f000 fc58 	bl	8006e0c <SDMMC_CmdAppCommand>
 800655c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800655e:	6a3b      	ldr	r3, [r7, #32]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d005      	beq.n	8006570 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800656c:	6a3b      	ldr	r3, [r7, #32]
 800656e:	e08d      	b.n	800668c <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006570:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006574:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8006576:	2340      	movs	r3, #64	; 0x40
 8006578:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800657a:	2360      	movs	r3, #96	; 0x60
 800657c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800657e:	2302      	movs	r3, #2
 8006580:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006582:	2300      	movs	r3, #0
 8006584:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006586:	2301      	movs	r3, #1
 8006588:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f107 0208 	add.w	r2, r7, #8
 8006592:	4611      	mov	r1, r2
 8006594:	4618      	mov	r0, r3
 8006596:	f000 fabf 	bl	8006b18 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 fd40 	bl	8007024 <SDMMC_CmdStatusRegister>
 80065a4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80065a6:	6a3b      	ldr	r3, [r7, #32]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d02b      	beq.n	8006604 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 80065b4:	6a3b      	ldr	r3, [r7, #32]
 80065b6:	e069      	b.n	800668c <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d013      	beq.n	80065ee <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 80065c6:	2300      	movs	r3, #0
 80065c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065ca:	e00d      	b.n	80065e8 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4618      	mov	r0, r3
 80065d2:	f000 fa19 	bl	8006a08 <SDMMC_ReadFIFO>
 80065d6:	4602      	mov	r2, r0
 80065d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065da:	601a      	str	r2, [r3, #0]
        pData++;
 80065dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065de:	3304      	adds	r3, #4
 80065e0:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 80065e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065e4:	3301      	adds	r3, #1
 80065e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ea:	2b07      	cmp	r3, #7
 80065ec:	d9ee      	bls.n	80065cc <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80065ee:	f7fa fa79 	bl	8000ae4 <HAL_GetTick>
 80065f2:	4602      	mov	r2, r0
 80065f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f6:	1ad3      	subs	r3, r2, r3
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065fc:	d102      	bne.n	8006604 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80065fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006602:	e043      	b.n	800668c <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800660a:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800660e:	2b00      	cmp	r3, #0
 8006610:	d0d2      	beq.n	80065b8 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006618:	f003 0308 	and.w	r3, r3, #8
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006620:	2308      	movs	r3, #8
 8006622:	e033      	b.n	800668c <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662a:	f003 0302 	and.w	r3, r3, #2
 800662e:	2b00      	cmp	r3, #0
 8006630:	d001      	beq.n	8006636 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006632:	2302      	movs	r3, #2
 8006634:	e02a      	b.n	800668c <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800663c:	f003 0320 	and.w	r3, r3, #32
 8006640:	2b00      	cmp	r3, #0
 8006642:	d017      	beq.n	8006674 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8006644:	2320      	movs	r3, #32
 8006646:	e021      	b.n	800668c <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4618      	mov	r0, r3
 800664e:	f000 f9db 	bl	8006a08 <SDMMC_ReadFIFO>
 8006652:	4602      	mov	r2, r0
 8006654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006656:	601a      	str	r2, [r3, #0]
    pData++;
 8006658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800665a:	3304      	adds	r3, #4
 800665c:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800665e:	f7fa fa41 	bl	8000ae4 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800666c:	d102      	bne.n	8006674 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800666e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006672:	e00b      	b.n	800668c <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1e2      	bne.n	8006648 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a03      	ldr	r2, [pc, #12]	; (8006694 <SD_SendSDStatus+0x19c>)
 8006688:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800668a:	2300      	movs	r3, #0
}
 800668c:	4618      	mov	r0, r3
 800668e:	3730      	adds	r7, #48	; 0x30
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	18000f3a 	.word	0x18000f3a

08006698 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d102      	bne.n	80066ae <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80066a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066ac:	e018      	b.n	80066e0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066b6:	041b      	lsls	r3, r3, #16
 80066b8:	4619      	mov	r1, r3
 80066ba:	4610      	mov	r0, r2
 80066bc:	f000 fc8f 	bl	8006fde <SDMMC_CmdSendStatus>
 80066c0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <SD_SendStatus+0x34>
  {
    return errorstate;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	e009      	b.n	80066e0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2100      	movs	r1, #0
 80066d2:	4618      	mov	r0, r3
 80066d4:	f000 fa0d 	bl	8006af2 <SDMMC_GetResponse>
 80066d8:	4602      	mov	r2, r0
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b086      	sub	sp, #24
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80066f0:	2300      	movs	r3, #0
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	2300      	movs	r3, #0
 80066f6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2100      	movs	r1, #0
 80066fe:	4618      	mov	r0, r3
 8006700:	f000 f9f7 	bl	8006af2 <SDMMC_GetResponse>
 8006704:	4603      	mov	r3, r0
 8006706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800670a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800670e:	d102      	bne.n	8006716 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006710:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006714:	e02f      	b.n	8006776 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006716:	f107 030c 	add.w	r3, r7, #12
 800671a:	4619      	mov	r1, r3
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f000 f879 	bl	8006814 <SD_FindSCR>
 8006722:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	e023      	b.n	8006776 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d01c      	beq.n	8006772 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006740:	041b      	lsls	r3, r3, #16
 8006742:	4619      	mov	r1, r3
 8006744:	4610      	mov	r0, r2
 8006746:	f000 fb61 	bl	8006e0c <SDMMC_CmdAppCommand>
 800674a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	e00f      	b.n	8006776 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2102      	movs	r1, #2
 800675c:	4618      	mov	r0, r3
 800675e:	f000 fb98 	bl	8006e92 <SDMMC_CmdBusWidth>
 8006762:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d001      	beq.n	800676e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	e003      	b.n	8006776 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800676e:	2300      	movs	r3, #0
 8006770:	e001      	b.n	8006776 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006772:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006776:	4618      	mov	r0, r3
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}

0800677e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800677e:	b580      	push	{r7, lr}
 8006780:	b086      	sub	sp, #24
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8006786:	2300      	movs	r3, #0
 8006788:	60fb      	str	r3, [r7, #12]
 800678a:	2300      	movs	r3, #0
 800678c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2100      	movs	r1, #0
 8006794:	4618      	mov	r0, r3
 8006796:	f000 f9ac 	bl	8006af2 <SDMMC_GetResponse>
 800679a:	4603      	mov	r3, r0
 800679c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80067a4:	d102      	bne.n	80067ac <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80067a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80067aa:	e02f      	b.n	800680c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80067ac:	f107 030c 	add.w	r3, r7, #12
 80067b0:	4619      	mov	r1, r3
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 f82e 	bl	8006814 <SD_FindSCR>
 80067b8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d001      	beq.n	80067c4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	e023      	b.n	800680c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d01c      	beq.n	8006808 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067d6:	041b      	lsls	r3, r3, #16
 80067d8:	4619      	mov	r1, r3
 80067da:	4610      	mov	r0, r2
 80067dc:	f000 fb16 	bl	8006e0c <SDMMC_CmdAppCommand>
 80067e0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d001      	beq.n	80067ec <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	e00f      	b.n	800680c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2100      	movs	r1, #0
 80067f2:	4618      	mov	r0, r3
 80067f4:	f000 fb4d 	bl	8006e92 <SDMMC_CmdBusWidth>
 80067f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d001      	beq.n	8006804 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	e003      	b.n	800680c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006804:	2300      	movs	r3, #0
 8006806:	e001      	b.n	800680c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006808:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800680c:	4618      	mov	r0, r3
 800680e:	3718      	adds	r7, #24
 8006810:	46bd      	mov	sp, r7
 8006812:	bd80      	pop	{r7, pc}

08006814 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b08e      	sub	sp, #56	; 0x38
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800681e:	f7fa f961 	bl	8000ae4 <HAL_GetTick>
 8006822:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006824:	2300      	movs	r3, #0
 8006826:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8006828:	2300      	movs	r3, #0
 800682a:	60bb      	str	r3, [r7, #8]
 800682c:	2300      	movs	r3, #0
 800682e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2108      	movs	r1, #8
 800683a:	4618      	mov	r0, r3
 800683c:	f000 f998 	bl	8006b70 <SDMMC_CmdBlockLength>
 8006840:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006844:	2b00      	cmp	r3, #0
 8006846:	d001      	beq.n	800684c <SD_FindSCR+0x38>
  {
    return errorstate;
 8006848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800684a:	e0ad      	b.n	80069a8 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006854:	041b      	lsls	r3, r3, #16
 8006856:	4619      	mov	r1, r3
 8006858:	4610      	mov	r0, r2
 800685a:	f000 fad7 	bl	8006e0c <SDMMC_CmdAppCommand>
 800685e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <SD_FindSCR+0x56>
  {
    return errorstate;
 8006866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006868:	e09e      	b.n	80069a8 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800686a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800686e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006870:	2308      	movs	r3, #8
 8006872:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006874:	2330      	movs	r3, #48	; 0x30
 8006876:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006878:	2302      	movs	r3, #2
 800687a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800687c:	2300      	movs	r3, #0
 800687e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006880:	2301      	movs	r3, #1
 8006882:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f107 0210 	add.w	r2, r7, #16
 800688c:	4611      	mov	r1, r2
 800688e:	4618      	mov	r0, r3
 8006890:	f000 f942 	bl	8006b18 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4618      	mov	r0, r3
 800689a:	f000 fb1d 	bl	8006ed8 <SDMMC_CmdSendSCR>
 800689e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80068a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d027      	beq.n	80068f6 <SD_FindSCR+0xe2>
  {
    return errorstate;
 80068a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068a8:	e07e      	b.n	80069a8 <SD_FindSCR+0x194>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d113      	bne.n	80068e0 <SD_FindSCR+0xcc>
 80068b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d110      	bne.n	80068e0 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 f8a0 	bl	8006a08 <SDMMC_ReadFIFO>
 80068c8:	4603      	mov	r3, r0
 80068ca:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f000 f899 	bl	8006a08 <SDMMC_ReadFIFO>
 80068d6:	4603      	mov	r3, r0
 80068d8:	60fb      	str	r3, [r7, #12]
      index++;
 80068da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068dc:	3301      	adds	r3, #1
 80068de:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80068e0:	f7fa f900 	bl	8000ae4 <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068ee:	d102      	bne.n	80068f6 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80068f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80068f4:	e058      	b.n	80069a8 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068fc:	f240 532a 	movw	r3, #1322	; 0x52a
 8006900:	4013      	ands	r3, r2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d0d1      	beq.n	80068aa <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800690c:	f003 0308 	and.w	r3, r3, #8
 8006910:	2b00      	cmp	r3, #0
 8006912:	d005      	beq.n	8006920 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2208      	movs	r2, #8
 800691a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800691c:	2308      	movs	r3, #8
 800691e:	e043      	b.n	80069a8 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006926:	f003 0302 	and.w	r3, r3, #2
 800692a:	2b00      	cmp	r3, #0
 800692c:	d005      	beq.n	800693a <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	2202      	movs	r2, #2
 8006934:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006936:	2302      	movs	r3, #2
 8006938:	e036      	b.n	80069a8 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006940:	f003 0320 	and.w	r3, r3, #32
 8006944:	2b00      	cmp	r3, #0
 8006946:	d005      	beq.n	8006954 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2220      	movs	r2, #32
 800694e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006950:	2320      	movs	r3, #32
 8006952:	e029      	b.n	80069a8 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a15      	ldr	r2, [pc, #84]	; (80069b0 <SD_FindSCR+0x19c>)
 800695a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	061a      	lsls	r2, r3, #24
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	021b      	lsls	r3, r3, #8
 8006964:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006968:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	0a1b      	lsrs	r3, r3, #8
 800696e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006972:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	0e1b      	lsrs	r3, r3, #24
 8006978:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800697a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800697c:	601a      	str	r2, [r3, #0]
    scr++;
 800697e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006980:	3304      	adds	r3, #4
 8006982:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	061a      	lsls	r2, r3, #24
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	021b      	lsls	r3, r3, #8
 800698c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006990:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	0a1b      	lsrs	r3, r3, #8
 8006996:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800699a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	0e1b      	lsrs	r3, r3, #24
 80069a0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80069a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069a4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80069a6:	2300      	movs	r3, #0
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3738      	adds	r7, #56	; 0x38
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	18000f3a 	.word	0x18000f3a

080069b4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80069b4:	b084      	sub	sp, #16
 80069b6:	b480      	push	{r7}
 80069b8:	b085      	sub	sp, #20
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	f107 001c 	add.w	r0, r7, #28
 80069c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80069ca:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 80069cc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80069ce:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80069d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 80069d2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80069d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 80069d6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80069d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 80069da:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	4b07      	ldr	r3, [pc, #28]	; (8006a04 <SDMMC_Init+0x50>)
 80069e8:	4013      	ands	r3, r2
 80069ea:	68fa      	ldr	r2, [r7, #12]
 80069ec:	431a      	orrs	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3714      	adds	r7, #20
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	b004      	add	sp, #16
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	ffc02c00 	.word	0xffc02c00

08006a08 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	370c      	adds	r7, #12
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a20:	4770      	bx	lr

08006a22 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
 8006a2a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f043 0203 	orr.w	r2, r3, #3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b083      	sub	sp, #12
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0303 	and.w	r3, r3, #3
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
	...

08006a84 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006aa2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006aa8:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006aae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	68da      	ldr	r2, [r3, #12]
 8006aba:	4b06      	ldr	r3, [pc, #24]	; (8006ad4 <SDMMC_SendCommand+0x50>)
 8006abc:	4013      	ands	r3, r2
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	fffee0c0 	.word	0xfffee0c0

08006ad8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	b2db      	uxtb	r3, r3
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b085      	sub	sp, #20
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]
 8006afa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	3314      	adds	r3, #20
 8006b00:	461a      	mov	r2, r3
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	4413      	add	r3, r2
 8006b06:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3714      	adds	r7, #20
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006b22:	2300      	movs	r3, #0
 8006b24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b3e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006b44:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006b4a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b56:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0

}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006b7e:	2310      	movs	r3, #16
 8006b80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b90:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b92:	f107 0308 	add.w	r3, r7, #8
 8006b96:	4619      	mov	r1, r3
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f7ff ff73 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ba2:	2110      	movs	r1, #16
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f000 faaf 	bl	8007108 <SDMMC_GetCmdResp1>
 8006baa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bac:	69fb      	ldr	r3, [r7, #28]
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3720      	adds	r7, #32
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b088      	sub	sp, #32
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
 8006bbe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006bc4:	2311      	movs	r3, #17
 8006bc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006bc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006bcc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006bd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bd6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006bd8:	f107 0308 	add.w	r3, r7, #8
 8006bdc:	4619      	mov	r1, r3
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f7ff ff50 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006be8:	2111      	movs	r1, #17
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 fa8c 	bl	8007108 <SDMMC_GetCmdResp1>
 8006bf0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006bf2:	69fb      	ldr	r3, [r7, #28]
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3720      	adds	r7, #32
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006c0a:	2312      	movs	r3, #18
 8006c0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c1c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c1e:	f107 0308 	add.w	r3, r7, #8
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff ff2d 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c2e:	2112      	movs	r1, #18
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 fa69 	bl	8007108 <SDMMC_GetCmdResp1>
 8006c36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c38:	69fb      	ldr	r3, [r7, #28]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3720      	adds	r7, #32
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b088      	sub	sp, #32
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
 8006c4a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006c50:	2318      	movs	r3, #24
 8006c52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c5e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c62:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c64:	f107 0308 	add.w	r3, r7, #8
 8006c68:	4619      	mov	r1, r3
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7ff ff0a 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c74:	2118      	movs	r1, #24
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 fa46 	bl	8007108 <SDMMC_GetCmdResp1>
 8006c7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c7e:	69fb      	ldr	r3, [r7, #28]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b088      	sub	sp, #32
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006c96:	2319      	movs	r3, #25
 8006c98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ca8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006caa:	f107 0308 	add.w	r3, r7, #8
 8006cae:	4619      	mov	r1, r3
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f7ff fee7 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cba:	2119      	movs	r1, #25
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 fa23 	bl	8007108 <SDMMC_GetCmdResp1>
 8006cc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cc4:	69fb      	ldr	r3, [r7, #28]
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3720      	adds	r7, #32
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
	...

08006cd0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b088      	sub	sp, #32
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006cdc:	230c      	movs	r3, #12
 8006cde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ce0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ce4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cee:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d08:	f107 0308 	add.w	r3, r7, #8
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f7ff feb8 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8006d14:	4a0b      	ldr	r2, [pc, #44]	; (8006d44 <SDMMC_CmdStopTransfer+0x74>)
 8006d16:	210c      	movs	r1, #12
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f000 f9f5 	bl	8007108 <SDMMC_GetCmdResp1>
 8006d1e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8006d2c:	69fb      	ldr	r3, [r7, #28]
 8006d2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d32:	d101      	bne.n	8006d38 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8006d34:	2300      	movs	r3, #0
 8006d36:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8006d38:	69fb      	ldr	r3, [r7, #28]
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3720      	adds	r7, #32
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	05f5e100 	.word	0x05f5e100

08006d48 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b08a      	sub	sp, #40	; 0x28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006d58:	2307      	movs	r3, #7
 8006d5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d60:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d62:	2300      	movs	r3, #0
 8006d64:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d6a:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d6c:	f107 0310 	add.w	r3, r7, #16
 8006d70:	4619      	mov	r1, r3
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f7ff fe86 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d7c:	2107      	movs	r1, #7
 8006d7e:	68f8      	ldr	r0, [r7, #12]
 8006d80:	f000 f9c2 	bl	8007108 <SDMMC_GetCmdResp1>
 8006d84:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3728      	adds	r7, #40	; 0x28
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b088      	sub	sp, #32
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006da0:	2300      	movs	r3, #0
 8006da2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006da4:	2300      	movs	r3, #0
 8006da6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006da8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dac:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006dae:	f107 0308 	add.w	r3, r7, #8
 8006db2:	4619      	mov	r1, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f7ff fe65 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 f976 	bl	80070ac <SDMMC_GetCmdError>
 8006dc0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006dc2:	69fb      	ldr	r3, [r7, #28]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3720      	adds	r7, #32
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b088      	sub	sp, #32
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006dd4:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006dd8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006dda:	2308      	movs	r3, #8
 8006ddc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006dde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006de2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006de4:	2300      	movs	r3, #0
 8006de6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006de8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006dee:	f107 0308 	add.w	r3, r7, #8
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff fe45 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 fb78 	bl	80074f0 <SDMMC_GetCmdResp7>
 8006e00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e02:	69fb      	ldr	r3, [r7, #28]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3720      	adds	r7, #32
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b088      	sub	sp, #32
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006e1a:	2337      	movs	r3, #55	; 0x37
 8006e1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e1e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e22:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e24:	2300      	movs	r3, #0
 8006e26:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e2c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e2e:	f107 0308 	add.w	r3, r7, #8
 8006e32:	4619      	mov	r1, r3
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f7ff fe25 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006e3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e3e:	2137      	movs	r1, #55	; 0x37
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 f961 	bl	8007108 <SDMMC_GetCmdResp1>
 8006e46:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e48:	69fb      	ldr	r3, [r7, #28]
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3720      	adds	r7, #32
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}

08006e52 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006e52:	b580      	push	{r7, lr}
 8006e54:	b088      	sub	sp, #32
 8006e56:	af00      	add	r7, sp, #0
 8006e58:	6078      	str	r0, [r7, #4]
 8006e5a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006e60:	2329      	movs	r3, #41	; 0x29
 8006e62:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e64:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e72:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e74:	f107 0308 	add.w	r3, r7, #8
 8006e78:	4619      	mov	r1, r3
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7ff fe02 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f000 fa7d 	bl	8007380 <SDMMC_GetCmdResp3>
 8006e86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e88:	69fb      	ldr	r3, [r7, #28]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3720      	adds	r7, #32
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b088      	sub	sp, #32
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
 8006e9a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006ea0:	2306      	movs	r3, #6
 8006ea2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ea4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ea8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006eae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006eb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006eb4:	f107 0308 	add.w	r3, r7, #8
 8006eb8:	4619      	mov	r1, r3
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff fde2 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ec4:	2106      	movs	r1, #6
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f91e 	bl	8007108 <SDMMC_GetCmdResp1>
 8006ecc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ece:	69fb      	ldr	r3, [r7, #28]
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3720      	adds	r7, #32
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b088      	sub	sp, #32
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006ee4:	2333      	movs	r3, #51	; 0x33
 8006ee6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ee8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006eec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ef2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ef6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ef8:	f107 0308 	add.w	r3, r7, #8
 8006efc:	4619      	mov	r1, r3
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7ff fdc0 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8006f04:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f08:	2133      	movs	r1, #51	; 0x33
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 f8fc 	bl	8007108 <SDMMC_GetCmdResp1>
 8006f10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f12:	69fb      	ldr	r3, [r7, #28]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3720      	adds	r7, #32
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b088      	sub	sp, #32
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006f24:	2300      	movs	r3, #0
 8006f26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006f28:	2302      	movs	r3, #2
 8006f2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006f2c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f32:	2300      	movs	r3, #0
 8006f34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f3a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f3c:	f107 0308 	add.w	r3, r7, #8
 8006f40:	4619      	mov	r1, r3
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7ff fd9e 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 f9cf 	bl	80072ec <SDMMC_GetCmdResp2>
 8006f4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f50:	69fb      	ldr	r3, [r7, #28]
}
 8006f52:	4618      	mov	r0, r3
 8006f54:	3720      	adds	r7, #32
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}

08006f5a <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006f5a:	b580      	push	{r7, lr}
 8006f5c:	b088      	sub	sp, #32
 8006f5e:	af00      	add	r7, sp, #0
 8006f60:	6078      	str	r0, [r7, #4]
 8006f62:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006f68:	2309      	movs	r3, #9
 8006f6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006f6c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f72:	2300      	movs	r3, #0
 8006f74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f7c:	f107 0308 	add.w	r3, r7, #8
 8006f80:	4619      	mov	r1, r3
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff fd7e 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f9af 	bl	80072ec <SDMMC_GetCmdResp2>
 8006f8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f90:	69fb      	ldr	r3, [r7, #28]
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3720      	adds	r7, #32
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8006f9a:	b580      	push	{r7, lr}
 8006f9c:	b088      	sub	sp, #32
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
 8006fa2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006fa8:	2303      	movs	r3, #3
 8006faa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006fac:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006fb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006fbc:	f107 0308 	add.w	r3, r7, #8
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7ff fd5e 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006fc8:	683a      	ldr	r2, [r7, #0]
 8006fca:	2103      	movs	r1, #3
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 fa17 	bl	8007400 <SDMMC_GetCmdResp6>
 8006fd2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fd4:	69fb      	ldr	r3, [r7, #28]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3720      	adds	r7, #32
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b088      	sub	sp, #32
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
 8006fe6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006fec:	230d      	movs	r3, #13
 8006fee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ff0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ff4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ffa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ffe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007000:	f107 0308 	add.w	r3, r7, #8
 8007004:	4619      	mov	r1, r3
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7ff fd3c 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800700c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007010:	210d      	movs	r1, #13
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f878 	bl	8007108 <SDMMC_GetCmdResp1>
 8007018:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800701a:	69fb      	ldr	r3, [r7, #28]
}
 800701c:	4618      	mov	r0, r3
 800701e:	3720      	adds	r7, #32
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b088      	sub	sp, #32
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8007030:	230d      	movs	r3, #13
 8007032:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007034:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007038:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800703a:	2300      	movs	r3, #0
 800703c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800703e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007042:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007044:	f107 0308 	add.w	r3, r7, #8
 8007048:	4619      	mov	r1, r3
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f7ff fd1a 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8007050:	f241 3288 	movw	r2, #5000	; 0x1388
 8007054:	210d      	movs	r1, #13
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f856 	bl	8007108 <SDMMC_GetCmdResp1>
 800705c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800705e:	69fb      	ldr	r3, [r7, #28]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3720      	adds	r7, #32
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b088      	sub	sp, #32
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8007070:	2300      	movs	r3, #0
 8007072:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8007074:	230b      	movs	r3, #11
 8007076:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007078:	f44f 7380 	mov.w	r3, #256	; 0x100
 800707c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800707e:	2300      	movs	r3, #0
 8007080:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007086:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007088:	f107 0308 	add.w	r3, r7, #8
 800708c:	4619      	mov	r1, r3
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f7ff fcf8 	bl	8006a84 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8007094:	f241 3288 	movw	r2, #5000	; 0x1388
 8007098:	210b      	movs	r1, #11
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f834 	bl	8007108 <SDMMC_GetCmdResp1>
 80070a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80070a2:	69fb      	ldr	r3, [r7, #28]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3720      	adds	r7, #32
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070b4:	4b11      	ldr	r3, [pc, #68]	; (80070fc <SDMMC_GetCmdError+0x50>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a11      	ldr	r2, [pc, #68]	; (8007100 <SDMMC_GetCmdError+0x54>)
 80070ba:	fba2 2303 	umull	r2, r3, r2, r3
 80070be:	0a5b      	lsrs	r3, r3, #9
 80070c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80070c4:	fb02 f303 	mul.w	r3, r2, r3
 80070c8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	1e5a      	subs	r2, r3, #1
 80070ce:	60fa      	str	r2, [r7, #12]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d102      	bne.n	80070da <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80070d8:	e009      	b.n	80070ee <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d0f1      	beq.n	80070ca <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a06      	ldr	r2, [pc, #24]	; (8007104 <SDMMC_GetCmdError+0x58>)
 80070ea:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	24000000 	.word	0x24000000
 8007100:	10624dd3 	.word	0x10624dd3
 8007104:	002000c5 	.word	0x002000c5

08007108 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b088      	sub	sp, #32
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	460b      	mov	r3, r1
 8007112:	607a      	str	r2, [r7, #4]
 8007114:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007116:	4b70      	ldr	r3, [pc, #448]	; (80072d8 <SDMMC_GetCmdResp1+0x1d0>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a70      	ldr	r2, [pc, #448]	; (80072dc <SDMMC_GetCmdResp1+0x1d4>)
 800711c:	fba2 2303 	umull	r2, r3, r2, r3
 8007120:	0a5a      	lsrs	r2, r3, #9
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	fb02 f303 	mul.w	r3, r2, r3
 8007128:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	1e5a      	subs	r2, r3, #1
 800712e:	61fa      	str	r2, [r7, #28]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d102      	bne.n	800713a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007134:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007138:	e0c9      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800713e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	4b67      	ldr	r3, [pc, #412]	; (80072e0 <SDMMC_GetCmdResp1+0x1d8>)
 8007144:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0ef      	beq.n	800712a <SDMMC_GetCmdResp1+0x22>
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1ea      	bne.n	800712a <SDMMC_GetCmdResp1+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007158:	f003 0304 	and.w	r3, r3, #4
 800715c:	2b00      	cmp	r3, #0
 800715e:	d004      	beq.n	800716a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2204      	movs	r2, #4
 8007164:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007166:	2304      	movs	r3, #4
 8007168:	e0b1      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	2b00      	cmp	r3, #0
 8007174:	d004      	beq.n	8007180 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2201      	movs	r2, #1
 800717a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800717c:	2301      	movs	r3, #1
 800717e:	e0a6      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	4a58      	ldr	r2, [pc, #352]	; (80072e4 <SDMMC_GetCmdResp1+0x1dc>)
 8007184:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007186:	68f8      	ldr	r0, [r7, #12]
 8007188:	f7ff fca6 	bl	8006ad8 <SDMMC_GetCommandResponse>
 800718c:	4603      	mov	r3, r0
 800718e:	461a      	mov	r2, r3
 8007190:	7afb      	ldrb	r3, [r7, #11]
 8007192:	4293      	cmp	r3, r2
 8007194:	d001      	beq.n	800719a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007196:	2301      	movs	r3, #1
 8007198:	e099      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800719a:	2100      	movs	r1, #0
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f7ff fca8 	bl	8006af2 <SDMMC_GetResponse>
 80071a2:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	4b50      	ldr	r3, [pc, #320]	; (80072e8 <SDMMC_GetCmdResp1+0x1e0>)
 80071a8:	4013      	ands	r3, r2
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80071ae:	2300      	movs	r3, #0
 80071b0:	e08d      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	da02      	bge.n	80071be <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80071b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071bc:	e087      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d001      	beq.n	80071cc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80071c8:	2340      	movs	r3, #64	; 0x40
 80071ca:	e080      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80071d6:	2380      	movs	r3, #128	; 0x80
 80071d8:	e079      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d002      	beq.n	80071ea <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80071e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071e8:	e071      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d002      	beq.n	80071fa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80071f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071f8:	e069      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007204:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007208:	e061      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d002      	beq.n	800721a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007214:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007218:	e059      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007224:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007228:	e051      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d002      	beq.n	800723a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007234:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007238:	e049      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007244:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007248:	e041      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007250:	2b00      	cmp	r3, #0
 8007252:	d002      	beq.n	800725a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007254:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007258:	e039      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007260:	2b00      	cmp	r3, #0
 8007262:	d002      	beq.n	800726a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007264:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007268:	e031      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007274:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007278:	e029      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d002      	beq.n	800728a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007284:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007288:	e021      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007294:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007298:	e019      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d002      	beq.n	80072aa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80072a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80072a8:	e011      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d002      	beq.n	80072ba <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80072b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072b8:	e009      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	f003 0308 	and.w	r3, r3, #8
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80072c4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80072c8:	e001      	b.n	80072ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80072ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3720      	adds	r7, #32
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	24000000 	.word	0x24000000
 80072dc:	10624dd3 	.word	0x10624dd3
 80072e0:	00200045 	.word	0x00200045
 80072e4:	002000c5 	.word	0x002000c5
 80072e8:	fdffe008 	.word	0xfdffe008

080072ec <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80072f4:	4b1f      	ldr	r3, [pc, #124]	; (8007374 <SDMMC_GetCmdResp2+0x88>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a1f      	ldr	r2, [pc, #124]	; (8007378 <SDMMC_GetCmdResp2+0x8c>)
 80072fa:	fba2 2303 	umull	r2, r3, r2, r3
 80072fe:	0a5b      	lsrs	r3, r3, #9
 8007300:	f241 3288 	movw	r2, #5000	; 0x1388
 8007304:	fb02 f303 	mul.w	r3, r2, r3
 8007308:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	1e5a      	subs	r2, r3, #1
 800730e:	60fa      	str	r2, [r7, #12]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d102      	bne.n	800731a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007314:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007318:	e026      	b.n	8007368 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800731e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007326:	2b00      	cmp	r3, #0
 8007328:	d0ef      	beq.n	800730a <SDMMC_GetCmdResp2+0x1e>
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1ea      	bne.n	800730a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007338:	f003 0304 	and.w	r3, r3, #4
 800733c:	2b00      	cmp	r3, #0
 800733e:	d004      	beq.n	800734a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2204      	movs	r2, #4
 8007344:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007346:	2304      	movs	r3, #4
 8007348:	e00e      	b.n	8007368 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	d004      	beq.n	8007360 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800735c:	2301      	movs	r3, #1
 800735e:	e003      	b.n	8007368 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a06      	ldr	r2, [pc, #24]	; (800737c <SDMMC_GetCmdResp2+0x90>)
 8007364:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007366:	2300      	movs	r3, #0
}
 8007368:	4618      	mov	r0, r3
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	24000000 	.word	0x24000000
 8007378:	10624dd3 	.word	0x10624dd3
 800737c:	002000c5 	.word	0x002000c5

08007380 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007388:	4b1a      	ldr	r3, [pc, #104]	; (80073f4 <SDMMC_GetCmdResp3+0x74>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a1a      	ldr	r2, [pc, #104]	; (80073f8 <SDMMC_GetCmdResp3+0x78>)
 800738e:	fba2 2303 	umull	r2, r3, r2, r3
 8007392:	0a5b      	lsrs	r3, r3, #9
 8007394:	f241 3288 	movw	r2, #5000	; 0x1388
 8007398:	fb02 f303 	mul.w	r3, r2, r3
 800739c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	1e5a      	subs	r2, r3, #1
 80073a2:	60fa      	str	r2, [r7, #12]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d102      	bne.n	80073ae <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80073a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80073ac:	e01b      	b.n	80073e6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073b2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d0ef      	beq.n	800739e <SDMMC_GetCmdResp3+0x1e>
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d1ea      	bne.n	800739e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073cc:	f003 0304 	and.w	r3, r3, #4
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d004      	beq.n	80073de <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2204      	movs	r2, #4
 80073d8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80073da:	2304      	movs	r3, #4
 80073dc:	e003      	b.n	80073e6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a06      	ldr	r2, [pc, #24]	; (80073fc <SDMMC_GetCmdResp3+0x7c>)
 80073e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3714      	adds	r7, #20
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	24000000 	.word	0x24000000
 80073f8:	10624dd3 	.word	0x10624dd3
 80073fc:	002000c5 	.word	0x002000c5

08007400 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b088      	sub	sp, #32
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	460b      	mov	r3, r1
 800740a:	607a      	str	r2, [r7, #4]
 800740c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800740e:	4b35      	ldr	r3, [pc, #212]	; (80074e4 <SDMMC_GetCmdResp6+0xe4>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a35      	ldr	r2, [pc, #212]	; (80074e8 <SDMMC_GetCmdResp6+0xe8>)
 8007414:	fba2 2303 	umull	r2, r3, r2, r3
 8007418:	0a5b      	lsrs	r3, r3, #9
 800741a:	f241 3288 	movw	r2, #5000	; 0x1388
 800741e:	fb02 f303 	mul.w	r3, r2, r3
 8007422:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8007424:	69fb      	ldr	r3, [r7, #28]
 8007426:	1e5a      	subs	r2, r3, #1
 8007428:	61fa      	str	r2, [r7, #28]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d102      	bne.n	8007434 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800742e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007432:	e052      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007438:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007440:	2b00      	cmp	r3, #0
 8007442:	d0ef      	beq.n	8007424 <SDMMC_GetCmdResp6+0x24>
 8007444:	69bb      	ldr	r3, [r7, #24]
 8007446:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1ea      	bne.n	8007424 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007452:	f003 0304 	and.w	r3, r3, #4
 8007456:	2b00      	cmp	r3, #0
 8007458:	d004      	beq.n	8007464 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2204      	movs	r2, #4
 800745e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007460:	2304      	movs	r3, #4
 8007462:	e03a      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d004      	beq.n	800747a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	2201      	movs	r2, #1
 8007474:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007476:	2301      	movs	r3, #1
 8007478:	e02f      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f7ff fb2c 	bl	8006ad8 <SDMMC_GetCommandResponse>
 8007480:	4603      	mov	r3, r0
 8007482:	461a      	mov	r2, r3
 8007484:	7afb      	ldrb	r3, [r7, #11]
 8007486:	4293      	cmp	r3, r2
 8007488:	d001      	beq.n	800748e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800748a:	2301      	movs	r3, #1
 800748c:	e025      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a16      	ldr	r2, [pc, #88]	; (80074ec <SDMMC_GetCmdResp6+0xec>)
 8007492:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007494:	2100      	movs	r1, #0
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f7ff fb2b 	bl	8006af2 <SDMMC_GetResponse>
 800749c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d106      	bne.n	80074b6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	0c1b      	lsrs	r3, r3, #16
 80074ac:	b29a      	uxth	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80074b2:	2300      	movs	r3, #0
 80074b4:	e011      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d002      	beq.n	80074c6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80074c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80074c4:	e009      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80074d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80074d4:	e001      	b.n	80074da <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80074d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3720      	adds	r7, #32
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	bf00      	nop
 80074e4:	24000000 	.word	0x24000000
 80074e8:	10624dd3 	.word	0x10624dd3
 80074ec:	002000c5 	.word	0x002000c5

080074f0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80074f8:	4b22      	ldr	r3, [pc, #136]	; (8007584 <SDMMC_GetCmdResp7+0x94>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a22      	ldr	r2, [pc, #136]	; (8007588 <SDMMC_GetCmdResp7+0x98>)
 80074fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007502:	0a5b      	lsrs	r3, r3, #9
 8007504:	f241 3288 	movw	r2, #5000	; 0x1388
 8007508:	fb02 f303 	mul.w	r3, r2, r3
 800750c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	1e5a      	subs	r2, r3, #1
 8007512:	60fa      	str	r2, [r7, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d102      	bne.n	800751e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007518:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800751c:	e02c      	b.n	8007578 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007522:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800752a:	2b00      	cmp	r3, #0
 800752c:	d0ef      	beq.n	800750e <SDMMC_GetCmdResp7+0x1e>
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1ea      	bne.n	800750e <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800753c:	f003 0304 	and.w	r3, r3, #4
 8007540:	2b00      	cmp	r3, #0
 8007542:	d004      	beq.n	800754e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2204      	movs	r2, #4
 8007548:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800754a:	2304      	movs	r3, #4
 800754c:	e014      	b.n	8007578 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007552:	f003 0301 	and.w	r3, r3, #1
 8007556:	2b00      	cmp	r3, #0
 8007558:	d004      	beq.n	8007564 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2201      	movs	r2, #1
 800755e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007560:	2301      	movs	r3, #1
 8007562:	e009      	b.n	8007578 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756c:	2b00      	cmp	r3, #0
 800756e:	d002      	beq.n	8007576 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2240      	movs	r2, #64	; 0x40
 8007574:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007576:	2300      	movs	r3, #0

}
 8007578:	4618      	mov	r0, r3
 800757a:	3714      	adds	r7, #20
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr
 8007584:	24000000 	.word	0x24000000
 8007588:	10624dd3 	.word	0x10624dd3

0800758c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800758c:	b084      	sub	sp, #16
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
 8007596:	f107 001c 	add.w	r0, r7, #28
 800759a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800759e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d120      	bne.n	80075e6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	68da      	ldr	r2, [r3, #12]
 80075b4:	4b25      	ldr	r3, [pc, #148]	; (800764c <USB_CoreInit+0xc0>)
 80075b6:	4013      	ands	r3, r2
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80075c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d105      	bne.n	80075da <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f001 fabe 	bl	8008b5c <USB_CoreReset>
 80075e0:	4603      	mov	r3, r0
 80075e2:	73fb      	strb	r3, [r7, #15]
 80075e4:	e01a      	b.n	800761c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f001 fab2 	bl	8008b5c <USB_CoreReset>
 80075f8:	4603      	mov	r3, r0
 80075fa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80075fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d106      	bne.n	8007610 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007606:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	639a      	str	r2, [r3, #56]	; 0x38
 800760e:	e005      	b.n	800761c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007614:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800761c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800761e:	2b01      	cmp	r3, #1
 8007620:	d10b      	bne.n	800763a <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f043 0206 	orr.w	r2, r3, #6
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f043 0220 	orr.w	r2, r3, #32
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800763a:	7bfb      	ldrb	r3, [r7, #15]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007646:	b004      	add	sp, #16
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	ffbdffbf 	.word	0xffbdffbf

08007650 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007650:	b480      	push	{r7}
 8007652:	b087      	sub	sp, #28
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	4613      	mov	r3, r2
 800765c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800765e:	79fb      	ldrb	r3, [r7, #7]
 8007660:	2b02      	cmp	r3, #2
 8007662:	d165      	bne.n	8007730 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	4a41      	ldr	r2, [pc, #260]	; (800776c <USB_SetTurnaroundTime+0x11c>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d906      	bls.n	800767a <USB_SetTurnaroundTime+0x2a>
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	4a40      	ldr	r2, [pc, #256]	; (8007770 <USB_SetTurnaroundTime+0x120>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d802      	bhi.n	800767a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007674:	230f      	movs	r3, #15
 8007676:	617b      	str	r3, [r7, #20]
 8007678:	e062      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	4a3c      	ldr	r2, [pc, #240]	; (8007770 <USB_SetTurnaroundTime+0x120>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d906      	bls.n	8007690 <USB_SetTurnaroundTime+0x40>
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	4a3b      	ldr	r2, [pc, #236]	; (8007774 <USB_SetTurnaroundTime+0x124>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d802      	bhi.n	8007690 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800768a:	230e      	movs	r3, #14
 800768c:	617b      	str	r3, [r7, #20]
 800768e:	e057      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	4a38      	ldr	r2, [pc, #224]	; (8007774 <USB_SetTurnaroundTime+0x124>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d906      	bls.n	80076a6 <USB_SetTurnaroundTime+0x56>
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	4a37      	ldr	r2, [pc, #220]	; (8007778 <USB_SetTurnaroundTime+0x128>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d802      	bhi.n	80076a6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80076a0:	230d      	movs	r3, #13
 80076a2:	617b      	str	r3, [r7, #20]
 80076a4:	e04c      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	4a33      	ldr	r2, [pc, #204]	; (8007778 <USB_SetTurnaroundTime+0x128>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d906      	bls.n	80076bc <USB_SetTurnaroundTime+0x6c>
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	4a32      	ldr	r2, [pc, #200]	; (800777c <USB_SetTurnaroundTime+0x12c>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d802      	bhi.n	80076bc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80076b6:	230c      	movs	r3, #12
 80076b8:	617b      	str	r3, [r7, #20]
 80076ba:	e041      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	4a2f      	ldr	r2, [pc, #188]	; (800777c <USB_SetTurnaroundTime+0x12c>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d906      	bls.n	80076d2 <USB_SetTurnaroundTime+0x82>
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	4a2e      	ldr	r2, [pc, #184]	; (8007780 <USB_SetTurnaroundTime+0x130>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d802      	bhi.n	80076d2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80076cc:	230b      	movs	r3, #11
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e036      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	4a2a      	ldr	r2, [pc, #168]	; (8007780 <USB_SetTurnaroundTime+0x130>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d906      	bls.n	80076e8 <USB_SetTurnaroundTime+0x98>
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	4a29      	ldr	r2, [pc, #164]	; (8007784 <USB_SetTurnaroundTime+0x134>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d802      	bhi.n	80076e8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80076e2:	230a      	movs	r3, #10
 80076e4:	617b      	str	r3, [r7, #20]
 80076e6:	e02b      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	4a26      	ldr	r2, [pc, #152]	; (8007784 <USB_SetTurnaroundTime+0x134>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d906      	bls.n	80076fe <USB_SetTurnaroundTime+0xae>
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	4a25      	ldr	r2, [pc, #148]	; (8007788 <USB_SetTurnaroundTime+0x138>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d802      	bhi.n	80076fe <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076f8:	2309      	movs	r3, #9
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	e020      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	4a21      	ldr	r2, [pc, #132]	; (8007788 <USB_SetTurnaroundTime+0x138>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d906      	bls.n	8007714 <USB_SetTurnaroundTime+0xc4>
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	4a20      	ldr	r2, [pc, #128]	; (800778c <USB_SetTurnaroundTime+0x13c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d802      	bhi.n	8007714 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800770e:	2308      	movs	r3, #8
 8007710:	617b      	str	r3, [r7, #20]
 8007712:	e015      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	4a1d      	ldr	r2, [pc, #116]	; (800778c <USB_SetTurnaroundTime+0x13c>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d906      	bls.n	800772a <USB_SetTurnaroundTime+0xda>
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	4a1c      	ldr	r2, [pc, #112]	; (8007790 <USB_SetTurnaroundTime+0x140>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d802      	bhi.n	800772a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007724:	2307      	movs	r3, #7
 8007726:	617b      	str	r3, [r7, #20]
 8007728:	e00a      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800772a:	2306      	movs	r3, #6
 800772c:	617b      	str	r3, [r7, #20]
 800772e:	e007      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007730:	79fb      	ldrb	r3, [r7, #7]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d102      	bne.n	800773c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007736:	2309      	movs	r3, #9
 8007738:	617b      	str	r3, [r7, #20]
 800773a:	e001      	b.n	8007740 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800773c:	2309      	movs	r3, #9
 800773e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	68db      	ldr	r3, [r3, #12]
 8007744:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	029b      	lsls	r3, r3, #10
 8007754:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007758:	431a      	orrs	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800775e:	2300      	movs	r3, #0
}
 8007760:	4618      	mov	r0, r3
 8007762:	371c      	adds	r7, #28
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr
 800776c:	00d8acbf 	.word	0x00d8acbf
 8007770:	00e4e1bf 	.word	0x00e4e1bf
 8007774:	00f423ff 	.word	0x00f423ff
 8007778:	0106737f 	.word	0x0106737f
 800777c:	011a499f 	.word	0x011a499f
 8007780:	01312cff 	.word	0x01312cff
 8007784:	014ca43f 	.word	0x014ca43f
 8007788:	016e35ff 	.word	0x016e35ff
 800778c:	01a6ab1f 	.word	0x01a6ab1f
 8007790:	01e847ff 	.word	0x01e847ff

08007794 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f043 0201 	orr.w	r2, r3, #1
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr

080077b6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b083      	sub	sp, #12
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	f023 0201 	bic.w	r2, r3, #1
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	460b      	mov	r3, r1
 80077e2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077f0:	78fb      	ldrb	r3, [r7, #3]
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d106      	bne.n	8007804 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	60da      	str	r2, [r3, #12]
 8007802:	e00b      	b.n	800781c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007804:	78fb      	ldrb	r3, [r7, #3]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d106      	bne.n	8007818 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	60da      	str	r2, [r3, #12]
 8007816:	e001      	b.n	800781c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e003      	b.n	8007824 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800781c:	2032      	movs	r0, #50	; 0x32
 800781e:	f7f9 f96d 	bl	8000afc <HAL_Delay>

  return HAL_OK;
 8007822:	2300      	movs	r3, #0
}
 8007824:	4618      	mov	r0, r3
 8007826:	3708      	adds	r7, #8
 8007828:	46bd      	mov	sp, r7
 800782a:	bd80      	pop	{r7, pc}

0800782c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800782c:	b084      	sub	sp, #16
 800782e:	b580      	push	{r7, lr}
 8007830:	b086      	sub	sp, #24
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
 8007836:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800783a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007846:	2300      	movs	r3, #0
 8007848:	613b      	str	r3, [r7, #16]
 800784a:	e009      	b.n	8007860 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800784c:	687a      	ldr	r2, [r7, #4]
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	3340      	adds	r3, #64	; 0x40
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	4413      	add	r3, r2
 8007856:	2200      	movs	r2, #0
 8007858:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	3301      	adds	r3, #1
 800785e:	613b      	str	r3, [r7, #16]
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	2b0e      	cmp	r3, #14
 8007864:	d9f2      	bls.n	800784c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007866:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007868:	2b00      	cmp	r3, #0
 800786a:	d11c      	bne.n	80078a6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800787a:	f043 0302 	orr.w	r3, r3, #2
 800787e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007884:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	e005      	b.n	80078b2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078aa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80078b8:	461a      	mov	r2, r3
 80078ba:	2300      	movs	r3, #0
 80078bc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078c4:	4619      	mov	r1, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078cc:	461a      	mov	r2, r3
 80078ce:	680b      	ldr	r3, [r1, #0]
 80078d0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d10c      	bne.n	80078f2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d104      	bne.n	80078e8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078de:	2100      	movs	r1, #0
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f949 	bl	8007b78 <USB_SetDevSpeed>
 80078e6:	e008      	b.n	80078fa <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078e8:	2101      	movs	r1, #1
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f944 	bl	8007b78 <USB_SetDevSpeed>
 80078f0:	e003      	b.n	80078fa <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078f2:	2103      	movs	r1, #3
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f93f 	bl	8007b78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078fa:	2110      	movs	r1, #16
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 f8f3 	bl	8007ae8 <USB_FlushTxFifo>
 8007902:	4603      	mov	r3, r0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d001      	beq.n	800790c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 f911 	bl	8007b34 <USB_FlushRxFifo>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d001      	beq.n	800791c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007922:	461a      	mov	r2, r3
 8007924:	2300      	movs	r3, #0
 8007926:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800792e:	461a      	mov	r2, r3
 8007930:	2300      	movs	r3, #0
 8007932:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800793a:	461a      	mov	r2, r3
 800793c:	2300      	movs	r3, #0
 800793e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007940:	2300      	movs	r3, #0
 8007942:	613b      	str	r3, [r7, #16]
 8007944:	e043      	b.n	80079ce <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	015a      	lsls	r2, r3, #5
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	4413      	add	r3, r2
 800794e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007958:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800795c:	d118      	bne.n	8007990 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d10a      	bne.n	800797a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	4413      	add	r3, r2
 800796c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007970:	461a      	mov	r2, r3
 8007972:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007976:	6013      	str	r3, [r2, #0]
 8007978:	e013      	b.n	80079a2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007986:	461a      	mov	r2, r3
 8007988:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800798c:	6013      	str	r3, [r2, #0]
 800798e:	e008      	b.n	80079a2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	015a      	lsls	r2, r3, #5
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	4413      	add	r3, r2
 8007998:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800799c:	461a      	mov	r2, r3
 800799e:	2300      	movs	r3, #0
 80079a0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	015a      	lsls	r2, r3, #5
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	4413      	add	r3, r2
 80079aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079ae:	461a      	mov	r2, r3
 80079b0:	2300      	movs	r3, #0
 80079b2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c0:	461a      	mov	r2, r3
 80079c2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80079c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	3301      	adds	r3, #1
 80079cc:	613b      	str	r3, [r7, #16]
 80079ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d3b7      	bcc.n	8007946 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079d6:	2300      	movs	r3, #0
 80079d8:	613b      	str	r3, [r7, #16]
 80079da:	e043      	b.n	8007a64 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	015a      	lsls	r2, r3, #5
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	4413      	add	r3, r2
 80079e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079f2:	d118      	bne.n	8007a26 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10a      	bne.n	8007a10 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	015a      	lsls	r2, r3, #5
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	4413      	add	r3, r2
 8007a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a06:	461a      	mov	r2, r3
 8007a08:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a0c:	6013      	str	r3, [r2, #0]
 8007a0e:	e013      	b.n	8007a38 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	015a      	lsls	r2, r3, #5
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4413      	add	r3, r2
 8007a18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a1c:	461a      	mov	r2, r3
 8007a1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a22:	6013      	str	r3, [r2, #0]
 8007a24:	e008      	b.n	8007a38 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a32:	461a      	mov	r2, r3
 8007a34:	2300      	movs	r3, #0
 8007a36:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a44:	461a      	mov	r2, r3
 8007a46:	2300      	movs	r3, #0
 8007a48:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	015a      	lsls	r2, r3, #5
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	4413      	add	r3, r2
 8007a52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a56:	461a      	mov	r2, r3
 8007a58:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a5c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	3301      	adds	r3, #1
 8007a62:	613b      	str	r3, [r7, #16]
 8007a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a66:	693a      	ldr	r2, [r7, #16]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d3b7      	bcc.n	80079dc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a7e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007a8c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d105      	bne.n	8007aa0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	f043 0210 	orr.w	r2, r3, #16
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	699a      	ldr	r2, [r3, #24]
 8007aa4:	4b0e      	ldr	r3, [pc, #56]	; (8007ae0 <USB_DevInit+0x2b4>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d005      	beq.n	8007abe <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	699b      	ldr	r3, [r3, #24]
 8007ab6:	f043 0208 	orr.w	r2, r3, #8
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007abe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d105      	bne.n	8007ad0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	699a      	ldr	r2, [r3, #24]
 8007ac8:	4b06      	ldr	r3, [pc, #24]	; (8007ae4 <USB_DevInit+0x2b8>)
 8007aca:	4313      	orrs	r3, r2
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3718      	adds	r7, #24
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007adc:	b004      	add	sp, #16
 8007ade:	4770      	bx	lr
 8007ae0:	803c3800 	.word	0x803c3800
 8007ae4:	40000004 	.word	0x40000004

08007ae8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007af2:	2300      	movs	r3, #0
 8007af4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	019b      	lsls	r3, r3, #6
 8007afa:	f043 0220 	orr.w	r2, r3, #32
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	3301      	adds	r3, #1
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4a09      	ldr	r2, [pc, #36]	; (8007b30 <USB_FlushTxFifo+0x48>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d901      	bls.n	8007b14 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	e006      	b.n	8007b22 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	691b      	ldr	r3, [r3, #16]
 8007b18:	f003 0320 	and.w	r3, r3, #32
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	d0f0      	beq.n	8007b02 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3714      	adds	r7, #20
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	00030d40 	.word	0x00030d40

08007b34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b34:	b480      	push	{r7}
 8007b36:	b085      	sub	sp, #20
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2210      	movs	r2, #16
 8007b44:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	60fb      	str	r3, [r7, #12]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	4a09      	ldr	r2, [pc, #36]	; (8007b74 <USB_FlushRxFifo+0x40>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d901      	bls.n	8007b58 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007b54:	2303      	movs	r3, #3
 8007b56:	e006      	b.n	8007b66 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	691b      	ldr	r3, [r3, #16]
 8007b5c:	f003 0310 	and.w	r3, r3, #16
 8007b60:	2b10      	cmp	r3, #16
 8007b62:	d0f0      	beq.n	8007b46 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3714      	adds	r7, #20
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop
 8007b74:	00030d40 	.word	0x00030d40

08007b78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b085      	sub	sp, #20
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	460b      	mov	r3, r1
 8007b82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	78fb      	ldrb	r3, [r7, #3]
 8007b92:	68f9      	ldr	r1, [r7, #12]
 8007b94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3714      	adds	r7, #20
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr

08007baa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007baa:	b480      	push	{r7}
 8007bac:	b087      	sub	sp, #28
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f003 0306 	and.w	r3, r3, #6
 8007bc2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d102      	bne.n	8007bd0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	75fb      	strb	r3, [r7, #23]
 8007bce:	e00a      	b.n	8007be6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	d002      	beq.n	8007bdc <USB_GetDevSpeed+0x32>
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2b06      	cmp	r3, #6
 8007bda:	d102      	bne.n	8007be2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007bdc:	2302      	movs	r3, #2
 8007bde:	75fb      	strb	r3, [r7, #23]
 8007be0:	e001      	b.n	8007be6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007be2:	230f      	movs	r3, #15
 8007be4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	371c      	adds	r7, #28
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	785b      	ldrb	r3, [r3, #1]
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d139      	bne.n	8007c84 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c16:	69da      	ldr	r2, [r3, #28]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	f003 030f 	and.w	r3, r3, #15
 8007c20:	2101      	movs	r1, #1
 8007c22:	fa01 f303 	lsl.w	r3, r1, r3
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	68f9      	ldr	r1, [r7, #12]
 8007c2a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	015a      	lsls	r2, r3, #5
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	4413      	add	r3, r2
 8007c3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d153      	bne.n	8007cf0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	015a      	lsls	r2, r3, #5
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	4413      	add	r3, r2
 8007c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	78db      	ldrb	r3, [r3, #3]
 8007c62:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c64:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	059b      	lsls	r3, r3, #22
 8007c6a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c6c:	431a      	orrs	r2, r3
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	0159      	lsls	r1, r3, #5
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	440b      	add	r3, r1
 8007c76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	4b20      	ldr	r3, [pc, #128]	; (8007d00 <USB_ActivateEndpoint+0x10c>)
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	600b      	str	r3, [r1, #0]
 8007c82:	e035      	b.n	8007cf0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c8a:	69da      	ldr	r2, [r3, #28]
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	f003 030f 	and.w	r3, r3, #15
 8007c94:	2101      	movs	r1, #1
 8007c96:	fa01 f303 	lsl.w	r3, r1, r3
 8007c9a:	041b      	lsls	r3, r3, #16
 8007c9c:	68f9      	ldr	r1, [r7, #12]
 8007c9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d119      	bne.n	8007cf0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	78db      	ldrb	r3, [r3, #3]
 8007cd6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cd8:	430b      	orrs	r3, r1
 8007cda:	431a      	orrs	r2, r3
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	0159      	lsls	r1, r3, #5
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	440b      	add	r3, r1
 8007ce4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ce8:	4619      	mov	r1, r3
 8007cea:	4b05      	ldr	r3, [pc, #20]	; (8007d00 <USB_ActivateEndpoint+0x10c>)
 8007cec:	4313      	orrs	r3, r2
 8007cee:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007cf0:	2300      	movs	r3, #0
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3714      	adds	r7, #20
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr
 8007cfe:	bf00      	nop
 8007d00:	10008000 	.word	0x10008000

08007d04 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	781b      	ldrb	r3, [r3, #0]
 8007d16:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	785b      	ldrb	r3, [r3, #1]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d161      	bne.n	8007de4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	015a      	lsls	r2, r3, #5
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4413      	add	r3, r2
 8007d28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d36:	d11f      	bne.n	8007d78 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	015a      	lsls	r2, r3, #5
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	4413      	add	r3, r2
 8007d40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68ba      	ldr	r2, [r7, #8]
 8007d48:	0151      	lsls	r1, r2, #5
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	440a      	add	r2, r1
 8007d4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d52:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007d56:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	015a      	lsls	r2, r3, #5
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4413      	add	r3, r2
 8007d60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68ba      	ldr	r2, [r7, #8]
 8007d68:	0151      	lsls	r1, r2, #5
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	440a      	add	r2, r1
 8007d6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d72:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d76:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	f003 030f 	and.w	r3, r3, #15
 8007d88:	2101      	movs	r1, #1
 8007d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	43db      	mvns	r3, r3
 8007d92:	68f9      	ldr	r1, [r7, #12]
 8007d94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d98:	4013      	ands	r3, r2
 8007d9a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007da2:	69da      	ldr	r2, [r3, #28]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	f003 030f 	and.w	r3, r3, #15
 8007dac:	2101      	movs	r1, #1
 8007dae:	fa01 f303 	lsl.w	r3, r1, r3
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	43db      	mvns	r3, r3
 8007db6:	68f9      	ldr	r1, [r7, #12]
 8007db8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	015a      	lsls	r2, r3, #5
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	4413      	add	r3, r2
 8007dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	0159      	lsls	r1, r3, #5
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	440b      	add	r3, r1
 8007dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dda:	4619      	mov	r1, r3
 8007ddc:	4b35      	ldr	r3, [pc, #212]	; (8007eb4 <USB_DeactivateEndpoint+0x1b0>)
 8007dde:	4013      	ands	r3, r2
 8007de0:	600b      	str	r3, [r1, #0]
 8007de2:	e060      	b.n	8007ea6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	015a      	lsls	r2, r3, #5
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	4413      	add	r3, r2
 8007dec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007df6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007dfa:	d11f      	bne.n	8007e3c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	68ba      	ldr	r2, [r7, #8]
 8007e0c:	0151      	lsls	r1, r2, #5
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	440a      	add	r2, r1
 8007e12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e16:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e1a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	015a      	lsls	r2, r3, #5
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	4413      	add	r3, r2
 8007e24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	68ba      	ldr	r2, [r7, #8]
 8007e2c:	0151      	lsls	r1, r2, #5
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	440a      	add	r2, r1
 8007e32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e36:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e3a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	f003 030f 	and.w	r3, r3, #15
 8007e4c:	2101      	movs	r1, #1
 8007e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e52:	041b      	lsls	r3, r3, #16
 8007e54:	43db      	mvns	r3, r3
 8007e56:	68f9      	ldr	r1, [r7, #12]
 8007e58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e66:	69da      	ldr	r2, [r3, #28]
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	f003 030f 	and.w	r3, r3, #15
 8007e70:	2101      	movs	r1, #1
 8007e72:	fa01 f303 	lsl.w	r3, r1, r3
 8007e76:	041b      	lsls	r3, r3, #16
 8007e78:	43db      	mvns	r3, r3
 8007e7a:	68f9      	ldr	r1, [r7, #12]
 8007e7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e80:	4013      	ands	r3, r2
 8007e82:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	015a      	lsls	r2, r3, #5
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	4413      	add	r3, r2
 8007e8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e90:	681a      	ldr	r2, [r3, #0]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	0159      	lsls	r1, r3, #5
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	440b      	add	r3, r1
 8007e9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	4b05      	ldr	r3, [pc, #20]	; (8007eb8 <USB_DeactivateEndpoint+0x1b4>)
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3714      	adds	r7, #20
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr
 8007eb4:	ec337800 	.word	0xec337800
 8007eb8:	eff37800 	.word	0xeff37800

08007ebc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b08a      	sub	sp, #40	; 0x28
 8007ec0:	af02      	add	r7, sp, #8
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	785b      	ldrb	r3, [r3, #1]
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	f040 8163 	bne.w	80081a4 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d132      	bne.n	8007f4c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	015a      	lsls	r2, r3, #5
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	4413      	add	r3, r2
 8007eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ef2:	691a      	ldr	r2, [r3, #16]
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	0159      	lsls	r1, r3, #5
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	440b      	add	r3, r1
 8007efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f00:	4619      	mov	r1, r3
 8007f02:	4ba5      	ldr	r3, [pc, #660]	; (8008198 <USB_EPStartXfer+0x2dc>)
 8007f04:	4013      	ands	r3, r2
 8007f06:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f08:	69bb      	ldr	r3, [r7, #24]
 8007f0a:	015a      	lsls	r2, r3, #5
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	4413      	add	r3, r2
 8007f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	69ba      	ldr	r2, [r7, #24]
 8007f18:	0151      	lsls	r1, r2, #5
 8007f1a:	69fa      	ldr	r2, [r7, #28]
 8007f1c:	440a      	add	r2, r1
 8007f1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f22:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	015a      	lsls	r2, r3, #5
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	4413      	add	r3, r2
 8007f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f34:	691a      	ldr	r2, [r3, #16]
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	0159      	lsls	r1, r3, #5
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	440b      	add	r3, r1
 8007f3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f42:	4619      	mov	r1, r3
 8007f44:	4b95      	ldr	r3, [pc, #596]	; (800819c <USB_EPStartXfer+0x2e0>)
 8007f46:	4013      	ands	r3, r2
 8007f48:	610b      	str	r3, [r1, #16]
 8007f4a:	e074      	b.n	8008036 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f4c:	69bb      	ldr	r3, [r7, #24]
 8007f4e:	015a      	lsls	r2, r3, #5
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	4413      	add	r3, r2
 8007f54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f58:	691a      	ldr	r2, [r3, #16]
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	0159      	lsls	r1, r3, #5
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	440b      	add	r3, r1
 8007f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f66:	4619      	mov	r1, r3
 8007f68:	4b8c      	ldr	r3, [pc, #560]	; (800819c <USB_EPStartXfer+0x2e0>)
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	015a      	lsls	r2, r3, #5
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	4413      	add	r3, r2
 8007f76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f7a:	691a      	ldr	r2, [r3, #16]
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	0159      	lsls	r1, r3, #5
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	440b      	add	r3, r1
 8007f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f88:	4619      	mov	r1, r3
 8007f8a:	4b83      	ldr	r3, [pc, #524]	; (8008198 <USB_EPStartXfer+0x2dc>)
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	69fb      	ldr	r3, [r7, #28]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f9c:	691a      	ldr	r2, [r3, #16]
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	6959      	ldr	r1, [r3, #20]
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	440b      	add	r3, r1
 8007fa8:	1e59      	subs	r1, r3, #1
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	fbb1 f3f3 	udiv	r3, r1, r3
 8007fb2:	04d9      	lsls	r1, r3, #19
 8007fb4:	4b7a      	ldr	r3, [pc, #488]	; (80081a0 <USB_EPStartXfer+0x2e4>)
 8007fb6:	400b      	ands	r3, r1
 8007fb8:	69b9      	ldr	r1, [r7, #24]
 8007fba:	0148      	lsls	r0, r1, #5
 8007fbc:	69f9      	ldr	r1, [r7, #28]
 8007fbe:	4401      	add	r1, r0
 8007fc0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	015a      	lsls	r2, r3, #5
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	4413      	add	r3, r2
 8007fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fd4:	691a      	ldr	r2, [r3, #16]
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fde:	69b9      	ldr	r1, [r7, #24]
 8007fe0:	0148      	lsls	r0, r1, #5
 8007fe2:	69f9      	ldr	r1, [r7, #28]
 8007fe4:	4401      	add	r1, r0
 8007fe6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fea:	4313      	orrs	r3, r2
 8007fec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	78db      	ldrb	r3, [r3, #3]
 8007ff2:	2b01      	cmp	r3, #1
 8007ff4:	d11f      	bne.n	8008036 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	69fb      	ldr	r3, [r7, #28]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	69ba      	ldr	r2, [r7, #24]
 8008006:	0151      	lsls	r1, r2, #5
 8008008:	69fa      	ldr	r2, [r7, #28]
 800800a:	440a      	add	r2, r1
 800800c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008010:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008014:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	4413      	add	r3, r2
 800801e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	69ba      	ldr	r2, [r7, #24]
 8008026:	0151      	lsls	r1, r2, #5
 8008028:	69fa      	ldr	r2, [r7, #28]
 800802a:	440a      	add	r2, r1
 800802c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008030:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008034:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008036:	79fb      	ldrb	r3, [r7, #7]
 8008038:	2b01      	cmp	r3, #1
 800803a:	d14b      	bne.n	80080d4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d009      	beq.n	8008058 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	4413      	add	r3, r2
 800804c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008050:	461a      	mov	r2, r3
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	78db      	ldrb	r3, [r3, #3]
 800805c:	2b01      	cmp	r3, #1
 800805e:	d128      	bne.n	80080b2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008060:	69fb      	ldr	r3, [r7, #28]
 8008062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800806c:	2b00      	cmp	r3, #0
 800806e:	d110      	bne.n	8008092 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008070:	69bb      	ldr	r3, [r7, #24]
 8008072:	015a      	lsls	r2, r3, #5
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	4413      	add	r3, r2
 8008078:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	69ba      	ldr	r2, [r7, #24]
 8008080:	0151      	lsls	r1, r2, #5
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	440a      	add	r2, r1
 8008086:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800808a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800808e:	6013      	str	r3, [r2, #0]
 8008090:	e00f      	b.n	80080b2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	015a      	lsls	r2, r3, #5
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	4413      	add	r3, r2
 800809a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	69ba      	ldr	r2, [r7, #24]
 80080a2:	0151      	lsls	r1, r2, #5
 80080a4:	69fa      	ldr	r2, [r7, #28]
 80080a6:	440a      	add	r2, r1
 80080a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080b0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	015a      	lsls	r2, r3, #5
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	4413      	add	r3, r2
 80080ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	69ba      	ldr	r2, [r7, #24]
 80080c2:	0151      	lsls	r1, r2, #5
 80080c4:	69fa      	ldr	r2, [r7, #28]
 80080c6:	440a      	add	r2, r1
 80080c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080cc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080d0:	6013      	str	r3, [r2, #0]
 80080d2:	e133      	b.n	800833c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	0151      	lsls	r1, r2, #5
 80080e6:	69fa      	ldr	r2, [r7, #28]
 80080e8:	440a      	add	r2, r1
 80080ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080f2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	78db      	ldrb	r3, [r3, #3]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d015      	beq.n	8008128 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	695b      	ldr	r3, [r3, #20]
 8008100:	2b00      	cmp	r3, #0
 8008102:	f000 811b 	beq.w	800833c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800810c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	f003 030f 	and.w	r3, r3, #15
 8008116:	2101      	movs	r1, #1
 8008118:	fa01 f303 	lsl.w	r3, r1, r3
 800811c:	69f9      	ldr	r1, [r7, #28]
 800811e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008122:	4313      	orrs	r3, r2
 8008124:	634b      	str	r3, [r1, #52]	; 0x34
 8008126:	e109      	b.n	800833c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008134:	2b00      	cmp	r3, #0
 8008136:	d110      	bne.n	800815a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	015a      	lsls	r2, r3, #5
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	4413      	add	r3, r2
 8008140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	0151      	lsls	r1, r2, #5
 800814a:	69fa      	ldr	r2, [r7, #28]
 800814c:	440a      	add	r2, r1
 800814e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008152:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008156:	6013      	str	r3, [r2, #0]
 8008158:	e00f      	b.n	800817a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	015a      	lsls	r2, r3, #5
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	4413      	add	r3, r2
 8008162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	69ba      	ldr	r2, [r7, #24]
 800816a:	0151      	lsls	r1, r2, #5
 800816c:	69fa      	ldr	r2, [r7, #28]
 800816e:	440a      	add	r2, r1
 8008170:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008178:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	68d9      	ldr	r1, [r3, #12]
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	781a      	ldrb	r2, [r3, #0]
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	b298      	uxth	r0, r3
 8008188:	79fb      	ldrb	r3, [r7, #7]
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	4603      	mov	r3, r0
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f000 fa38 	bl	8008604 <USB_WritePacket>
 8008194:	e0d2      	b.n	800833c <USB_EPStartXfer+0x480>
 8008196:	bf00      	nop
 8008198:	e007ffff 	.word	0xe007ffff
 800819c:	fff80000 	.word	0xfff80000
 80081a0:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	015a      	lsls	r2, r3, #5
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	4413      	add	r3, r2
 80081ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081b0:	691a      	ldr	r2, [r3, #16]
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	0159      	lsls	r1, r3, #5
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	440b      	add	r3, r1
 80081ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081be:	4619      	mov	r1, r3
 80081c0:	4b61      	ldr	r3, [pc, #388]	; (8008348 <USB_EPStartXfer+0x48c>)
 80081c2:	4013      	ands	r3, r2
 80081c4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80081c6:	69bb      	ldr	r3, [r7, #24]
 80081c8:	015a      	lsls	r2, r3, #5
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	4413      	add	r3, r2
 80081ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d2:	691a      	ldr	r2, [r3, #16]
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	0159      	lsls	r1, r3, #5
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	440b      	add	r3, r1
 80081dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081e0:	4619      	mov	r1, r3
 80081e2:	4b5a      	ldr	r3, [pc, #360]	; (800834c <USB_EPStartXfer+0x490>)
 80081e4:	4013      	ands	r3, r2
 80081e6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d123      	bne.n	8008238 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	015a      	lsls	r2, r3, #5
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081fc:	691a      	ldr	r2, [r3, #16]
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	689b      	ldr	r3, [r3, #8]
 8008202:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008206:	69b9      	ldr	r1, [r7, #24]
 8008208:	0148      	lsls	r0, r1, #5
 800820a:	69f9      	ldr	r1, [r7, #28]
 800820c:	4401      	add	r1, r0
 800820e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008212:	4313      	orrs	r3, r2
 8008214:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	015a      	lsls	r2, r3, #5
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	4413      	add	r3, r2
 800821e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	69ba      	ldr	r2, [r7, #24]
 8008226:	0151      	lsls	r1, r2, #5
 8008228:	69fa      	ldr	r2, [r7, #28]
 800822a:	440a      	add	r2, r1
 800822c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008230:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008234:	6113      	str	r3, [r2, #16]
 8008236:	e033      	b.n	80082a0 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	695a      	ldr	r2, [r3, #20]
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	4413      	add	r3, r2
 8008242:	1e5a      	subs	r2, r3, #1
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	fbb2 f3f3 	udiv	r3, r2, r3
 800824c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	015a      	lsls	r2, r3, #5
 8008252:	69fb      	ldr	r3, [r7, #28]
 8008254:	4413      	add	r3, r2
 8008256:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800825a:	691a      	ldr	r2, [r3, #16]
 800825c:	8afb      	ldrh	r3, [r7, #22]
 800825e:	04d9      	lsls	r1, r3, #19
 8008260:	4b3b      	ldr	r3, [pc, #236]	; (8008350 <USB_EPStartXfer+0x494>)
 8008262:	400b      	ands	r3, r1
 8008264:	69b9      	ldr	r1, [r7, #24]
 8008266:	0148      	lsls	r0, r1, #5
 8008268:	69f9      	ldr	r1, [r7, #28]
 800826a:	4401      	add	r1, r0
 800826c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008270:	4313      	orrs	r3, r2
 8008272:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	015a      	lsls	r2, r3, #5
 8008278:	69fb      	ldr	r3, [r7, #28]
 800827a:	4413      	add	r3, r2
 800827c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008280:	691a      	ldr	r2, [r3, #16]
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	8af9      	ldrh	r1, [r7, #22]
 8008288:	fb01 f303 	mul.w	r3, r1, r3
 800828c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008290:	69b9      	ldr	r1, [r7, #24]
 8008292:	0148      	lsls	r0, r1, #5
 8008294:	69f9      	ldr	r1, [r7, #28]
 8008296:	4401      	add	r1, r0
 8008298:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800829c:	4313      	orrs	r3, r2
 800829e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80082a0:	79fb      	ldrb	r3, [r7, #7]
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d10d      	bne.n	80082c2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d009      	beq.n	80082c2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	68d9      	ldr	r1, [r3, #12]
 80082b2:	69bb      	ldr	r3, [r7, #24]
 80082b4:	015a      	lsls	r2, r3, #5
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	4413      	add	r3, r2
 80082ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082be:	460a      	mov	r2, r1
 80082c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	78db      	ldrb	r3, [r3, #3]
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d128      	bne.n	800831c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d110      	bne.n	80082fc <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	015a      	lsls	r2, r3, #5
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	4413      	add	r3, r2
 80082e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	69ba      	ldr	r2, [r7, #24]
 80082ea:	0151      	lsls	r1, r2, #5
 80082ec:	69fa      	ldr	r2, [r7, #28]
 80082ee:	440a      	add	r2, r1
 80082f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082f8:	6013      	str	r3, [r2, #0]
 80082fa:	e00f      	b.n	800831c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80082fc:	69bb      	ldr	r3, [r7, #24]
 80082fe:	015a      	lsls	r2, r3, #5
 8008300:	69fb      	ldr	r3, [r7, #28]
 8008302:	4413      	add	r3, r2
 8008304:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69ba      	ldr	r2, [r7, #24]
 800830c:	0151      	lsls	r1, r2, #5
 800830e:	69fa      	ldr	r2, [r7, #28]
 8008310:	440a      	add	r2, r1
 8008312:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800831a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	015a      	lsls	r2, r3, #5
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	4413      	add	r3, r2
 8008324:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	69ba      	ldr	r2, [r7, #24]
 800832c:	0151      	lsls	r1, r2, #5
 800832e:	69fa      	ldr	r2, [r7, #28]
 8008330:	440a      	add	r2, r1
 8008332:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008336:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800833a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	3720      	adds	r7, #32
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop
 8008348:	fff80000 	.word	0xfff80000
 800834c:	e007ffff 	.word	0xe007ffff
 8008350:	1ff80000 	.word	0x1ff80000

08008354 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008354:	b480      	push	{r7}
 8008356:	b087      	sub	sp, #28
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	4613      	mov	r3, r2
 8008360:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	785b      	ldrb	r3, [r3, #1]
 8008370:	2b01      	cmp	r3, #1
 8008372:	f040 80cd 	bne.w	8008510 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d132      	bne.n	80083e4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	015a      	lsls	r2, r3, #5
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	4413      	add	r3, r2
 8008386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	0159      	lsls	r1, r3, #5
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	440b      	add	r3, r1
 8008394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008398:	4619      	mov	r1, r3
 800839a:	4b98      	ldr	r3, [pc, #608]	; (80085fc <USB_EP0StartXfer+0x2a8>)
 800839c:	4013      	ands	r3, r2
 800839e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	015a      	lsls	r2, r3, #5
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	4413      	add	r3, r2
 80083a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	693a      	ldr	r2, [r7, #16]
 80083b0:	0151      	lsls	r1, r2, #5
 80083b2:	697a      	ldr	r2, [r7, #20]
 80083b4:	440a      	add	r2, r1
 80083b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083cc:	691a      	ldr	r2, [r3, #16]
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	0159      	lsls	r1, r3, #5
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	440b      	add	r3, r1
 80083d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083da:	4619      	mov	r1, r3
 80083dc:	4b88      	ldr	r3, [pc, #544]	; (8008600 <USB_EP0StartXfer+0x2ac>)
 80083de:	4013      	ands	r3, r2
 80083e0:	610b      	str	r3, [r1, #16]
 80083e2:	e04e      	b.n	8008482 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	015a      	lsls	r2, r3, #5
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	4413      	add	r3, r2
 80083ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083f0:	691a      	ldr	r2, [r3, #16]
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	0159      	lsls	r1, r3, #5
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	440b      	add	r3, r1
 80083fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083fe:	4619      	mov	r1, r3
 8008400:	4b7f      	ldr	r3, [pc, #508]	; (8008600 <USB_EP0StartXfer+0x2ac>)
 8008402:	4013      	ands	r3, r2
 8008404:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	015a      	lsls	r2, r3, #5
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	4413      	add	r3, r2
 800840e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008412:	691a      	ldr	r2, [r3, #16]
 8008414:	693b      	ldr	r3, [r7, #16]
 8008416:	0159      	lsls	r1, r3, #5
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	440b      	add	r3, r1
 800841c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008420:	4619      	mov	r1, r3
 8008422:	4b76      	ldr	r3, [pc, #472]	; (80085fc <USB_EP0StartXfer+0x2a8>)
 8008424:	4013      	ands	r3, r2
 8008426:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	695a      	ldr	r2, [r3, #20]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	429a      	cmp	r2, r3
 8008432:	d903      	bls.n	800843c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	689a      	ldr	r2, [r3, #8]
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	015a      	lsls	r2, r3, #5
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	4413      	add	r3, r2
 8008444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	693a      	ldr	r2, [r7, #16]
 800844c:	0151      	lsls	r1, r2, #5
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	440a      	add	r2, r1
 8008452:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008456:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800845a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	015a      	lsls	r2, r3, #5
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	4413      	add	r3, r2
 8008464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008468:	691a      	ldr	r2, [r3, #16]
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008472:	6939      	ldr	r1, [r7, #16]
 8008474:	0148      	lsls	r0, r1, #5
 8008476:	6979      	ldr	r1, [r7, #20]
 8008478:	4401      	add	r1, r0
 800847a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800847e:	4313      	orrs	r3, r2
 8008480:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008482:	79fb      	ldrb	r3, [r7, #7]
 8008484:	2b01      	cmp	r3, #1
 8008486:	d11e      	bne.n	80084c6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	691b      	ldr	r3, [r3, #16]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d009      	beq.n	80084a4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	015a      	lsls	r2, r3, #5
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	4413      	add	r3, r2
 8008498:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800849c:	461a      	mov	r2, r3
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	0151      	lsls	r1, r2, #5
 80084b6:	697a      	ldr	r2, [r7, #20]
 80084b8:	440a      	add	r2, r1
 80084ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084c2:	6013      	str	r3, [r2, #0]
 80084c4:	e092      	b.n	80085ec <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	015a      	lsls	r2, r3, #5
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	4413      	add	r3, r2
 80084ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	693a      	ldr	r2, [r7, #16]
 80084d6:	0151      	lsls	r1, r2, #5
 80084d8:	697a      	ldr	r2, [r7, #20]
 80084da:	440a      	add	r2, r1
 80084dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084e4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d07e      	beq.n	80085ec <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	f003 030f 	and.w	r3, r3, #15
 80084fe:	2101      	movs	r1, #1
 8008500:	fa01 f303 	lsl.w	r3, r1, r3
 8008504:	6979      	ldr	r1, [r7, #20]
 8008506:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800850a:	4313      	orrs	r3, r2
 800850c:	634b      	str	r3, [r1, #52]	; 0x34
 800850e:	e06d      	b.n	80085ec <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	4413      	add	r3, r2
 8008518:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800851c:	691a      	ldr	r2, [r3, #16]
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	0159      	lsls	r1, r3, #5
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	440b      	add	r3, r1
 8008526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800852a:	4619      	mov	r1, r3
 800852c:	4b34      	ldr	r3, [pc, #208]	; (8008600 <USB_EP0StartXfer+0x2ac>)
 800852e:	4013      	ands	r3, r2
 8008530:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	015a      	lsls	r2, r3, #5
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	4413      	add	r3, r2
 800853a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800853e:	691a      	ldr	r2, [r3, #16]
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	0159      	lsls	r1, r3, #5
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	440b      	add	r3, r1
 8008548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800854c:	4619      	mov	r1, r3
 800854e:	4b2b      	ldr	r3, [pc, #172]	; (80085fc <USB_EP0StartXfer+0x2a8>)
 8008550:	4013      	ands	r3, r2
 8008552:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	695b      	ldr	r3, [r3, #20]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d003      	beq.n	8008564 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	689a      	ldr	r2, [r3, #8]
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	4413      	add	r3, r2
 800856c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	693a      	ldr	r2, [r7, #16]
 8008574:	0151      	lsls	r1, r2, #5
 8008576:	697a      	ldr	r2, [r7, #20]
 8008578:	440a      	add	r2, r1
 800857a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800857e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008582:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	015a      	lsls	r2, r3, #5
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	4413      	add	r3, r2
 800858c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008590:	691a      	ldr	r2, [r3, #16]
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800859a:	6939      	ldr	r1, [r7, #16]
 800859c:	0148      	lsls	r0, r1, #5
 800859e:	6979      	ldr	r1, [r7, #20]
 80085a0:	4401      	add	r1, r0
 80085a2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80085a6:	4313      	orrs	r3, r2
 80085a8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80085aa:	79fb      	ldrb	r3, [r7, #7]
 80085ac:	2b01      	cmp	r3, #1
 80085ae:	d10d      	bne.n	80085cc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d009      	beq.n	80085cc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	68d9      	ldr	r1, [r3, #12]
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085c8:	460a      	mov	r2, r1
 80085ca:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	693a      	ldr	r2, [r7, #16]
 80085dc:	0151      	lsls	r1, r2, #5
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	440a      	add	r2, r1
 80085e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	371c      	adds	r7, #28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f8:	4770      	bx	lr
 80085fa:	bf00      	nop
 80085fc:	e007ffff 	.word	0xe007ffff
 8008600:	fff80000 	.word	0xfff80000

08008604 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008604:	b480      	push	{r7}
 8008606:	b089      	sub	sp, #36	; 0x24
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	4611      	mov	r1, r2
 8008610:	461a      	mov	r2, r3
 8008612:	460b      	mov	r3, r1
 8008614:	71fb      	strb	r3, [r7, #7]
 8008616:	4613      	mov	r3, r2
 8008618:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008622:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008626:	2b00      	cmp	r3, #0
 8008628:	d11a      	bne.n	8008660 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800862a:	88bb      	ldrh	r3, [r7, #4]
 800862c:	3303      	adds	r3, #3
 800862e:	089b      	lsrs	r3, r3, #2
 8008630:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008632:	2300      	movs	r3, #0
 8008634:	61bb      	str	r3, [r7, #24]
 8008636:	e00f      	b.n	8008658 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008638:	79fb      	ldrb	r3, [r7, #7]
 800863a:	031a      	lsls	r2, r3, #12
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	4413      	add	r3, r2
 8008640:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008644:	461a      	mov	r2, r3
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	3304      	adds	r3, #4
 8008650:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	3301      	adds	r3, #1
 8008656:	61bb      	str	r3, [r7, #24]
 8008658:	69ba      	ldr	r2, [r7, #24]
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	429a      	cmp	r2, r3
 800865e:	d3eb      	bcc.n	8008638 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3724      	adds	r7, #36	; 0x24
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr

0800866e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800866e:	b480      	push	{r7}
 8008670:	b089      	sub	sp, #36	; 0x24
 8008672:	af00      	add	r7, sp, #0
 8008674:	60f8      	str	r0, [r7, #12]
 8008676:	60b9      	str	r1, [r7, #8]
 8008678:	4613      	mov	r3, r2
 800867a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008684:	88fb      	ldrh	r3, [r7, #6]
 8008686:	3303      	adds	r3, #3
 8008688:	089b      	lsrs	r3, r3, #2
 800868a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800868c:	2300      	movs	r3, #0
 800868e:	61bb      	str	r3, [r7, #24]
 8008690:	e00b      	b.n	80086aa <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	601a      	str	r2, [r3, #0]
    pDest++;
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	3304      	adds	r3, #4
 80086a2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	3301      	adds	r3, #1
 80086a8:	61bb      	str	r3, [r7, #24]
 80086aa:	69ba      	ldr	r2, [r7, #24]
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d3ef      	bcc.n	8008692 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80086b2:	69fb      	ldr	r3, [r7, #28]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3724      	adds	r7, #36	; 0x24
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	785b      	ldrb	r3, [r3, #1]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d12c      	bne.n	8008736 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	015a      	lsls	r2, r3, #5
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	4413      	add	r3, r2
 80086e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	db12      	blt.n	8008714 <USB_EPSetStall+0x54>
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00f      	beq.n	8008714 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	015a      	lsls	r2, r3, #5
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	4413      	add	r3, r2
 80086fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	0151      	lsls	r1, r2, #5
 8008706:	68fa      	ldr	r2, [r7, #12]
 8008708:	440a      	add	r2, r1
 800870a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800870e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008712:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	015a      	lsls	r2, r3, #5
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	4413      	add	r3, r2
 800871c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	0151      	lsls	r1, r2, #5
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	440a      	add	r2, r1
 800872a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800872e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008732:	6013      	str	r3, [r2, #0]
 8008734:	e02b      	b.n	800878e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	4413      	add	r3, r2
 800873e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	db12      	blt.n	800876e <USB_EPSetStall+0xae>
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d00f      	beq.n	800876e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	015a      	lsls	r2, r3, #5
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	4413      	add	r3, r2
 8008756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	68ba      	ldr	r2, [r7, #8]
 800875e:	0151      	lsls	r1, r2, #5
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	440a      	add	r2, r1
 8008764:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008768:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800876c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	015a      	lsls	r2, r3, #5
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	4413      	add	r3, r2
 8008776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	0151      	lsls	r1, r2, #5
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	440a      	add	r2, r1
 8008784:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008788:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800878c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800878e:	2300      	movs	r3, #0
}
 8008790:	4618      	mov	r0, r3
 8008792:	3714      	adds	r7, #20
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800879c:	b480      	push	{r7}
 800879e:	b085      	sub	sp, #20
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
 80087a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	785b      	ldrb	r3, [r3, #1]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d128      	bne.n	800880a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	015a      	lsls	r2, r3, #5
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	4413      	add	r3, r2
 80087c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	68ba      	ldr	r2, [r7, #8]
 80087c8:	0151      	lsls	r1, r2, #5
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	440a      	add	r2, r1
 80087ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80087d6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	78db      	ldrb	r3, [r3, #3]
 80087dc:	2b03      	cmp	r3, #3
 80087de:	d003      	beq.n	80087e8 <USB_EPClearStall+0x4c>
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	78db      	ldrb	r3, [r3, #3]
 80087e4:	2b02      	cmp	r3, #2
 80087e6:	d138      	bne.n	800885a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	0151      	lsls	r1, r2, #5
 80087fa:	68fa      	ldr	r2, [r7, #12]
 80087fc:	440a      	add	r2, r1
 80087fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008802:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	e027      	b.n	800885a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	015a      	lsls	r2, r3, #5
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	4413      	add	r3, r2
 8008812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	0151      	lsls	r1, r2, #5
 800881c:	68fa      	ldr	r2, [r7, #12]
 800881e:	440a      	add	r2, r1
 8008820:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008824:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008828:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	78db      	ldrb	r3, [r3, #3]
 800882e:	2b03      	cmp	r3, #3
 8008830:	d003      	beq.n	800883a <USB_EPClearStall+0x9e>
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	78db      	ldrb	r3, [r3, #3]
 8008836:	2b02      	cmp	r3, #2
 8008838:	d10f      	bne.n	800885a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	015a      	lsls	r2, r3, #5
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	4413      	add	r3, r2
 8008842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68ba      	ldr	r2, [r7, #8]
 800884a:	0151      	lsls	r1, r2, #5
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	440a      	add	r2, r1
 8008850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008858:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3714      	adds	r7, #20
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008868:	b480      	push	{r7}
 800886a:	b085      	sub	sp, #20
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	460b      	mov	r3, r1
 8008872:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008886:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800888a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	78fb      	ldrb	r3, [r7, #3]
 8008896:	011b      	lsls	r3, r3, #4
 8008898:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800889c:	68f9      	ldr	r1, [r7, #12]
 800889e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80088a2:	4313      	orrs	r3, r2
 80088a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3714      	adds	r7, #20
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088ce:	f023 0302 	bic.w	r3, r3, #2
 80088d2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80088d4:	2003      	movs	r0, #3
 80088d6:	f7f8 f911 	bl	8000afc <HAL_Delay>

  return HAL_OK;
 80088da:	2300      	movs	r3, #0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3710      	adds	r7, #16
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088fe:	f043 0302 	orr.w	r3, r3, #2
 8008902:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8008904:	2003      	movs	r0, #3
 8008906:	f7f8 f8f9 	bl	8000afc <HAL_Delay>

  return HAL_OK;
 800890a:	2300      	movs	r3, #0
}
 800890c:	4618      	mov	r0, r3
 800890e:	3710      	adds	r7, #16
 8008910:	46bd      	mov	sp, r7
 8008912:	bd80      	pop	{r7, pc}

08008914 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008914:	b480      	push	{r7}
 8008916:	b085      	sub	sp, #20
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	695b      	ldr	r3, [r3, #20]
 8008920:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	68fa      	ldr	r2, [r7, #12]
 8008928:	4013      	ands	r3, r2
 800892a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800892c:	68fb      	ldr	r3, [r7, #12]
}
 800892e:	4618      	mov	r0, r3
 8008930:	3714      	adds	r7, #20
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800893a:	b480      	push	{r7}
 800893c:	b085      	sub	sp, #20
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800894c:	699b      	ldr	r3, [r3, #24]
 800894e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008956:	69db      	ldr	r3, [r3, #28]
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	4013      	ands	r3, r2
 800895c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	0c1b      	lsrs	r3, r3, #16
}
 8008962:	4618      	mov	r0, r3
 8008964:	3714      	adds	r7, #20
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800896e:	b480      	push	{r7}
 8008970:	b085      	sub	sp, #20
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008980:	699b      	ldr	r3, [r3, #24]
 8008982:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800898a:	69db      	ldr	r3, [r3, #28]
 800898c:	68ba      	ldr	r2, [r7, #8]
 800898e:	4013      	ands	r3, r2
 8008990:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	b29b      	uxth	r3, r3
}
 8008996:	4618      	mov	r0, r3
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr

080089a2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089a2:	b480      	push	{r7}
 80089a4:	b085      	sub	sp, #20
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	6078      	str	r0, [r7, #4]
 80089aa:	460b      	mov	r3, r1
 80089ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089b2:	78fb      	ldrb	r3, [r7, #3]
 80089b4:	015a      	lsls	r2, r3, #5
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	4413      	add	r3, r2
 80089ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089c8:	695b      	ldr	r3, [r3, #20]
 80089ca:	68ba      	ldr	r2, [r7, #8]
 80089cc:	4013      	ands	r3, r2
 80089ce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089d0:	68bb      	ldr	r3, [r7, #8]
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089de:	b480      	push	{r7}
 80089e0:	b087      	sub	sp, #28
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
 80089e6:	460b      	mov	r3, r1
 80089e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a00:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008a02:	78fb      	ldrb	r3, [r7, #3]
 8008a04:	f003 030f 	and.w	r3, r3, #15
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8008a0e:	01db      	lsls	r3, r3, #7
 8008a10:	b2db      	uxtb	r3, r3
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a18:	78fb      	ldrb	r3, [r7, #3]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	693a      	ldr	r2, [r7, #16]
 8008a28:	4013      	ands	r3, r2
 8008a2a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a2c:	68bb      	ldr	r3, [r7, #8]
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	371c      	adds	r7, #28
 8008a32:	46bd      	mov	sp, r7
 8008a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a38:	4770      	bx	lr

08008a3a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b083      	sub	sp, #12
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	695b      	ldr	r3, [r3, #20]
 8008a46:	f003 0301 	and.w	r3, r3, #1
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	370c      	adds	r7, #12
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr
	...

08008a58 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a72:	4619      	mov	r1, r3
 8008a74:	4b09      	ldr	r3, [pc, #36]	; (8008a9c <USB_ActivateSetup+0x44>)
 8008a76:	4013      	ands	r3, r2
 8008a78:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a8c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3714      	adds	r7, #20
 8008a94:	46bd      	mov	sp, r7
 8008a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a9a:	4770      	bx	lr
 8008a9c:	fffff800 	.word	0xfffff800

08008aa0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	607a      	str	r2, [r7, #4]
 8008aac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	333c      	adds	r3, #60	; 0x3c
 8008ab6:	3304      	adds	r3, #4
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008abc:	693b      	ldr	r3, [r7, #16]
 8008abe:	4a26      	ldr	r2, [pc, #152]	; (8008b58 <USB_EP0_OutStart+0xb8>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d90a      	bls.n	8008ada <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ad0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ad4:	d101      	bne.n	8008ada <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	e037      	b.n	8008b4a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aec:	691b      	ldr	r3, [r3, #16]
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008af4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008af8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b00:	691b      	ldr	r3, [r3, #16]
 8008b02:	697a      	ldr	r2, [r7, #20]
 8008b04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b08:	f043 0318 	orr.w	r3, r3, #24
 8008b0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	697a      	ldr	r2, [r7, #20]
 8008b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b1c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008b20:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b22:	7afb      	ldrb	r3, [r7, #11]
 8008b24:	2b01      	cmp	r3, #1
 8008b26:	d10f      	bne.n	8008b48 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b2e:	461a      	mov	r2, r3
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	697a      	ldr	r2, [r7, #20]
 8008b3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b42:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008b46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	4f54300a 	.word	0x4f54300a

08008b5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008b64:	2300      	movs	r3, #0
 8008b66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	60fb      	str	r3, [r7, #12]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	4a13      	ldr	r2, [pc, #76]	; (8008bc0 <USB_CoreReset+0x64>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d901      	bls.n	8008b7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e01b      	b.n	8008bb2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	daf2      	bge.n	8008b68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	f043 0201 	orr.w	r2, r3, #1
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	3301      	adds	r3, #1
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	4a09      	ldr	r2, [pc, #36]	; (8008bc0 <USB_CoreReset+0x64>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d901      	bls.n	8008ba4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	e006      	b.n	8008bb2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	691b      	ldr	r3, [r3, #16]
 8008ba8:	f003 0301 	and.w	r3, r3, #1
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d0f0      	beq.n	8008b92 <USB_CoreReset+0x36>

  return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	3714      	adds	r7, #20
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	00030d40 	.word	0x00030d40

08008bc4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008bc8:	4904      	ldr	r1, [pc, #16]	; (8008bdc <MX_FATFS_Init+0x18>)
 8008bca:	4805      	ldr	r0, [pc, #20]	; (8008be0 <MX_FATFS_Init+0x1c>)
 8008bcc:	f005 f980 	bl	800ded0 <FATFS_LinkDriver>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	461a      	mov	r2, r3
 8008bd4:	4b03      	ldr	r3, [pc, #12]	; (8008be4 <MX_FATFS_Init+0x20>)
 8008bd6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008bd8:	bf00      	nop
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	2400231c 	.word	0x2400231c
 8008be0:	0800ebcc 	.word	0x0800ebcc
 8008be4:	24002318 	.word	0x24002318

08008be8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008be8:	b480      	push	{r7}
 8008bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008bec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008c02:	f000 f879 	bl	8008cf8 <BSP_SD_IsDetected>
 8008c06:	4603      	mov	r3, r0
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d001      	beq.n	8008c10 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8008c0c:	2302      	movs	r3, #2
 8008c0e:	e012      	b.n	8008c36 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8008c10:	480b      	ldr	r0, [pc, #44]	; (8008c40 <BSP_SD_Init+0x48>)
 8008c12:	f7fc fb13 	bl	800523c <HAL_SD_Init>
 8008c16:	4603      	mov	r3, r0
 8008c18:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008c1a:	79fb      	ldrb	r3, [r7, #7]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d109      	bne.n	8008c34 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8008c20:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008c24:	4806      	ldr	r0, [pc, #24]	; (8008c40 <BSP_SD_Init+0x48>)
 8008c26:	f7fd f9d7 	bl	8005fd8 <HAL_SD_ConfigWideBusOperation>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d001      	beq.n	8008c34 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008c34:	79fb      	ldrb	r3, [r7, #7]
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3708      	adds	r7, #8
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop
 8008c40:	2400125c 	.word	0x2400125c

08008c44 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b088      	sub	sp, #32
 8008c48:	af02      	add	r7, sp, #8
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	607a      	str	r2, [r7, #4]
 8008c50:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	68ba      	ldr	r2, [r7, #8]
 8008c5e:	68f9      	ldr	r1, [r7, #12]
 8008c60:	4806      	ldr	r0, [pc, #24]	; (8008c7c <BSP_SD_ReadBlocks+0x38>)
 8008c62:	f7fc fc0f 	bl	8005484 <HAL_SD_ReadBlocks>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d001      	beq.n	8008c70 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3718      	adds	r7, #24
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	2400125c 	.word	0x2400125c

08008c80 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b088      	sub	sp, #32
 8008c84:	af02      	add	r7, sp, #8
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
 8008c8c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	9300      	str	r3, [sp, #0]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	68f9      	ldr	r1, [r7, #12]
 8008c9c:	4806      	ldr	r0, [pc, #24]	; (8008cb8 <BSP_SD_WriteBlocks+0x38>)
 8008c9e:	f7fc fd7b 	bl	8005798 <HAL_SD_WriteBlocks>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d001      	beq.n	8008cac <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3718      	adds	r7, #24
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	2400125c 	.word	0x2400125c

08008cbc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008cc0:	4805      	ldr	r0, [pc, #20]	; (8008cd8 <BSP_SD_GetCardState+0x1c>)
 8008cc2:	f7fd fa33 	bl	800612c <HAL_SD_GetCardState>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b04      	cmp	r3, #4
 8008cca:	bf14      	ite	ne
 8008ccc:	2301      	movne	r3, #1
 8008cce:	2300      	moveq	r3, #0
 8008cd0:	b2db      	uxtb	r3, r3
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	bd80      	pop	{r7, pc}
 8008cd6:	bf00      	nop
 8008cd8:	2400125c 	.word	0x2400125c

08008cdc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8008ce4:	6879      	ldr	r1, [r7, #4]
 8008ce6:	4803      	ldr	r0, [pc, #12]	; (8008cf4 <BSP_SD_GetCardInfo+0x18>)
 8008ce8:	f7fd f94a 	bl	8005f80 <HAL_SD_GetCardInfo>
}
 8008cec:	bf00      	nop
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	2400125c 	.word	0x2400125c

08008cf8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008cf8:	b480      	push	{r7}
 8008cfa:	b083      	sub	sp, #12
 8008cfc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008cfe:	2301      	movs	r3, #1
 8008d00:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8008d02:	79fb      	ldrb	r3, [r7, #7]
 8008d04:	b2db      	uxtb	r3, r3
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
	...

08008d14 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008d1e:	4b0b      	ldr	r3, [pc, #44]	; (8008d4c <SD_CheckStatus+0x38>)
 8008d20:	2201      	movs	r2, #1
 8008d22:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008d24:	f7ff ffca 	bl	8008cbc <BSP_SD_GetCardState>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d107      	bne.n	8008d3e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008d2e:	4b07      	ldr	r3, [pc, #28]	; (8008d4c <SD_CheckStatus+0x38>)
 8008d30:	781b      	ldrb	r3, [r3, #0]
 8008d32:	b2db      	uxtb	r3, r3
 8008d34:	f023 0301 	bic.w	r3, r3, #1
 8008d38:	b2da      	uxtb	r2, r3
 8008d3a:	4b04      	ldr	r3, [pc, #16]	; (8008d4c <SD_CheckStatus+0x38>)
 8008d3c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008d3e:	4b03      	ldr	r3, [pc, #12]	; (8008d4c <SD_CheckStatus+0x38>)
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	b2db      	uxtb	r3, r3
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	2400000d 	.word	0x2400000d

08008d50 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b082      	sub	sp, #8
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	4603      	mov	r3, r0
 8008d58:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8008d5a:	4b0b      	ldr	r3, [pc, #44]	; (8008d88 <SD_initialize+0x38>)
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008d60:	f7ff ff4a 	bl	8008bf8 <BSP_SD_Init>
 8008d64:	4603      	mov	r3, r0
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d107      	bne.n	8008d7a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8008d6a:	79fb      	ldrb	r3, [r7, #7]
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f7ff ffd1 	bl	8008d14 <SD_CheckStatus>
 8008d72:	4603      	mov	r3, r0
 8008d74:	461a      	mov	r2, r3
 8008d76:	4b04      	ldr	r3, [pc, #16]	; (8008d88 <SD_initialize+0x38>)
 8008d78:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008d7a:	4b03      	ldr	r3, [pc, #12]	; (8008d88 <SD_initialize+0x38>)
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	b2db      	uxtb	r3, r3
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3708      	adds	r7, #8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	2400000d 	.word	0x2400000d

08008d8c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	4603      	mov	r3, r0
 8008d94:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8008d96:	79fb      	ldrb	r3, [r7, #7]
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7ff ffbb 	bl	8008d14 <SD_CheckStatus>
 8008d9e:	4603      	mov	r3, r0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3708      	adds	r7, #8
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}

08008da8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60b9      	str	r1, [r7, #8]
 8008db0:	607a      	str	r2, [r7, #4]
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	4603      	mov	r3, r0
 8008db6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008dbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008dc0:	683a      	ldr	r2, [r7, #0]
 8008dc2:	6879      	ldr	r1, [r7, #4]
 8008dc4:	68b8      	ldr	r0, [r7, #8]
 8008dc6:	f7ff ff3d 	bl	8008c44 <BSP_SD_ReadBlocks>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d107      	bne.n	8008de0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008dd0:	bf00      	nop
 8008dd2:	f7ff ff73 	bl	8008cbc <BSP_SD_GetCardState>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d1fa      	bne.n	8008dd2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008de0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3718      	adds	r7, #24
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b086      	sub	sp, #24
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
 8008df4:	603b      	str	r3, [r7, #0]
 8008df6:	4603      	mov	r3, r0
 8008df8:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008dfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	6879      	ldr	r1, [r7, #4]
 8008e06:	68b8      	ldr	r0, [r7, #8]
 8008e08:	f7ff ff3a 	bl	8008c80 <BSP_SD_WriteBlocks>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d107      	bne.n	8008e22 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8008e12:	bf00      	nop
 8008e14:	f7ff ff52 	bl	8008cbc <BSP_SD_GetCardState>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1fa      	bne.n	8008e14 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008e22:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3718      	adds	r7, #24
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b08c      	sub	sp, #48	; 0x30
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	4603      	mov	r3, r0
 8008e34:	603a      	str	r2, [r7, #0]
 8008e36:	71fb      	strb	r3, [r7, #7]
 8008e38:	460b      	mov	r3, r1
 8008e3a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008e42:	4b25      	ldr	r3, [pc, #148]	; (8008ed8 <SD_ioctl+0xac>)
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	f003 0301 	and.w	r3, r3, #1
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d001      	beq.n	8008e54 <SD_ioctl+0x28>
 8008e50:	2303      	movs	r3, #3
 8008e52:	e03c      	b.n	8008ece <SD_ioctl+0xa2>

  switch (cmd)
 8008e54:	79bb      	ldrb	r3, [r7, #6]
 8008e56:	2b03      	cmp	r3, #3
 8008e58:	d834      	bhi.n	8008ec4 <SD_ioctl+0x98>
 8008e5a:	a201      	add	r2, pc, #4	; (adr r2, 8008e60 <SD_ioctl+0x34>)
 8008e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e60:	08008e71 	.word	0x08008e71
 8008e64:	08008e79 	.word	0x08008e79
 8008e68:	08008e91 	.word	0x08008e91
 8008e6c:	08008eab 	.word	0x08008eab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008e70:	2300      	movs	r3, #0
 8008e72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008e76:	e028      	b.n	8008eca <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008e78:	f107 0308 	add.w	r3, r7, #8
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7ff ff2d 	bl	8008cdc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008e82:	6a3a      	ldr	r2, [r7, #32]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008e8e:	e01c      	b.n	8008eca <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008e90:	f107 0308 	add.w	r3, r7, #8
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7ff ff21 	bl	8008cdc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9c:	b29a      	uxth	r2, r3
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008ea8:	e00f      	b.n	8008eca <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008eaa:	f107 0308 	add.w	r3, r7, #8
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f7ff ff14 	bl	8008cdc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb6:	0a5a      	lsrs	r2, r3, #9
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008ec2:	e002      	b.n	8008eca <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008ec4:	2304      	movs	r3, #4
 8008ec6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8008eca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3730      	adds	r7, #48	; 0x30
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	2400000d 	.word	0x2400000d

08008edc <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8008ee8:	f44f 701d 	mov.w	r0, #628	; 0x274
 8008eec:	f005 fd28 	bl	800e940 <malloc>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d105      	bne.n	8008f06 <USBD_MSC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008f02:	2302      	movs	r3, #2
 8008f04:	e034      	b.n	8008f70 <USBD_MSC_Init+0x94>
  }

  pdev->pClassData = (void *)hmsc;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	7c1b      	ldrb	r3, [r3, #16]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d115      	bne.n	8008f42 <USBD_MSC_Init+0x66>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008f16:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f005 fb75 	bl	800e60e <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f30:	2202      	movs	r2, #2
 8008f32:	2181      	movs	r1, #129	; 0x81
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f005 fb6a 	bl	800e60e <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	871a      	strh	r2, [r3, #56]	; 0x38
 8008f40:	e012      	b.n	8008f68 <USBD_MSC_Init+0x8c>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8008f42:	2340      	movs	r3, #64	; 0x40
 8008f44:	2202      	movs	r2, #2
 8008f46:	2101      	movs	r1, #1
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f005 fb60 	bl	800e60e <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8008f56:	2340      	movs	r3, #64	; 0x40
 8008f58:	2202      	movs	r2, #2
 8008f5a:	2181      	movs	r1, #129	; 0x81
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f005 fb56 	bl	800e60e <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2201      	movs	r2, #1
 8008f66:	871a      	strh	r2, [r3, #56]	; 0x38
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f000 f98e 	bl	800928a <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3710      	adds	r7, #16
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
 8008f80:	460b      	mov	r3, r1
 8008f82:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 8008f84:	2101      	movs	r1, #1
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f005 fb67 	bl	800e65a <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 8008f94:	2181      	movs	r1, #129	; 0x81
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f005 fb5f 	bl	800e65a <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	871a      	strh	r2, [r3, #56]	; 0x38

  /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 f9c7 	bl	8009336 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d009      	beq.n	8008fc6 <USBD_MSC_DeInit+0x4e>
  {
    (void)USBD_free(pdev->pClassData);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f005 fcc9 	bl	800e950 <free>
    pdev->pClassData = NULL;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3708      	adds	r7, #8
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b086      	sub	sp, #24
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fe0:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	781b      	ldrb	r3, [r3, #0]
 8008fee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d04d      	beq.n	8009092 <USBD_MSC_Setup+0xc2>
 8008ff6:	2b20      	cmp	r3, #32
 8008ff8:	f040 80c6 	bne.w	8009188 <USBD_MSC_Setup+0x1b8>
  {
    /* Class request */
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	785b      	ldrb	r3, [r3, #1]
 8009000:	2bfe      	cmp	r3, #254	; 0xfe
 8009002:	d002      	beq.n	800900a <USBD_MSC_Setup+0x3a>
 8009004:	2bff      	cmp	r3, #255	; 0xff
 8009006:	d024      	beq.n	8009052 <USBD_MSC_Setup+0x82>
 8009008:	e03b      	b.n	8009082 <USBD_MSC_Setup+0xb2>
    {
    case BOT_GET_MAX_LUN:
      if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	885b      	ldrh	r3, [r3, #2]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d118      	bne.n	8009044 <USBD_MSC_Setup+0x74>
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	88db      	ldrh	r3, [r3, #6]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d114      	bne.n	8009044 <USBD_MSC_Setup+0x74>
          ((req->bmRequest & 0x80U) == 0x80U))
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	781b      	ldrb	r3, [r3, #0]
 800901e:	b25b      	sxtb	r3, r3
      if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8009020:	2b00      	cmp	r3, #0
 8009022:	da0f      	bge.n	8009044 <USBD_MSC_Setup+0x74>
      {
        hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800902a:	699b      	ldr	r3, [r3, #24]
 800902c:	4798      	blx	r3
 800902e:	4603      	mov	r3, r0
 8009030:	461a      	mov	r2, r3
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	601a      	str	r2, [r3, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	2201      	movs	r2, #1
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f002 fc58 	bl	800b8f2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009042:	e025      	b.n	8009090 <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev, req);
 8009044:	6839      	ldr	r1, [r7, #0]
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f002 fbe2 	bl	800b810 <USBD_CtlError>
        ret = USBD_FAIL;
 800904c:	2303      	movs	r3, #3
 800904e:	75fb      	strb	r3, [r7, #23]
      break;
 8009050:	e01e      	b.n	8009090 <USBD_MSC_Setup+0xc0>

    case BOT_RESET :
      if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	885b      	ldrh	r3, [r3, #2]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d10c      	bne.n	8009074 <USBD_MSC_Setup+0xa4>
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	88db      	ldrh	r3, [r3, #6]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d108      	bne.n	8009074 <USBD_MSC_Setup+0xa4>
          ((req->bmRequest & 0x80U) != 0x80U))
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	b25b      	sxtb	r3, r3
      if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8009068:	2b00      	cmp	r3, #0
 800906a:	db03      	blt.n	8009074 <USBD_MSC_Setup+0xa4>
      {
        MSC_BOT_Reset(pdev);
 800906c:	6878      	ldr	r0, [r7, #4]
 800906e:	f000 f940 	bl	80092f2 <MSC_BOT_Reset>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009072:	e00d      	b.n	8009090 <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev, req);
 8009074:	6839      	ldr	r1, [r7, #0]
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f002 fbca 	bl	800b810 <USBD_CtlError>
        ret = USBD_FAIL;
 800907c:	2303      	movs	r3, #3
 800907e:	75fb      	strb	r3, [r7, #23]
      break;
 8009080:	e006      	b.n	8009090 <USBD_MSC_Setup+0xc0>

    default:
      USBD_CtlError(pdev, req);
 8009082:	6839      	ldr	r1, [r7, #0]
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f002 fbc3 	bl	800b810 <USBD_CtlError>
      ret = USBD_FAIL;
 800908a:	2303      	movs	r3, #3
 800908c:	75fb      	strb	r3, [r7, #23]
      break;
 800908e:	bf00      	nop
    }
    break;
 8009090:	e081      	b.n	8009196 <USBD_MSC_Setup+0x1c6>
    /* Interface & Endpoint request */
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	785b      	ldrb	r3, [r3, #1]
 8009096:	2b0b      	cmp	r3, #11
 8009098:	d86d      	bhi.n	8009176 <USBD_MSC_Setup+0x1a6>
 800909a:	a201      	add	r2, pc, #4	; (adr r2, 80090a0 <USBD_MSC_Setup+0xd0>)
 800909c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a0:	080090d1 	.word	0x080090d1
 80090a4:	08009147 	.word	0x08009147
 80090a8:	08009177 	.word	0x08009177
 80090ac:	08009177 	.word	0x08009177
 80090b0:	08009177 	.word	0x08009177
 80090b4:	08009177 	.word	0x08009177
 80090b8:	08009177 	.word	0x08009177
 80090bc:	08009177 	.word	0x08009177
 80090c0:	08009177 	.word	0x08009177
 80090c4:	08009177 	.word	0x08009177
 80090c8:	080090f9 	.word	0x080090f9
 80090cc:	08009121 	.word	0x08009121
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090d6:	2b03      	cmp	r3, #3
 80090d8:	d107      	bne.n	80090ea <USBD_MSC_Setup+0x11a>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80090da:	f107 030e 	add.w	r3, r7, #14
 80090de:	2202      	movs	r2, #2
 80090e0:	4619      	mov	r1, r3
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f002 fc05 	bl	800b8f2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80090e8:	e04d      	b.n	8009186 <USBD_MSC_Setup+0x1b6>
        USBD_CtlError(pdev, req);
 80090ea:	6839      	ldr	r1, [r7, #0]
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f002 fb8f 	bl	800b810 <USBD_CtlError>
        ret = USBD_FAIL;
 80090f2:	2303      	movs	r3, #3
 80090f4:	75fb      	strb	r3, [r7, #23]
      break;
 80090f6:	e046      	b.n	8009186 <USBD_MSC_Setup+0x1b6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090fe:	2b03      	cmp	r3, #3
 8009100:	d107      	bne.n	8009112 <USBD_MSC_Setup+0x142>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	3304      	adds	r3, #4
 8009106:	2201      	movs	r2, #1
 8009108:	4619      	mov	r1, r3
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f002 fbf1 	bl	800b8f2 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009110:	e039      	b.n	8009186 <USBD_MSC_Setup+0x1b6>
        USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f002 fb7b 	bl	800b810 <USBD_CtlError>
        ret = USBD_FAIL;
 800911a:	2303      	movs	r3, #3
 800911c:	75fb      	strb	r3, [r7, #23]
      break;
 800911e:	e032      	b.n	8009186 <USBD_MSC_Setup+0x1b6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009126:	2b03      	cmp	r3, #3
 8009128:	d106      	bne.n	8009138 <USBD_MSC_Setup+0x168>
      {
        hmsc->interface = (uint8_t)(req->wValue);
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	885b      	ldrh	r3, [r3, #2]
 800912e:	b2db      	uxtb	r3, r3
 8009130:	461a      	mov	r2, r3
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	605a      	str	r2, [r3, #4]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009136:	e026      	b.n	8009186 <USBD_MSC_Setup+0x1b6>
        USBD_CtlError(pdev, req);
 8009138:	6839      	ldr	r1, [r7, #0]
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f002 fb68 	bl	800b810 <USBD_CtlError>
        ret = USBD_FAIL;
 8009140:	2303      	movs	r3, #3
 8009142:	75fb      	strb	r3, [r7, #23]
      break;
 8009144:	e01f      	b.n	8009186 <USBD_MSC_Setup+0x1b6>

    case USB_REQ_CLEAR_FEATURE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800914c:	2b03      	cmp	r3, #3
 800914e:	d119      	bne.n	8009184 <USBD_MSC_Setup+0x1b4>
      {
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	885b      	ldrh	r3, [r3, #2]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d115      	bne.n	8009184 <USBD_MSC_Setup+0x1b4>
        {
          /* Flush the FIFO */
          (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	889b      	ldrh	r3, [r3, #4]
 800915c:	b2db      	uxtb	r3, r3
 800915e:	4619      	mov	r1, r3
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f005 fa99 	bl	800e698 <USBD_LL_FlushEP>

          /* Handle BOT error */
          MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	889b      	ldrh	r3, [r3, #4]
 800916a:	b2db      	uxtb	r3, r3
 800916c:	4619      	mov	r1, r3
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 fa5a 	bl	8009628 <MSC_BOT_CplClrFeature>
        }
      }
      break;
 8009174:	e006      	b.n	8009184 <USBD_MSC_Setup+0x1b4>

    default:
      USBD_CtlError(pdev, req);
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f002 fb49 	bl	800b810 <USBD_CtlError>
      ret = USBD_FAIL;
 800917e:	2303      	movs	r3, #3
 8009180:	75fb      	strb	r3, [r7, #23]
      break;
 8009182:	e000      	b.n	8009186 <USBD_MSC_Setup+0x1b6>
      break;
 8009184:	bf00      	nop
    }
    break;
 8009186:	e006      	b.n	8009196 <USBD_MSC_Setup+0x1c6>

  default:
    USBD_CtlError(pdev, req);
 8009188:	6839      	ldr	r1, [r7, #0]
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f002 fb40 	bl	800b810 <USBD_CtlError>
    ret = USBD_FAIL;
 8009190:	2303      	movs	r3, #3
 8009192:	75fb      	strb	r3, [r7, #23]
    break;
 8009194:	bf00      	nop
  }

  return (uint8_t)ret;
 8009196:	7dfb      	ldrb	r3, [r7, #23]
}
 8009198:	4618      	mov	r0, r3
 800919a:	3718      	adds	r7, #24
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <USBD_MSC_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b082      	sub	sp, #8
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	460b      	mov	r3, r1
 80091aa:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 80091ac:	78fb      	ldrb	r3, [r7, #3]
 80091ae:	4619      	mov	r1, r3
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f000 f8d1 	bl	8009358 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 80091b6:	2300      	movs	r3, #0
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3708      	adds	r7, #8
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <USBD_MSC_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	460b      	mov	r3, r1
 80091ca:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 80091cc:	78fb      	ldrb	r3, [r7, #3]
 80091ce:	4619      	mov	r1, r3
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f000 f8f2 	bl	80093ba <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 80091d6:	2300      	movs	r3, #0
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3708      	adds	r7, #8
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgHSDesc);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2220      	movs	r2, #32
 80091ec:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 80091ee:	4b03      	ldr	r3, [pc, #12]	; (80091fc <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr
 80091fc:	24000048 	.word	0x24000048

08009200 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgFSDesc);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2220      	movs	r2, #32
 800920c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 800920e:	4b03      	ldr	r3, [pc, #12]	; (800921c <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 8009210:	4618      	mov	r0, r3
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr
 800921c:	24000068 	.word	0x24000068

08009220 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_OtherSpeedCfgDesc);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2220      	movs	r2, #32
 800922c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 800922e:	4b03      	ldr	r3, [pc, #12]	; (800923c <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009230:	4618      	mov	r0, r3
 8009232:	370c      	adds	r7, #12
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr
 800923c:	24000088 	.word	0x24000088

08009240 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	220a      	movs	r2, #10
 800924c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800924e:	4b03      	ldr	r3, [pc, #12]	; (800925c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009250:	4618      	mov	r0, r3
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	240000a8 	.word	0x240000a8

08009260 <USBD_MSC_RegisterStorage>:
* @brief  USBD_MSC_RegisterStorage
* @param  fops: storage callback
* @retval status
*/
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d101      	bne.n	8009274 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009270:	2303      	movs	r3, #3
 8009272:	e004      	b.n	800927e <USBD_MSC_RegisterStorage+0x1e>
  }

  pdev->pUserData = fops;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	683a      	ldr	r2, [r7, #0]
 8009278:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800927c:	2300      	movs	r3, #0
}
 800927e:	4618      	mov	r0, r3
 8009280:	370c      	adds	r7, #12
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr

0800928a <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b084      	sub	sp, #16
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009298:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2200      	movs	r2, #0
 80092a4:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2200      	movs	r2, #0
 80092aa:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  hmsc->scsi_sense_head = 0U;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2200      	movs	r2, #0
 80092b2:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	2000      	movs	r0, #0
 80092c8:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 80092ca:	2101      	movs	r1, #1
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f005 f9e3 	bl	800e698 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 80092d2:	2181      	movs	r1, #129	; 0x81
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f005 f9df 	bl	800e698 <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f503 7204 	add.w	r2, r3, #528	; 0x210
 80092e0:	231f      	movs	r3, #31
 80092e2:	2101      	movs	r1, #1
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f005 faa0 	bl	800e82a <USBD_LL_PrepareReceive>
                               USBD_BOT_CBW_LENGTH);
}
 80092ea:	bf00      	nop
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b084      	sub	sp, #16
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009300:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2200      	movs	r2, #0
 8009306:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2201      	movs	r2, #1
 800930c:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSC_EPIN_ADDR);
 800930e:	2181      	movs	r1, #129	; 0x81
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f005 f9ff 	bl	800e714 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSC_EPOUT_ADDR);
 8009316:	2101      	movs	r1, #1
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f005 f9fb 	bl	800e714 <USBD_LL_ClearStallEP>

  /* Prapare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	f503 7204 	add.w	r2, r3, #528	; 0x210
 8009324:	231f      	movs	r3, #31
 8009326:	2101      	movs	r1, #1
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f005 fa7e 	bl	800e82a <USBD_LL_PrepareReceive>
                               USBD_BOT_CBW_LENGTH);
}
 800932e:	bf00      	nop
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8009336:	b480      	push	{r7}
 8009338:	b085      	sub	sp, #20
 800933a:	af00      	add	r7, sp, #0
 800933c:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009344:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state = USBD_BOT_IDLE;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2200      	movs	r2, #0
 800934a:	721a      	strb	r2, [r3, #8]
}
 800934c:	bf00      	nop
 800934e:	3714      	adds	r7, #20
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <MSC_BOT_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	460b      	mov	r3, r1
 8009362:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800936a:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	7a1b      	ldrb	r3, [r3, #8]
 8009370:	2b02      	cmp	r3, #2
 8009372:	d004      	beq.n	800937e <MSC_BOT_DataIn+0x26>
 8009374:	2b02      	cmp	r3, #2
 8009376:	db19      	blt.n	80093ac <MSC_BOT_DataIn+0x54>
 8009378:	2b04      	cmp	r3, #4
 800937a:	dc17      	bgt.n	80093ac <MSC_BOT_DataIn+0x54>
 800937c:	e011      	b.n	80093a2 <MSC_BOT_DataIn+0x4a>
  {
  case USBD_BOT_DATA_IN:
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800938a:	461a      	mov	r2, r3
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 f973 	bl	8009678 <SCSI_ProcessCmd>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	da0b      	bge.n	80093b0 <MSC_BOT_DataIn+0x58>
    {
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8009398:	2101      	movs	r1, #1
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 f8ea 	bl	8009574 <MSC_BOT_SendCSW>
    }
    break;
 80093a0:	e006      	b.n	80093b0 <MSC_BOT_DataIn+0x58>

  case USBD_BOT_SEND_DATA:
  case USBD_BOT_LAST_DATA_IN:
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80093a2:	2100      	movs	r1, #0
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f000 f8e5 	bl	8009574 <MSC_BOT_SendCSW>
    break;
 80093aa:	e002      	b.n	80093b2 <MSC_BOT_DataIn+0x5a>

  default:
    break;
 80093ac:	bf00      	nop
 80093ae:	e000      	b.n	80093b2 <MSC_BOT_DataIn+0x5a>
    break;
 80093b0:	bf00      	nop
  }
}
 80093b2:	bf00      	nop
 80093b4:	3710      	adds	r7, #16
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <MSC_BOT_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b084      	sub	sp, #16
 80093be:	af00      	add	r7, sp, #0
 80093c0:	6078      	str	r0, [r7, #4]
 80093c2:	460b      	mov	r3, r1
 80093c4:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093cc:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	7a1b      	ldrb	r3, [r3, #8]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d002      	beq.n	80093dc <MSC_BOT_DataOut+0x22>
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d004      	beq.n	80093e4 <MSC_BOT_DataOut+0x2a>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 80093da:	e015      	b.n	8009408 <MSC_BOT_DataOut+0x4e>
      MSC_BOT_CBW_Decode(pdev);
 80093dc:	6878      	ldr	r0, [r7, #4]
 80093de:	f000 f817 	bl	8009410 <MSC_BOT_CBW_Decode>
      break;
 80093e2:	e011      	b.n	8009408 <MSC_BOT_DataOut+0x4e>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f203 231f 	addw	r3, r3, #543	; 0x21f
 80093f0:	461a      	mov	r2, r3
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 f940 	bl	8009678 <SCSI_ProcessCmd>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	da03      	bge.n	8009406 <MSC_BOT_DataOut+0x4c>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80093fe:	2101      	movs	r1, #1
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 f8b7 	bl	8009574 <MSC_BOT_SendCSW>
      break;
 8009406:	bf00      	nop
  }
}
 8009408:	bf00      	nop
 800940a:	3710      	adds	r7, #16
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b084      	sub	sp, #16
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800941e:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8009438:	2101      	movs	r1, #1
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f005 fa16 	bl	800e86c <USBD_LL_GetRxDataSize>
 8009440:	4603      	mov	r3, r0
 8009442:	2b1f      	cmp	r3, #31
 8009444:	d114      	bne.n	8009470 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800944c:	4a32      	ldr	r2, [pc, #200]	; (8009518 <MSC_BOT_CBW_Decode+0x108>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d10e      	bne.n	8009470 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8009458:	2b01      	cmp	r3, #1
 800945a:	d809      	bhi.n	8009470 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 8009462:	2b00      	cmp	r3, #0
 8009464:	d004      	beq.n	8009470 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength > 16U))
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800946c:	2b10      	cmp	r3, #16
 800946e:	d90e      	bls.n	800948e <MSC_BOT_CBW_Decode+0x7e>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009476:	2320      	movs	r3, #32
 8009478:	2205      	movs	r2, #5
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 fcc9 	bl	8009e12 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	2202      	movs	r2, #2
 8009484:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f000 f8a0 	bl	80095cc <MSC_BOT_Abort>
 800948c:	e041      	b.n	8009512 <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800949a:	461a      	mov	r2, r3
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 f8eb 	bl	8009678 <SCSI_ProcessCmd>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	da0c      	bge.n	80094c2 <MSC_BOT_CBW_Decode+0xb2>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	7a1b      	ldrb	r3, [r3, #8]
 80094ac:	2b05      	cmp	r3, #5
 80094ae:	d104      	bne.n	80094ba <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80094b0:	2101      	movs	r1, #1
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 f85e 	bl	8009574 <MSC_BOT_SendCSW>
 80094b8:	e02b      	b.n	8009512 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 f886 	bl	80095cc <MSC_BOT_Abort>
 80094c0:	e027      	b.n	8009512 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	7a1b      	ldrb	r3, [r3, #8]
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d022      	beq.n	8009510 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d01e      	beq.n	8009510 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80094d6:	2b03      	cmp	r3, #3
 80094d8:	d01a      	beq.n	8009510 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	68db      	ldr	r3, [r3, #12]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d009      	beq.n	80094f6 <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	f103 0110 	add.w	r1, r3, #16
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	68db      	ldr	r3, [r3, #12]
 80094ec:	461a      	mov	r2, r3
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f814 	bl	800951c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 80094f4:	e00d      	b.n	8009512 <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	68db      	ldr	r3, [r3, #12]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d104      	bne.n	8009508 <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80094fe:	2100      	movs	r1, #0
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 f837 	bl	8009574 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8009506:	e004      	b.n	8009512 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 f85f 	bl	80095cc <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800950e:	e000      	b.n	8009512 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 8009510:	bf00      	nop
    }
  }
}
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}
 8009518:	43425355 	.word	0x43425355

0800951c <MSC_BOT_SendData>:
* @param  buf: pointer to data buffer
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b086      	sub	sp, #24
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800952e:	617b      	str	r3, [r7, #20]

  uint32_t length = MIN(hmsc->cbw.dDataLength, len);
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8009536:	687a      	ldr	r2, [r7, #4]
 8009538:	4293      	cmp	r3, r2
 800953a:	bf28      	it	cs
 800953c:	4613      	movcs	r3, r2
 800953e:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8009540:	697b      	ldr	r3, [r7, #20]
 8009542:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	1ad2      	subs	r2, r2, r3
 800954a:	697b      	ldr	r3, [r7, #20]
 800954c:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	2200      	movs	r2, #0
 8009554:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	2204      	movs	r2, #4
 800955c:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	68ba      	ldr	r2, [r7, #8]
 8009562:	2181      	movs	r1, #129	; 0x81
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	f005 f93f 	bl	800e7e8 <USBD_LL_Transmit>
}
 800956a:	bf00      	nop
 800956c:	3718      	adds	r7, #24
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
	...

08009574 <MSC_BOT_SendCSW>:
* @param  pdev: device instance
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	460b      	mov	r3, r1
 800957e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009586:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4a0f      	ldr	r2, [pc, #60]	; (80095c8 <MSC_BOT_SendCSW+0x54>)
 800958c:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.bStatus = CSW_Status;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	78fa      	ldrb	r2, [r7, #3]
 8009594:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2200      	movs	r2, #0
 800959c:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)&hmsc->csw,
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f503 720c 	add.w	r2, r3, #560	; 0x230
 80095a4:	230d      	movs	r3, #13
 80095a6:	2181      	movs	r1, #129	; 0x81
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f005 f91d 	bl	800e7e8 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f503 7204 	add.w	r2, r3, #528	; 0x210
 80095b4:	231f      	movs	r3, #31
 80095b6:	2101      	movs	r1, #1
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f005 f936 	bl	800e82a <USBD_LL_PrepareReceive>
                               USBD_BOT_CBW_LENGTH);
}
 80095be:	bf00      	nop
 80095c0:	3710      	adds	r7, #16
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	53425355 	.word	0x53425355

080095cc <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095da:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d10c      	bne.n	8009600 <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d007      	beq.n	8009600 <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d103      	bne.n	8009600 <MSC_BOT_Abort+0x34>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 80095f8:	2101      	movs	r1, #1
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f005 f86b 	bl	800e6d6 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009600:	2181      	movs	r1, #129	; 0x81
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f005 f867 	bl	800e6d6 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	7a5b      	ldrb	r3, [r3, #9]
 800960c:	2b02      	cmp	r3, #2
 800960e:	d107      	bne.n	8009620 <MSC_BOT_Abort+0x54>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009610:	2181      	movs	r1, #129	; 0x81
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f005 f85f 	bl	800e6d6 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8009618:	2101      	movs	r1, #1
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f005 f85b 	bl	800e6d6 <USBD_LL_StallEP>
  }
}
 8009620:	bf00      	nop
 8009622:	3710      	adds	r7, #16
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800963a:	60fb      	str	r3, [r7, #12]

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	7a5b      	ldrb	r3, [r3, #9]
 8009640:	2b02      	cmp	r3, #2
 8009642:	d108      	bne.n	8009656 <MSC_BOT_CplClrFeature+0x2e>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009644:	2181      	movs	r1, #129	; 0x81
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f005 f845 	bl	800e6d6 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800964c:	2101      	movs	r1, #1
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f005 f841 	bl	800e6d6 <USBD_LL_StallEP>
 8009654:	e00d      	b.n	8009672 <MSC_BOT_CplClrFeature+0x4a>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8009656:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800965a:	2b00      	cmp	r3, #0
 800965c:	da08      	bge.n	8009670 <MSC_BOT_CplClrFeature+0x48>
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	7a5b      	ldrb	r3, [r3, #9]
 8009662:	2b01      	cmp	r3, #1
 8009664:	d004      	beq.n	8009670 <MSC_BOT_CplClrFeature+0x48>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8009666:	2101      	movs	r1, #1
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7ff ff83 	bl	8009574 <MSC_BOT_SendCSW>
 800966e:	e000      	b.n	8009672 <MSC_BOT_CplClrFeature+0x4a>
  }
  else
  {
    return;
 8009670:	bf00      	nop
  }
}
 8009672:	3710      	adds	r7, #16
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b086      	sub	sp, #24
 800967c:	af00      	add	r7, sp, #0
 800967e:	60f8      	str	r0, [r7, #12]
 8009680:	460b      	mov	r3, r1
 8009682:	607a      	str	r2, [r7, #4]
 8009684:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800968c:	613b      	str	r3, [r7, #16]

  switch (cmd[0])
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	781b      	ldrb	r3, [r3, #0]
 8009692:	2b25      	cmp	r3, #37	; 0x25
 8009694:	d06e      	beq.n	8009774 <SCSI_ProcessCmd+0xfc>
 8009696:	2b25      	cmp	r3, #37	; 0x25
 8009698:	dc11      	bgt.n	80096be <SCSI_ProcessCmd+0x46>
 800969a:	2b1a      	cmp	r3, #26
 800969c:	d04f      	beq.n	800973e <SCSI_ProcessCmd+0xc6>
 800969e:	2b1a      	cmp	r3, #26
 80096a0:	dc06      	bgt.n	80096b0 <SCSI_ProcessCmd+0x38>
 80096a2:	2b03      	cmp	r3, #3
 80096a4:	d027      	beq.n	80096f6 <SCSI_ProcessCmd+0x7e>
 80096a6:	2b12      	cmp	r3, #18
 80096a8:	d02e      	beq.n	8009708 <SCSI_ProcessCmd+0x90>
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d01a      	beq.n	80096e4 <SCSI_ProcessCmd+0x6c>
 80096ae:	e0a0      	b.n	80097f2 <SCSI_ProcessCmd+0x17a>
 80096b0:	2b1e      	cmp	r3, #30
 80096b2:	d03b      	beq.n	800972c <SCSI_ProcessCmd+0xb4>
 80096b4:	2b23      	cmp	r3, #35	; 0x23
 80096b6:	d054      	beq.n	8009762 <SCSI_ProcessCmd+0xea>
 80096b8:	2b1b      	cmp	r3, #27
 80096ba:	d02e      	beq.n	800971a <SCSI_ProcessCmd+0xa2>
 80096bc:	e099      	b.n	80097f2 <SCSI_ProcessCmd+0x17a>
 80096be:	2b5a      	cmp	r3, #90	; 0x5a
 80096c0:	d046      	beq.n	8009750 <SCSI_ProcessCmd+0xd8>
 80096c2:	2b5a      	cmp	r3, #90	; 0x5a
 80096c4:	dc07      	bgt.n	80096d6 <SCSI_ProcessCmd+0x5e>
 80096c6:	2b2a      	cmp	r3, #42	; 0x2a
 80096c8:	d078      	beq.n	80097bc <SCSI_ProcessCmd+0x144>
 80096ca:	2b2f      	cmp	r3, #47	; 0x2f
 80096cc:	f000 8088 	beq.w	80097e0 <SCSI_ProcessCmd+0x168>
 80096d0:	2b28      	cmp	r3, #40	; 0x28
 80096d2:	d061      	beq.n	8009798 <SCSI_ProcessCmd+0x120>
 80096d4:	e08d      	b.n	80097f2 <SCSI_ProcessCmd+0x17a>
 80096d6:	2ba8      	cmp	r3, #168	; 0xa8
 80096d8:	d067      	beq.n	80097aa <SCSI_ProcessCmd+0x132>
 80096da:	2baa      	cmp	r3, #170	; 0xaa
 80096dc:	d077      	beq.n	80097ce <SCSI_ProcessCmd+0x156>
 80096de:	2b9e      	cmp	r3, #158	; 0x9e
 80096e0:	d051      	beq.n	8009786 <SCSI_ProcessCmd+0x10e>
 80096e2:	e086      	b.n	80097f2 <SCSI_ProcessCmd+0x17a>
  {
  case SCSI_TEST_UNIT_READY:
    ret = SCSI_TestUnitReady(pdev, lun, cmd);
 80096e4:	7afb      	ldrb	r3, [r7, #11]
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	4619      	mov	r1, r3
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f000 f893 	bl	8009816 <SCSI_TestUnitReady>
 80096f0:	4603      	mov	r3, r0
 80096f2:	75fb      	strb	r3, [r7, #23]
    break;
 80096f4:	e089      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_REQUEST_SENSE:
    ret = SCSI_RequestSense(pdev, lun, cmd);
 80096f6:	7afb      	ldrb	r3, [r7, #11]
 80096f8:	687a      	ldr	r2, [r7, #4]
 80096fa:	4619      	mov	r1, r3
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f000 fb0f 	bl	8009d20 <SCSI_RequestSense>
 8009702:	4603      	mov	r3, r0
 8009704:	75fb      	strb	r3, [r7, #23]
    break;
 8009706:	e080      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_INQUIRY:
    ret = SCSI_Inquiry(pdev, lun, cmd);
 8009708:	7afb      	ldrb	r3, [r7, #11]
 800970a:	687a      	ldr	r2, [r7, #4]
 800970c:	4619      	mov	r1, r3
 800970e:	68f8      	ldr	r0, [r7, #12]
 8009710:	f000 f8cc 	bl	80098ac <SCSI_Inquiry>
 8009714:	4603      	mov	r3, r0
 8009716:	75fb      	strb	r3, [r7, #23]
    break;
 8009718:	e077      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_START_STOP_UNIT:
    ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800971a:	7afb      	ldrb	r3, [r7, #11]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	4619      	mov	r1, r3
 8009720:	68f8      	ldr	r0, [r7, #12]
 8009722:	f000 fbb9 	bl	8009e98 <SCSI_StartStopUnit>
 8009726:	4603      	mov	r3, r0
 8009728:	75fb      	strb	r3, [r7, #23]
    break;
 800972a:	e06e      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_ALLOW_MEDIUM_REMOVAL:
    ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800972c:	7afb      	ldrb	r3, [r7, #11]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	4619      	mov	r1, r3
 8009732:	68f8      	ldr	r0, [r7, #12]
 8009734:	f000 fbfb 	bl	8009f2e <SCSI_AllowPreventRemovable>
 8009738:	4603      	mov	r3, r0
 800973a:	75fb      	strb	r3, [r7, #23]
    break;
 800973c:	e065      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_MODE_SENSE6:
    ret = SCSI_ModeSense6(pdev, lun, cmd);
 800973e:	7afb      	ldrb	r3, [r7, #11]
 8009740:	687a      	ldr	r2, [r7, #4]
 8009742:	4619      	mov	r1, r3
 8009744:	68f8      	ldr	r0, [r7, #12]
 8009746:	f000 fa9f 	bl	8009c88 <SCSI_ModeSense6>
 800974a:	4603      	mov	r3, r0
 800974c:	75fb      	strb	r3, [r7, #23]
    break;
 800974e:	e05c      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_MODE_SENSE10:
    ret = SCSI_ModeSense10(pdev, lun, cmd);
 8009750:	7afb      	ldrb	r3, [r7, #11]
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	4619      	mov	r1, r3
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f000 fabc 	bl	8009cd4 <SCSI_ModeSense10>
 800975c:	4603      	mov	r3, r0
 800975e:	75fb      	strb	r3, [r7, #23]
    break;
 8009760:	e053      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_READ_FORMAT_CAPACITIES:
    ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8009762:	7afb      	ldrb	r3, [r7, #11]
 8009764:	687a      	ldr	r2, [r7, #4]
 8009766:	4619      	mov	r1, r3
 8009768:	68f8      	ldr	r0, [r7, #12]
 800976a:	f000 fa20 	bl	8009bae <SCSI_ReadFormatCapacity>
 800976e:	4603      	mov	r3, r0
 8009770:	75fb      	strb	r3, [r7, #23]
    break;
 8009772:	e04a      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_READ_CAPACITY10:
    ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8009774:	7afb      	ldrb	r3, [r7, #11]
 8009776:	687a      	ldr	r2, [r7, #4]
 8009778:	4619      	mov	r1, r3
 800977a:	68f8      	ldr	r0, [r7, #12]
 800977c:	f000 f904 	bl	8009988 <SCSI_ReadCapacity10>
 8009780:	4603      	mov	r3, r0
 8009782:	75fb      	strb	r3, [r7, #23]
    break;
 8009784:	e041      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_READ_CAPACITY16:
    ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8009786:	7afb      	ldrb	r3, [r7, #11]
 8009788:	687a      	ldr	r2, [r7, #4]
 800978a:	4619      	mov	r1, r3
 800978c:	68f8      	ldr	r0, [r7, #12]
 800978e:	f000 f96a 	bl	8009a66 <SCSI_ReadCapacity16>
 8009792:	4603      	mov	r3, r0
 8009794:	75fb      	strb	r3, [r7, #23]
    break;
 8009796:	e038      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_READ10:
    ret = SCSI_Read10(pdev, lun, cmd);
 8009798:	7afb      	ldrb	r3, [r7, #11]
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	4619      	mov	r1, r3
 800979e:	68f8      	ldr	r0, [r7, #12]
 80097a0:	f000 fbe8 	bl	8009f74 <SCSI_Read10>
 80097a4:	4603      	mov	r3, r0
 80097a6:	75fb      	strb	r3, [r7, #23]
    break;
 80097a8:	e02f      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_READ12:
    ret = SCSI_Read12(pdev, lun, cmd);
 80097aa:	7afb      	ldrb	r3, [r7, #11]
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	4619      	mov	r1, r3
 80097b0:	68f8      	ldr	r0, [r7, #12]
 80097b2:	f000 fc79 	bl	800a0a8 <SCSI_Read12>
 80097b6:	4603      	mov	r3, r0
 80097b8:	75fb      	strb	r3, [r7, #23]
    break;
 80097ba:	e026      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_WRITE10:
    ret = SCSI_Write10(pdev, lun, cmd);
 80097bc:	7afb      	ldrb	r3, [r7, #11]
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	4619      	mov	r1, r3
 80097c2:	68f8      	ldr	r0, [r7, #12]
 80097c4:	f000 fd15 	bl	800a1f2 <SCSI_Write10>
 80097c8:	4603      	mov	r3, r0
 80097ca:	75fb      	strb	r3, [r7, #23]
    break;
 80097cc:	e01d      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_WRITE12:
    ret = SCSI_Write12(pdev, lun, cmd);
 80097ce:	7afb      	ldrb	r3, [r7, #11]
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	4619      	mov	r1, r3
 80097d4:	68f8      	ldr	r0, [r7, #12]
 80097d6:	f000 fdcb 	bl	800a370 <SCSI_Write12>
 80097da:	4603      	mov	r3, r0
 80097dc:	75fb      	strb	r3, [r7, #23]
    break;
 80097de:	e014      	b.n	800980a <SCSI_ProcessCmd+0x192>

  case SCSI_VERIFY10:
    ret = SCSI_Verify10(pdev, lun, cmd);
 80097e0:	7afb      	ldrb	r3, [r7, #11]
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	4619      	mov	r1, r3
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f000 fe91 	bl	800a50e <SCSI_Verify10>
 80097ec:	4603      	mov	r3, r0
 80097ee:	75fb      	strb	r3, [r7, #23]
    break;
 80097f0:	e00b      	b.n	800980a <SCSI_ProcessCmd+0x192>

  default:
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 80097f2:	7af9      	ldrb	r1, [r7, #11]
 80097f4:	2320      	movs	r3, #32
 80097f6:	2205      	movs	r2, #5
 80097f8:	68f8      	ldr	r0, [r7, #12]
 80097fa:	f000 fb0a 	bl	8009e12 <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	2202      	movs	r2, #2
 8009802:	725a      	strb	r2, [r3, #9]
    ret = -1;
 8009804:	23ff      	movs	r3, #255	; 0xff
 8009806:	75fb      	strb	r3, [r7, #23]
    break;
 8009808:	bf00      	nop
  }

  return ret;
 800980a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800980e:	4618      	mov	r0, r3
 8009810:	3718      	adds	r7, #24
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}

08009816 <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009816:	b580      	push	{r7, lr}
 8009818:	b086      	sub	sp, #24
 800981a:	af00      	add	r7, sp, #0
 800981c:	60f8      	str	r0, [r7, #12]
 800981e:	460b      	mov	r3, r1
 8009820:	607a      	str	r2, [r7, #4]
 8009822:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800982a:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00a      	beq.n	800984c <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009836:	697b      	ldr	r3, [r7, #20]
 8009838:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800983c:	2320      	movs	r3, #32
 800983e:	2205      	movs	r2, #5
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f000 fae6 	bl	8009e12 <SCSI_SenseCode>

    return -1;
 8009846:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800984a:	e02a      	b.n	80098a2 <SCSI_TestUnitReady+0x8c>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009852:	2b02      	cmp	r3, #2
 8009854:	d10b      	bne.n	800986e <SCSI_TestUnitReady+0x58>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009856:	7af9      	ldrb	r1, [r7, #11]
 8009858:	233a      	movs	r3, #58	; 0x3a
 800985a:	2202      	movs	r2, #2
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 fad8 	bl	8009e12 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009862:	697b      	ldr	r3, [r7, #20]
 8009864:	2205      	movs	r2, #5
 8009866:	721a      	strb	r2, [r3, #8]
    return -1;
 8009868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800986c:	e019      	b.n	80098a2 <SCSI_TestUnitReady+0x8c>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	7afa      	ldrb	r2, [r7, #11]
 8009878:	4610      	mov	r0, r2
 800987a:	4798      	blx	r3
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00b      	beq.n	800989a <SCSI_TestUnitReady+0x84>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009882:	7af9      	ldrb	r1, [r7, #11]
 8009884:	233a      	movs	r3, #58	; 0x3a
 8009886:	2202      	movs	r2, #2
 8009888:	68f8      	ldr	r0, [r7, #12]
 800988a:	f000 fac2 	bl	8009e12 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	2205      	movs	r2, #5
 8009892:	721a      	strb	r2, [r3, #8]

    return -1;
 8009894:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009898:	e003      	b.n	80098a2 <SCSI_TestUnitReady+0x8c>
  }
  hmsc->bot_data_length = 0U;
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	2200      	movs	r2, #0
 800989e:	60da      	str	r2, [r3, #12]

  return 0;
 80098a0:	2300      	movs	r3, #0
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	3718      	adds	r7, #24
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
	...

080098ac <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b088      	sub	sp, #32
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	460b      	mov	r3, r1
 80098b6:	607a      	str	r2, [r7, #4]
 80098b8:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80098c0:	61bb      	str	r3, [r7, #24]

  if (hmsc->cbw.dDataLength == 0U)
 80098c2:	69bb      	ldr	r3, [r7, #24]
 80098c4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d10a      	bne.n	80098e2 <SCSI_Inquiry+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80098d2:	2320      	movs	r3, #32
 80098d4:	2205      	movs	r2, #5
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	f000 fa9b 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 80098dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80098e0:	e04a      	b.n	8009978 <SCSI_Inquiry+0xcc>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	3301      	adds	r3, #1
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	f003 0301 	and.w	r3, r3, #1
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d020      	beq.n	8009932 <SCSI_Inquiry+0x86>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	3302      	adds	r3, #2
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d105      	bne.n	8009906 <SCSI_Inquiry+0x5a>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80098fa:	2206      	movs	r2, #6
 80098fc:	4920      	ldr	r1, [pc, #128]	; (8009980 <SCSI_Inquiry+0xd4>)
 80098fe:	69b8      	ldr	r0, [r7, #24]
 8009900:	f000 ff50 	bl	800a7a4 <SCSI_UpdateBotData>
 8009904:	e037      	b.n	8009976 <SCSI_Inquiry+0xca>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	3302      	adds	r3, #2
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	2b80      	cmp	r3, #128	; 0x80
 800990e:	d105      	bne.n	800991c <SCSI_Inquiry+0x70>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8009910:	2208      	movs	r2, #8
 8009912:	491c      	ldr	r1, [pc, #112]	; (8009984 <SCSI_Inquiry+0xd8>)
 8009914:	69b8      	ldr	r0, [r7, #24]
 8009916:	f000 ff45 	bl	800a7a4 <SCSI_UpdateBotData>
 800991a:	e02c      	b.n	8009976 <SCSI_Inquiry+0xca>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800991c:	69bb      	ldr	r3, [r7, #24]
 800991e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009922:	2324      	movs	r3, #36	; 0x24
 8009924:	2205      	movs	r2, #5
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f000 fa73 	bl	8009e12 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800992c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009930:	e022      	b.n	8009978 <SCSI_Inquiry+0xcc>
    }
  }
  else
  {
    pPage = (uint8_t *)&((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009938:	69d9      	ldr	r1, [r3, #28]
 800993a:	7afa      	ldrb	r2, [r7, #11]
 800993c:	4613      	mov	r3, r2
 800993e:	00db      	lsls	r3, r3, #3
 8009940:	4413      	add	r3, r2
 8009942:	009b      	lsls	r3, r3, #2
 8009944:	440b      	add	r3, r1
 8009946:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	3304      	adds	r3, #4
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	b29b      	uxth	r3, r3
 8009950:	3305      	adds	r3, #5
 8009952:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	3304      	adds	r3, #4
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	b29b      	uxth	r3, r3
 800995c:	8bfa      	ldrh	r2, [r7, #30]
 800995e:	429a      	cmp	r2, r3
 8009960:	d303      	bcc.n	800996a <SCSI_Inquiry+0xbe>
    {
      len = params[4];
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	3304      	adds	r3, #4
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800996a:	8bfb      	ldrh	r3, [r7, #30]
 800996c:	461a      	mov	r2, r3
 800996e:	6979      	ldr	r1, [r7, #20]
 8009970:	69b8      	ldr	r0, [r7, #24]
 8009972:	f000 ff17 	bl	800a7a4 <SCSI_UpdateBotData>
  }

  return 0;
 8009976:	2300      	movs	r3, #0
}
 8009978:	4618      	mov	r0, r3
 800997a:	3720      	adds	r7, #32
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	240000b4 	.word	0x240000b4
 8009984:	240000bc 	.word	0x240000bc

08009988 <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b086      	sub	sp, #24
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	460b      	mov	r3, r1
 8009992:	607a      	str	r2, [r7, #4]
 8009994:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800999c:	617b      	str	r3, [r7, #20]

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	697a      	ldr	r2, [r7, #20]
 80099a8:	f502 711a 	add.w	r1, r2, #616	; 0x268
 80099ac:	697a      	ldr	r2, [r7, #20]
 80099ae:	f502 7219 	add.w	r2, r2, #612	; 0x264
 80099b2:	7af8      	ldrb	r0, [r7, #11]
 80099b4:	4798      	blx	r3
 80099b6:	4603      	mov	r3, r0
 80099b8:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80099ba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d104      	bne.n	80099cc <SCSI_ReadCapacity10+0x44>
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d108      	bne.n	80099de <SCSI_ReadCapacity10+0x56>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80099cc:	7af9      	ldrb	r1, [r7, #11]
 80099ce:	233a      	movs	r3, #58	; 0x3a
 80099d0:	2202      	movs	r2, #2
 80099d2:	68f8      	ldr	r0, [r7, #12]
 80099d4:	f000 fa1d 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 80099d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099dc:	e03f      	b.n	8009a5e <SCSI_ReadCapacity10+0xd6>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80099e4:	3b01      	subs	r3, #1
 80099e6:	0e1b      	lsrs	r3, r3, #24
 80099e8:	b2da      	uxtb	r2, r3
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80099f4:	3b01      	subs	r3, #1
 80099f6:	0c1b      	lsrs	r3, r3, #16
 80099f8:	b2da      	uxtb	r2, r3
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009a04:	3b01      	subs	r3, #1
 8009a06:	0a1b      	lsrs	r3, r3, #8
 8009a08:	b2da      	uxtb	r2, r3
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	3b01      	subs	r3, #1
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a24:	161b      	asrs	r3, r3, #24
 8009a26:	b2da      	uxtb	r2, r3
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a32:	141b      	asrs	r3, r3, #16
 8009a34:	b2da      	uxtb	r2, r3
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a40:	0a1b      	lsrs	r3, r3, #8
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	b2da      	uxtb	r2, r3
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a50:	b2da      	uxtb	r2, r3
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	2208      	movs	r2, #8
 8009a5a:	60da      	str	r2, [r3, #12]

  return 0;
 8009a5c:	2300      	movs	r3, #0

}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3718      	adds	r7, #24
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}

08009a66 <SCSI_ReadCapacity16>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b088      	sub	sp, #32
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	60f8      	str	r0, [r7, #12]
 8009a6e:	460b      	mov	r3, r1
 8009a70:	607a      	str	r2, [r7, #4]
 8009a72:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a7a:	61bb      	str	r3, [r7, #24]

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	69ba      	ldr	r2, [r7, #24]
 8009a86:	f502 711a 	add.w	r1, r2, #616	; 0x268
 8009a8a:	69ba      	ldr	r2, [r7, #24]
 8009a8c:	f502 7219 	add.w	r2, r2, #612	; 0x264
 8009a90:	7af8      	ldrb	r0, [r7, #11]
 8009a92:	4798      	blx	r3
 8009a94:	4603      	mov	r3, r0
 8009a96:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009a98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d104      	bne.n	8009aaa <SCSI_ReadCapacity16+0x44>
 8009aa0:	69bb      	ldr	r3, [r7, #24]
 8009aa2:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009aa6:	2b02      	cmp	r3, #2
 8009aa8:	d108      	bne.n	8009abc <SCSI_ReadCapacity16+0x56>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009aaa:	7af9      	ldrb	r1, [r7, #11]
 8009aac:	233a      	movs	r3, #58	; 0x3a
 8009aae:	2202      	movs	r2, #2
 8009ab0:	68f8      	ldr	r0, [r7, #12]
 8009ab2:	f000 f9ae 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 8009ab6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009aba:	e074      	b.n	8009ba6 <SCSI_ReadCapacity16+0x140>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	330a      	adds	r3, #10
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	330b      	adds	r3, #11
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009acc:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	330c      	adds	r3, #12
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8009ad6:	4313      	orrs	r3, r2
                           (uint32_t)params[13];
 8009ad8:	687a      	ldr	r2, [r7, #4]
 8009ada:	320d      	adds	r2, #13
 8009adc:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8009ade:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	77fb      	strb	r3, [r7, #31]
 8009ae8:	e007      	b.n	8009afa <SCSI_ReadCapacity16+0x94>
  {
    hmsc->bot_data[idx] = 0U;
 8009aea:	7ffb      	ldrb	r3, [r7, #31]
 8009aec:	69ba      	ldr	r2, [r7, #24]
 8009aee:	4413      	add	r3, r2
 8009af0:	2200      	movs	r2, #0
 8009af2:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8009af4:	7ffb      	ldrb	r3, [r7, #31]
 8009af6:	3301      	adds	r3, #1
 8009af8:	77fb      	strb	r3, [r7, #31]
 8009afa:	7ffa      	ldrb	r2, [r7, #31]
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d3f2      	bcc.n	8009aea <SCSI_ReadCapacity16+0x84>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	0e1b      	lsrs	r3, r3, #24
 8009b0e:	b2da      	uxtb	r2, r3
 8009b10:	69bb      	ldr	r3, [r7, #24]
 8009b12:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	0c1b      	lsrs	r3, r3, #16
 8009b1e:	b2da      	uxtb	r2, r3
 8009b20:	69bb      	ldr	r3, [r7, #24]
 8009b22:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b2a:	3b01      	subs	r3, #1
 8009b2c:	0a1b      	lsrs	r3, r3, #8
 8009b2e:	b2da      	uxtb	r2, r3
 8009b30:	69bb      	ldr	r3, [r7, #24]
 8009b32:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	69bb      	ldr	r3, [r7, #24]
 8009b42:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b4a:	161b      	asrs	r3, r3, #24
 8009b4c:	b2da      	uxtb	r2, r3
 8009b4e:	69bb      	ldr	r3, [r7, #24]
 8009b50:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009b52:	69bb      	ldr	r3, [r7, #24]
 8009b54:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b58:	141b      	asrs	r3, r3, #16
 8009b5a:	b2da      	uxtb	r2, r3
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b66:	0a1b      	lsrs	r3, r3, #8
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	69bb      	ldr	r3, [r7, #24]
 8009b6e:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 8009b70:	69bb      	ldr	r3, [r7, #24]
 8009b72:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b76:	b2da      	uxtb	r2, r3
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	330a      	adds	r3, #10
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	330b      	adds	r3, #11
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009b8c:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	330c      	adds	r3, #12
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8009b96:	4313      	orrs	r3, r2
                           (uint32_t)params[13];
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	320d      	adds	r2, #13
 8009b9c:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8009b9e:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	60da      	str	r2, [r3, #12]

  return 0;
 8009ba4:	2300      	movs	r3, #0
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3720      	adds	r7, #32
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b088      	sub	sp, #32
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	60f8      	str	r0, [r7, #12]
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	607a      	str	r2, [r7, #4]
 8009bba:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009bc2:	61bb      	str	r3, [r7, #24]

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	f107 0214 	add.w	r2, r7, #20
 8009bd0:	f107 0110 	add.w	r1, r7, #16
 8009bd4:	7af8      	ldrb	r0, [r7, #11]
 8009bd6:	4798      	blx	r3
 8009bd8:	4603      	mov	r3, r0
 8009bda:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009bdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d104      	bne.n	8009bee <SCSI_ReadFormatCapacity+0x40>
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009bea:	2b02      	cmp	r3, #2
 8009bec:	d108      	bne.n	8009c00 <SCSI_ReadFormatCapacity+0x52>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009bee:	7af9      	ldrb	r1, [r7, #11]
 8009bf0:	233a      	movs	r3, #58	; 0x3a
 8009bf2:	2202      	movs	r2, #2
 8009bf4:	68f8      	ldr	r0, [r7, #12]
 8009bf6:	f000 f90c 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 8009bfa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009bfe:	e03e      	b.n	8009c7e <SCSI_ReadFormatCapacity+0xd0>
  }

  for (i = 0U; i < 12U ; i++)
 8009c00:	2300      	movs	r3, #0
 8009c02:	83fb      	strh	r3, [r7, #30]
 8009c04:	e007      	b.n	8009c16 <SCSI_ReadFormatCapacity+0x68>
  {
    hmsc->bot_data[i] = 0U;
 8009c06:	8bfb      	ldrh	r3, [r7, #30]
 8009c08:	69ba      	ldr	r2, [r7, #24]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8009c10:	8bfb      	ldrh	r3, [r7, #30]
 8009c12:	3301      	adds	r3, #1
 8009c14:	83fb      	strh	r3, [r7, #30]
 8009c16:	8bfb      	ldrh	r3, [r7, #30]
 8009c18:	2b0b      	cmp	r3, #11
 8009c1a:	d9f4      	bls.n	8009c06 <SCSI_ReadFormatCapacity+0x58>
  }

  hmsc->bot_data[3] = 0x08U;
 8009c1c:	69bb      	ldr	r3, [r7, #24]
 8009c1e:	2208      	movs	r2, #8
 8009c20:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	0e1b      	lsrs	r3, r3, #24
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	3b01      	subs	r3, #1
 8009c32:	0c1b      	lsrs	r3, r3, #16
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	69bb      	ldr	r3, [r7, #24]
 8009c38:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	0a1b      	lsrs	r3, r3, #8
 8009c40:	b2da      	uxtb	r2, r3
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8009c46:	693b      	ldr	r3, [r7, #16]
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	b2da      	uxtb	r2, r3
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	2202      	movs	r2, #2
 8009c56:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8009c58:	8abb      	ldrh	r3, [r7, #20]
 8009c5a:	141b      	asrs	r3, r3, #16
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	69bb      	ldr	r3, [r7, #24]
 8009c60:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8009c62:	8abb      	ldrh	r3, [r7, #20]
 8009c64:	0a1b      	lsrs	r3, r3, #8
 8009c66:	b29b      	uxth	r3, r3
 8009c68:	b2da      	uxtb	r2, r3
 8009c6a:	69bb      	ldr	r3, [r7, #24]
 8009c6c:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8009c6e:	8abb      	ldrh	r3, [r7, #20]
 8009c70:	b2da      	uxtb	r2, r3
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8009c76:	69bb      	ldr	r3, [r7, #24]
 8009c78:	220c      	movs	r2, #12
 8009c7a:	60da      	str	r2, [r3, #12]

  return 0;
 8009c7c:	2300      	movs	r3, #0
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3720      	adds	r7, #32
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
	...

08009c88 <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b086      	sub	sp, #24
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	60f8      	str	r0, [r7, #12]
 8009c90:	460b      	mov	r3, r1
 8009c92:	607a      	str	r2, [r7, #4]
 8009c94:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c9c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 8009c9e:	2317      	movs	r3, #23
 8009ca0:	82fb      	strh	r3, [r7, #22]

  if (params[4] <= len)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	781b      	ldrb	r3, [r3, #0]
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	8afa      	ldrh	r2, [r7, #22]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d303      	bcc.n	8009cb8 <SCSI_ModeSense6+0x30>
  {
    len = params[4];
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	3304      	adds	r3, #4
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8009cb8:	8afb      	ldrh	r3, [r7, #22]
 8009cba:	461a      	mov	r2, r3
 8009cbc:	4904      	ldr	r1, [pc, #16]	; (8009cd0 <SCSI_ModeSense6+0x48>)
 8009cbe:	6938      	ldr	r0, [r7, #16]
 8009cc0:	f000 fd70 	bl	800a7a4 <SCSI_UpdateBotData>

  return 0;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	3718      	adds	r7, #24
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	240000c4 	.word	0x240000c4

08009cd4 <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b086      	sub	sp, #24
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	60f8      	str	r0, [r7, #12]
 8009cdc:	460b      	mov	r3, r1
 8009cde:	607a      	str	r2, [r7, #4]
 8009ce0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ce8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8009cea:	231b      	movs	r3, #27
 8009cec:	82fb      	strh	r3, [r7, #22]

  if (params[8] <= len)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	3308      	adds	r3, #8
 8009cf2:	781b      	ldrb	r3, [r3, #0]
 8009cf4:	b29b      	uxth	r3, r3
 8009cf6:	8afa      	ldrh	r2, [r7, #22]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d303      	bcc.n	8009d04 <SCSI_ModeSense10+0x30>
  {
    len = params[8];
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	3308      	adds	r3, #8
 8009d00:	781b      	ldrb	r3, [r3, #0]
 8009d02:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8009d04:	8afb      	ldrh	r3, [r7, #22]
 8009d06:	461a      	mov	r2, r3
 8009d08:	4904      	ldr	r1, [pc, #16]	; (8009d1c <SCSI_ModeSense10+0x48>)
 8009d0a:	6938      	ldr	r0, [r7, #16]
 8009d0c:	f000 fd4a 	bl	800a7a4 <SCSI_UpdateBotData>

  return 0;
 8009d10:	2300      	movs	r3, #0
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3718      	adds	r7, #24
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	240000dc 	.word	0x240000dc

08009d20 <SCSI_RequestSense>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b086      	sub	sp, #24
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	460b      	mov	r3, r1
 8009d2a:	607a      	str	r2, [r7, #4]
 8009d2c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d34:	613b      	str	r3, [r7, #16]

  if (hmsc->cbw.dDataLength == 0U)
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d10a      	bne.n	8009d56 <SCSI_RequestSense+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009d40:	693b      	ldr	r3, [r7, #16]
 8009d42:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009d46:	2320      	movs	r3, #32
 8009d48:	2205      	movs	r2, #5
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	f000 f861 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 8009d50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009d54:	e059      	b.n	8009e0a <SCSI_RequestSense+0xea>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009d56:	2300      	movs	r3, #0
 8009d58:	75fb      	strb	r3, [r7, #23]
 8009d5a:	e007      	b.n	8009d6c <SCSI_RequestSense+0x4c>
  {
    hmsc->bot_data[i] = 0U;
 8009d5c:	7dfb      	ldrb	r3, [r7, #23]
 8009d5e:	693a      	ldr	r2, [r7, #16]
 8009d60:	4413      	add	r3, r2
 8009d62:	2200      	movs	r2, #0
 8009d64:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009d66:	7dfb      	ldrb	r3, [r7, #23]
 8009d68:	3301      	adds	r3, #1
 8009d6a:	75fb      	strb	r3, [r7, #23]
 8009d6c:	7dfb      	ldrb	r3, [r7, #23]
 8009d6e:	2b11      	cmp	r3, #17
 8009d70:	d9f4      	bls.n	8009d5c <SCSI_RequestSense+0x3c>
  }

  hmsc->bot_data[0] = 0x70U;
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	2270      	movs	r2, #112	; 0x70
 8009d76:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	220c      	movs	r2, #12
 8009d7c:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8009d84:	693b      	ldr	r3, [r7, #16]
 8009d86:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d02e      	beq.n	8009dec <SCSI_RequestSense+0xcc>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009d94:	461a      	mov	r2, r3
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	3248      	adds	r2, #72	; 0x48
 8009d9a:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8009d9e:	693b      	ldr	r3, [r7, #16]
 8009da0:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009da8:	693a      	ldr	r2, [r7, #16]
 8009daa:	3348      	adds	r3, #72	; 0x48
 8009dac:	00db      	lsls	r3, r3, #3
 8009dae:	4413      	add	r3, r2
 8009db0:	791a      	ldrb	r2, [r3, #4]
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009dbc:	693a      	ldr	r2, [r7, #16]
 8009dbe:	3348      	adds	r3, #72	; 0x48
 8009dc0:	00db      	lsls	r3, r3, #3
 8009dc2:	4413      	add	r3, r2
 8009dc4:	795a      	ldrb	r2, [r3, #5]
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	b2da      	uxtb	r2, r3
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009de0:	2b04      	cmp	r3, #4
 8009de2:	d103      	bne.n	8009dec <SCSI_RequestSense+0xcc>
    {
      hmsc->scsi_sense_head = 0U;
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8009dec:	693b      	ldr	r3, [r7, #16]
 8009dee:	2212      	movs	r2, #18
 8009df0:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	3304      	adds	r3, #4
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b12      	cmp	r3, #18
 8009dfa:	d805      	bhi.n	8009e08 <SCSI_RequestSense+0xe8>
  {
    hmsc->bot_data_length = params[4];
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	3304      	adds	r3, #4
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	461a      	mov	r2, r3
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3718      	adds	r7, #24
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Code
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8009e12:	b480      	push	{r7}
 8009e14:	b085      	sub	sp, #20
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	4608      	mov	r0, r1
 8009e1c:	4611      	mov	r1, r2
 8009e1e:	461a      	mov	r2, r3
 8009e20:	4603      	mov	r3, r0
 8009e22:	70fb      	strb	r3, [r7, #3]
 8009e24:	460b      	mov	r3, r1
 8009e26:	70bb      	strb	r3, [r7, #2]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e32:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	3248      	adds	r2, #72	; 0x48
 8009e40:	78b9      	ldrb	r1, [r7, #2]
 8009e42:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e4c:	68fa      	ldr	r2, [r7, #12]
 8009e4e:	3348      	adds	r3, #72	; 0x48
 8009e50:	00db      	lsls	r3, r3, #3
 8009e52:	4413      	add	r3, r2
 8009e54:	787a      	ldrb	r2, [r7, #1]
 8009e56:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e5e:	68fa      	ldr	r2, [r7, #12]
 8009e60:	3348      	adds	r3, #72	; 0x48
 8009e62:	00db      	lsls	r3, r3, #3
 8009e64:	4413      	add	r3, r2
 8009e66:	2200      	movs	r2, #0
 8009e68:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e70:	3301      	adds	r3, #1
 8009e72:	b2da      	uxtb	r2, r3
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e80:	2b04      	cmp	r3, #4
 8009e82:	d103      	bne.n	8009e8c <SCSI_SenseCode+0x7a>
  {
    hmsc->scsi_sense_tail = 0U;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  }
}
 8009e8c:	bf00      	nop
 8009e8e:	3714      	adds	r7, #20
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr

08009e98 <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b086      	sub	sp, #24
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	607a      	str	r2, [r7, #4]
 8009ea4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009eac:	617b      	str	r3, [r7, #20]

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009eb4:	2b01      	cmp	r3, #1
 8009eb6:	d10f      	bne.n	8009ed8 <SCSI_StartStopUnit+0x40>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	3304      	adds	r3, #4
 8009ebc:	781b      	ldrb	r3, [r3, #0]
 8009ebe:	f003 0303 	and.w	r3, r3, #3
 8009ec2:	2b02      	cmp	r3, #2
 8009ec4:	d108      	bne.n	8009ed8 <SCSI_StartStopUnit+0x40>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8009ec6:	7af9      	ldrb	r1, [r7, #11]
 8009ec8:	2324      	movs	r3, #36	; 0x24
 8009eca:	2205      	movs	r2, #5
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f7ff ffa0 	bl	8009e12 <SCSI_SenseCode>

    return -1;
 8009ed2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009ed6:	e026      	b.n	8009f26 <SCSI_StartStopUnit+0x8e>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	3304      	adds	r3, #4
 8009edc:	781b      	ldrb	r3, [r3, #0]
 8009ede:	f003 0303 	and.w	r3, r3, #3
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d104      	bne.n	8009ef0 <SCSI_StartStopUnit+0x58>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009ee6:	697b      	ldr	r3, [r7, #20]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8009eee:	e016      	b.n	8009f1e <SCSI_StartStopUnit+0x86>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	3304      	adds	r3, #4
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	f003 0303 	and.w	r3, r3, #3
 8009efa:	2b02      	cmp	r3, #2
 8009efc:	d104      	bne.n	8009f08 <SCSI_StartStopUnit+0x70>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8009efe:	697b      	ldr	r3, [r7, #20]
 8009f00:	2202      	movs	r2, #2
 8009f02:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8009f06:	e00a      	b.n	8009f1e <SCSI_StartStopUnit+0x86>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	3304      	adds	r3, #4
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	f003 0303 	and.w	r3, r3, #3
 8009f12:	2b03      	cmp	r3, #3
 8009f14:	d103      	bne.n	8009f1e <SCSI_StartStopUnit+0x86>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	2200      	movs	r2, #0
 8009f22:	60da      	str	r2, [r3, #12]

  return 0;
 8009f24:	2300      	movs	r3, #0
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3718      	adds	r7, #24
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}

08009f2e <SCSI_AllowPreventRemovable>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009f2e:	b480      	push	{r7}
 8009f30:	b087      	sub	sp, #28
 8009f32:	af00      	add	r7, sp, #0
 8009f34:	60f8      	str	r0, [r7, #12]
 8009f36:	460b      	mov	r3, r1
 8009f38:	607a      	str	r2, [r7, #4]
 8009f3a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f42:	617b      	str	r3, [r7, #20]

  if (params[4] == 0U)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	3304      	adds	r3, #4
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d104      	bne.n	8009f58 <SCSI_AllowPreventRemovable+0x2a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8009f56:	e003      	b.n	8009f60 <SCSI_AllowPreventRemovable+0x32>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }

  hmsc->bot_data_length = 0U;
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	2200      	movs	r2, #0
 8009f64:	60da      	str	r2, [r3, #12]

  return 0;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	371c      	adds	r7, #28
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b086      	sub	sp, #24
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	607a      	str	r2, [r7, #4]
 8009f80:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f88:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	7a1b      	ldrb	r3, [r3, #8]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d17c      	bne.n	800a08c <SCSI_Read10+0x118>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8009f98:	b25b      	sxtb	r3, r3
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	db0a      	blt.n	8009fb4 <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009fa4:	2320      	movs	r3, #32
 8009fa6:	2205      	movs	r2, #5
 8009fa8:	68f8      	ldr	r0, [r7, #12]
 8009faa:	f7ff ff32 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 8009fae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fb2:	e075      	b.n	800a0a0 <SCSI_Read10+0x12c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009fba:	2b02      	cmp	r3, #2
 8009fbc:	d108      	bne.n	8009fd0 <SCSI_Read10+0x5c>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009fbe:	7af9      	ldrb	r1, [r7, #11]
 8009fc0:	233a      	movs	r3, #58	; 0x3a
 8009fc2:	2202      	movs	r2, #2
 8009fc4:	68f8      	ldr	r0, [r7, #12]
 8009fc6:	f7ff ff24 	bl	8009e12 <SCSI_SenseCode>

      return -1;
 8009fca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fce:	e067      	b.n	800a0a0 <SCSI_Read10+0x12c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	7afa      	ldrb	r2, [r7, #11]
 8009fda:	4610      	mov	r0, r2
 8009fdc:	4798      	blx	r3
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d008      	beq.n	8009ff6 <SCSI_Read10+0x82>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009fe4:	7af9      	ldrb	r1, [r7, #11]
 8009fe6:	233a      	movs	r3, #58	; 0x3a
 8009fe8:	2202      	movs	r2, #2
 8009fea:	68f8      	ldr	r0, [r7, #12]
 8009fec:	f7ff ff11 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 8009ff0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009ff4:	e054      	b.n	800a0a0 <SCSI_Read10+0x12c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	3302      	adds	r3, #2
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	3303      	adds	r3, #3
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a006:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	3304      	adds	r3, #4
 800a00c:	781b      	ldrb	r3, [r3, #0]
 800a00e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a010:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a012:	687a      	ldr	r2, [r7, #4]
 800a014:	3205      	adds	r2, #5
 800a016:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a018:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	3307      	adds	r3, #7
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	021b      	lsls	r3, r3, #8
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	3208      	adds	r2, #8
 800a02c:	7812      	ldrb	r2, [r2, #0]
 800a02e:	431a      	orrs	r2, r3
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a042:	7af9      	ldrb	r1, [r7, #11]
 800a044:	68f8      	ldr	r0, [r7, #12]
 800a046:	f000 fa95 	bl	800a574 <SCSI_CheckAddressRange>
 800a04a:	4603      	mov	r3, r0
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	da02      	bge.n	800a056 <SCSI_Read10+0xe2>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a050:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a054:	e024      	b.n	800a0a0 <SCSI_Read10+0x12c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a062:	6979      	ldr	r1, [r7, #20]
 800a064:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800a068:	fb01 f303 	mul.w	r3, r1, r3
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d00a      	beq.n	800a086 <SCSI_Read10+0x112>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a070:	697b      	ldr	r3, [r7, #20]
 800a072:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a076:	2320      	movs	r3, #32
 800a078:	2205      	movs	r2, #5
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f7ff fec9 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a080:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a084:	e00c      	b.n	800a0a0 <SCSI_Read10+0x12c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	2202      	movs	r2, #2
 800a08a:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a092:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a094:	7afb      	ldrb	r3, [r7, #11]
 800a096:	4619      	mov	r1, r3
 800a098:	68f8      	ldr	r0, [r7, #12]
 800a09a:	f000 fa8d 	bl	800a5b8 <SCSI_ProcessRead>
 800a09e:	4603      	mov	r3, r0
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3718      	adds	r7, #24
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}

0800a0a8 <SCSI_Read12>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b086      	sub	sp, #24
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	607a      	str	r2, [r7, #4]
 800a0b4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a0bc:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	7a1b      	ldrb	r3, [r3, #8]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f040 8087 	bne.w	800a1d6 <SCSI_Read12+0x12e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800a0ce:	b25b      	sxtb	r3, r3
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	db0a      	blt.n	800a0ea <SCSI_Read12+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a0da:	2320      	movs	r3, #32
 800a0dc:	2205      	movs	r2, #5
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f7ff fe97 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a0e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0e8:	e07f      	b.n	800a1ea <SCSI_Read12+0x142>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800a0f0:	2b02      	cmp	r3, #2
 800a0f2:	d108      	bne.n	800a106 <SCSI_Read12+0x5e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a0f4:	7af9      	ldrb	r1, [r7, #11]
 800a0f6:	233a      	movs	r3, #58	; 0x3a
 800a0f8:	2202      	movs	r2, #2
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	f7ff fe89 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a100:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a104:	e071      	b.n	800a1ea <SCSI_Read12+0x142>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	7afa      	ldrb	r2, [r7, #11]
 800a110:	4610      	mov	r0, r2
 800a112:	4798      	blx	r3
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d008      	beq.n	800a12c <SCSI_Read12+0x84>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a11a:	7af9      	ldrb	r1, [r7, #11]
 800a11c:	233a      	movs	r3, #58	; 0x3a
 800a11e:	2202      	movs	r2, #2
 800a120:	68f8      	ldr	r0, [r7, #12]
 800a122:	f7ff fe76 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a126:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a12a:	e05e      	b.n	800a1ea <SCSI_Read12+0x142>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	3302      	adds	r3, #2
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	3303      	adds	r3, #3
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a13c:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	3304      	adds	r3, #4
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a146:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a148:	687a      	ldr	r2, [r7, #4]
 800a14a:	3205      	adds	r2, #5
 800a14c:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a14e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	3306      	adds	r3, #6
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	3307      	adds	r3, #7
 800a162:	781b      	ldrb	r3, [r3, #0]
 800a164:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a166:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	3308      	adds	r3, #8
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a170:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	3209      	adds	r2, #9
 800a176:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a178:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a18c:	7af9      	ldrb	r1, [r7, #11]
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f000 f9f0 	bl	800a574 <SCSI_CheckAddressRange>
 800a194:	4603      	mov	r3, r0
 800a196:	2b00      	cmp	r3, #0
 800a198:	da02      	bge.n	800a1a0 <SCSI_Read12+0xf8>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a19a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a19e:	e024      	b.n	800a1ea <SCSI_Read12+0x142>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a1a6:	697b      	ldr	r3, [r7, #20]
 800a1a8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a1ac:	6979      	ldr	r1, [r7, #20]
 800a1ae:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800a1b2:	fb01 f303 	mul.w	r3, r1, r3
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d00a      	beq.n	800a1d0 <SCSI_Read12+0x128>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a1c0:	2320      	movs	r3, #32
 800a1c2:	2205      	movs	r2, #5
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f7ff fe24 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a1ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1ce:	e00c      	b.n	800a1ea <SCSI_Read12+0x142>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	2202      	movs	r2, #2
 800a1d4:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a1dc:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a1de:	7afb      	ldrb	r3, [r7, #11]
 800a1e0:	4619      	mov	r1, r3
 800a1e2:	68f8      	ldr	r0, [r7, #12]
 800a1e4:	f000 f9e8 	bl	800a5b8 <SCSI_ProcessRead>
 800a1e8:	4603      	mov	r3, r0
}
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	3718      	adds	r7, #24
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bd80      	pop	{r7, pc}

0800a1f2 <SCSI_Write10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a1f2:	b580      	push	{r7, lr}
 800a1f4:	b086      	sub	sp, #24
 800a1f6:	af00      	add	r7, sp, #0
 800a1f8:	60f8      	str	r0, [r7, #12]
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	607a      	str	r2, [r7, #4]
 800a1fe:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a206:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	7a1b      	ldrb	r3, [r3, #8]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	f040 80a5 	bne.w	800a35c <SCSI_Write10+0x16a>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d10a      	bne.n	800a232 <SCSI_Write10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a222:	2320      	movs	r3, #32
 800a224:	2205      	movs	r2, #5
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f7ff fdf3 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a22c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a230:	e09a      	b.n	800a368 <SCSI_Write10+0x176>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800a238:	b25b      	sxtb	r3, r3
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	da0a      	bge.n	800a254 <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a244:	2320      	movs	r3, #32
 800a246:	2205      	movs	r2, #5
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f7ff fde2 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a24e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a252:	e089      	b.n	800a368 <SCSI_Write10+0x176>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	7afa      	ldrb	r2, [r7, #11]
 800a25e:	4610      	mov	r0, r2
 800a260:	4798      	blx	r3
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	d008      	beq.n	800a27a <SCSI_Write10+0x88>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a268:	7af9      	ldrb	r1, [r7, #11]
 800a26a:	233a      	movs	r3, #58	; 0x3a
 800a26c:	2202      	movs	r2, #2
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	f7ff fdcf 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a278:	e076      	b.n	800a368 <SCSI_Write10+0x176>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a280:	68db      	ldr	r3, [r3, #12]
 800a282:	7afa      	ldrb	r2, [r7, #11]
 800a284:	4610      	mov	r0, r2
 800a286:	4798      	blx	r3
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d008      	beq.n	800a2a0 <SCSI_Write10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a28e:	7af9      	ldrb	r1, [r7, #11]
 800a290:	2327      	movs	r3, #39	; 0x27
 800a292:	2202      	movs	r2, #2
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f7ff fdbc 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a29a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a29e:	e063      	b.n	800a368 <SCSI_Write10+0x176>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	3302      	adds	r3, #2
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	3303      	adds	r3, #3
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2b0:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	3304      	adds	r3, #4
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a2ba:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	3205      	adds	r2, #5
 800a2c0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a2c2:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	3307      	adds	r3, #7
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	3208      	adds	r2, #8
 800a2d6:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a2d8:	431a      	orrs	r2, r3
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a2e6:	697b      	ldr	r3, [r7, #20]
 800a2e8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a2ec:	7af9      	ldrb	r1, [r7, #11]
 800a2ee:	68f8      	ldr	r0, [r7, #12]
 800a2f0:	f000 f940 	bl	800a574 <SCSI_CheckAddressRange>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	da02      	bge.n	800a300 <SCSI_Write10+0x10e>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a2fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a2fe:	e033      	b.n	800a368 <SCSI_Write10+0x176>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a306:	697a      	ldr	r2, [r7, #20]
 800a308:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a30c:	fb02 f303 	mul.w	r3, r2, r3
 800a310:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a318:	693a      	ldr	r2, [r7, #16]
 800a31a:	429a      	cmp	r2, r3
 800a31c:	d00a      	beq.n	800a334 <SCSI_Write10+0x142>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a324:	2320      	movs	r3, #32
 800a326:	2205      	movs	r2, #5
 800a328:	68f8      	ldr	r0, [r7, #12]
 800a32a:	f7ff fd72 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a32e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a332:	e019      	b.n	800a368 <SCSI_Write10+0x176>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a33a:	bf28      	it	cs
 800a33c:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a340:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	2201      	movs	r2, #1
 800a346:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f103 0210 	add.w	r2, r3, #16
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	2101      	movs	r1, #1
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	f004 fa69 	bl	800e82a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a358:	2300      	movs	r3, #0
 800a35a:	e005      	b.n	800a368 <SCSI_Write10+0x176>
    return SCSI_ProcessWrite(pdev, lun);
 800a35c:	7afb      	ldrb	r3, [r7, #11]
 800a35e:	4619      	mov	r1, r3
 800a360:	68f8      	ldr	r0, [r7, #12]
 800a362:	f000 f99c 	bl	800a69e <SCSI_ProcessWrite>
 800a366:	4603      	mov	r3, r0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3718      	adds	r7, #24
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <SCSI_Write12>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b086      	sub	sp, #24
 800a374:	af00      	add	r7, sp, #0
 800a376:	60f8      	str	r0, [r7, #12]
 800a378:	460b      	mov	r3, r1
 800a37a:	607a      	str	r2, [r7, #4]
 800a37c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a384:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a386:	697b      	ldr	r3, [r7, #20]
 800a388:	7a1b      	ldrb	r3, [r3, #8]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f040 80b5 	bne.w	800a4fa <SCSI_Write12+0x18a>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a396:	2b00      	cmp	r3, #0
 800a398:	d10a      	bne.n	800a3b0 <SCSI_Write12+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a3a0:	2320      	movs	r3, #32
 800a3a2:	2205      	movs	r2, #5
 800a3a4:	68f8      	ldr	r0, [r7, #12]
 800a3a6:	f7ff fd34 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a3aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3ae:	e0aa      	b.n	800a506 <SCSI_Write12+0x196>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800a3b6:	b25b      	sxtb	r3, r3
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	da0a      	bge.n	800a3d2 <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a3c2:	2320      	movs	r3, #32
 800a3c4:	2205      	movs	r2, #5
 800a3c6:	68f8      	ldr	r0, [r7, #12]
 800a3c8:	f7ff fd23 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a3cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3d0:	e099      	b.n	800a506 <SCSI_Write12+0x196>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	7afa      	ldrb	r2, [r7, #11]
 800a3dc:	4610      	mov	r0, r2
 800a3de:	4798      	blx	r3
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d00b      	beq.n	800a3fe <SCSI_Write12+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a3e6:	7af9      	ldrb	r1, [r7, #11]
 800a3e8:	233a      	movs	r3, #58	; 0x3a
 800a3ea:	2202      	movs	r2, #2
 800a3ec:	68f8      	ldr	r0, [r7, #12]
 800a3ee:	f7ff fd10 	bl	8009e12 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a3f2:	697b      	ldr	r3, [r7, #20]
 800a3f4:	2205      	movs	r2, #5
 800a3f6:	721a      	strb	r2, [r3, #8]
      return -1;
 800a3f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3fc:	e083      	b.n	800a506 <SCSI_Write12+0x196>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a404:	68db      	ldr	r3, [r3, #12]
 800a406:	7afa      	ldrb	r2, [r7, #11]
 800a408:	4610      	mov	r0, r2
 800a40a:	4798      	blx	r3
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d00b      	beq.n	800a42a <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a412:	7af9      	ldrb	r1, [r7, #11]
 800a414:	2327      	movs	r3, #39	; 0x27
 800a416:	2202      	movs	r2, #2
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f7ff fcfa 	bl	8009e12 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	2205      	movs	r2, #5
 800a422:	721a      	strb	r2, [r3, #8]
      return -1;
 800a424:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a428:	e06d      	b.n	800a506 <SCSI_Write12+0x196>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	3302      	adds	r3, #2
 800a42e:	781b      	ldrb	r3, [r3, #0]
 800a430:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	3303      	adds	r3, #3
 800a436:	781b      	ldrb	r3, [r3, #0]
 800a438:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a43a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	3304      	adds	r3, #4
 800a440:	781b      	ldrb	r3, [r3, #0]
 800a442:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a444:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	3205      	adds	r2, #5
 800a44a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a44c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	3306      	adds	r3, #6
 800a458:	781b      	ldrb	r3, [r3, #0]
 800a45a:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	3307      	adds	r3, #7
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a464:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	3308      	adds	r3, #8
 800a46a:	781b      	ldrb	r3, [r3, #0]
 800a46c:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a46e:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	3209      	adds	r2, #9
 800a474:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a476:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a48a:	7af9      	ldrb	r1, [r7, #11]
 800a48c:	68f8      	ldr	r0, [r7, #12]
 800a48e:	f000 f871 	bl	800a574 <SCSI_CheckAddressRange>
 800a492:	4603      	mov	r3, r0
 800a494:	2b00      	cmp	r3, #0
 800a496:	da02      	bge.n	800a49e <SCSI_Write12+0x12e>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a498:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a49c:	e033      	b.n	800a506 <SCSI_Write12+0x196>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a4a4:	697a      	ldr	r2, [r7, #20]
 800a4a6:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a4aa:	fb02 f303 	mul.w	r3, r2, r3
 800a4ae:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a4b6:	693a      	ldr	r2, [r7, #16]
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d00a      	beq.n	800a4d2 <SCSI_Write12+0x162>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a4c2:	2320      	movs	r3, #32
 800a4c4:	2205      	movs	r2, #5
 800a4c6:	68f8      	ldr	r0, [r7, #12]
 800a4c8:	f7ff fca3 	bl	8009e12 <SCSI_SenseCode>
      return -1;
 800a4cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a4d0:	e019      	b.n	800a506 <SCSI_Write12+0x196>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4d8:	bf28      	it	cs
 800a4da:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a4de:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	f103 0210 	add.w	r2, r3, #16
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	2101      	movs	r1, #1
 800a4f0:	68f8      	ldr	r0, [r7, #12]
 800a4f2:	f004 f99a 	bl	800e82a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	e005      	b.n	800a506 <SCSI_Write12+0x196>
    return SCSI_ProcessWrite(pdev, lun);
 800a4fa:	7afb      	ldrb	r3, [r7, #11]
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	68f8      	ldr	r0, [r7, #12]
 800a500:	f000 f8cd 	bl	800a69e <SCSI_ProcessWrite>
 800a504:	4603      	mov	r3, r0
}
 800a506:	4618      	mov	r0, r3
 800a508:	3718      	adds	r7, #24
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}

0800a50e <SCSI_Verify10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a50e:	b580      	push	{r7, lr}
 800a510:	b086      	sub	sp, #24
 800a512:	af00      	add	r7, sp, #0
 800a514:	60f8      	str	r0, [r7, #12]
 800a516:	460b      	mov	r3, r1
 800a518:	607a      	str	r2, [r7, #4]
 800a51a:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a522:	617b      	str	r3, [r7, #20]

  if ((params[1] & 0x02U) == 0x02U)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	3301      	adds	r3, #1
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	f003 0302 	and.w	r3, r3, #2
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d008      	beq.n	800a544 <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800a532:	7af9      	ldrb	r1, [r7, #11]
 800a534:	2324      	movs	r3, #36	; 0x24
 800a536:	2205      	movs	r2, #5
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f7ff fc6a 	bl	8009e12 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800a53e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a542:	e013      	b.n	800a56c <SCSI_Verify10+0x5e>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a550:	7af9      	ldrb	r1, [r7, #11]
 800a552:	68f8      	ldr	r0, [r7, #12]
 800a554:	f000 f80e 	bl	800a574 <SCSI_CheckAddressRange>
 800a558:	4603      	mov	r3, r0
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	da02      	bge.n	800a564 <SCSI_Verify10+0x56>
  {
    return -1; /* error */
 800a55e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a562:	e003      	b.n	800a56c <SCSI_Verify10+0x5e>
  }

  hmsc->bot_data_length = 0U;
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	2200      	movs	r2, #0
 800a568:	60da      	str	r2, [r3, #12]

  return 0;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3718      	adds	r7, #24
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b086      	sub	sp, #24
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	607a      	str	r2, [r7, #4]
 800a57e:	603b      	str	r3, [r7, #0]
 800a580:	460b      	mov	r3, r1
 800a582:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a58a:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800a58c:	687a      	ldr	r2, [r7, #4]
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	441a      	add	r2, r3
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a598:	429a      	cmp	r2, r3
 800a59a:	d908      	bls.n	800a5ae <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800a59c:	7af9      	ldrb	r1, [r7, #11]
 800a59e:	2321      	movs	r3, #33	; 0x21
 800a5a0:	2205      	movs	r2, #5
 800a5a2:	68f8      	ldr	r0, [r7, #12]
 800a5a4:	f7ff fc35 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 800a5a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a5ac:	e000      	b.n	800a5b0 <SCSI_CheckAddressRange+0x3c>
  }

  return 0;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3718      	adds	r7, #24
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a5b8:	b590      	push	{r4, r7, lr}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a5ca:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a5d2:	68fa      	ldr	r2, [r7, #12]
 800a5d4:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a5d8:	fb02 f303 	mul.w	r3, r2, r3
 800a5dc:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5e4:	bf28      	it	cs
 800a5e6:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a5ea:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a5f2:	691c      	ldr	r4, [r3, #16]
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f103 0110 	add.w	r1, r3, #16
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a606:	4618      	mov	r0, r3
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800a60e:	b29b      	uxth	r3, r3
 800a610:	78f8      	ldrb	r0, [r7, #3]
 800a612:	47a0      	blx	r4
 800a614:	4603      	mov	r3, r0
 800a616:	2b00      	cmp	r3, #0
 800a618:	da08      	bge.n	800a62c <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800a61a:	78f9      	ldrb	r1, [r7, #3]
 800a61c:	2311      	movs	r3, #17
 800a61e:	2204      	movs	r2, #4
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f7ff fbf6 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 800a626:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a62a:	e034      	b.n	800a696 <SCSI_ProcessRead+0xde>
  }

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f103 0210 	add.w	r2, r3, #16
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	2181      	movs	r1, #129	; 0x81
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f004 f8d6 	bl	800e7e8 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a648:	4619      	mov	r1, r3
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a650:	441a      	add	r2, r3
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a664:	4619      	mov	r1, r3
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	fbb3 f3f1 	udiv	r3, r3, r1
 800a66c:	1ad2      	subs	r2, r2, r3
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	1ad2      	subs	r2, r2, r3
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d102      	bne.n	800a694 <SCSI_ProcessRead+0xdc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2203      	movs	r2, #3
 800a692:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd90      	pop	{r4, r7, pc}

0800a69e <SCSI_ProcessWrite>:
*         Handle Write Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a69e:	b590      	push	{r4, r7, lr}
 800a6a0:	b085      	sub	sp, #20
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6b0:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a6b8:	68fa      	ldr	r2, [r7, #12]
 800a6ba:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a6be:	fb02 f303 	mul.w	r3, r2, r3
 800a6c2:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6ca:	bf28      	it	cs
 800a6cc:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a6d0:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6d8:	695c      	ldr	r4, [r3, #20]
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f103 0110 	add.w	r1, r3, #16
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	78f8      	ldrb	r0, [r7, #3]
 800a6f8:	47a0      	blx	r4
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	da08      	bge.n	800a712 <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800a700:	78f9      	ldrb	r1, [r7, #3]
 800a702:	2303      	movs	r3, #3
 800a704:	2204      	movs	r2, #4
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7ff fb83 	bl	8009e12 <SCSI_SenseCode>
    return -1;
 800a70c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a710:	e044      	b.n	800a79c <SCSI_ProcessWrite+0xfe>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a71e:	4619      	mov	r1, r3
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	fbb3 f3f1 	udiv	r3, r3, r1
 800a726:	441a      	add	r2, r3
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a73a:	4619      	mov	r1, r3
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a742:	1ad2      	subs	r2, r2, r3
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	1ad2      	subs	r2, r2, r3
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a760:	2b00      	cmp	r3, #0
 800a762:	d104      	bne.n	800a76e <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a764:	2100      	movs	r1, #0
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f7fe ff04 	bl	8009574 <MSC_BOT_SendCSW>
 800a76c:	e015      	b.n	800a79a <SCSI_ProcessWrite+0xfc>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a774:	68fa      	ldr	r2, [r7, #12]
 800a776:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a77a:	fb02 f303 	mul.w	r3, r2, r3
 800a77e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a782:	bf28      	it	cs
 800a784:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a788:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	f103 0210 	add.w	r2, r3, #16
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	2101      	movs	r1, #1
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f004 f848 	bl	800e82a <USBD_LL_PrepareReceive>
  }

  return 0;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3714      	adds	r7, #20
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd90      	pop	{r4, r7, pc}

0800a7a4 <SCSI_UpdateBotData>:
* @param  length: Data length
* @retval status
*/
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b087      	sub	sp, #28
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	60f8      	str	r0, [r7, #12]
 800a7ac:	60b9      	str	r1, [r7, #8]
 800a7ae:	4613      	mov	r3, r2
 800a7b0:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800a7b2:	88fb      	ldrh	r3, [r7, #6]
 800a7b4:	82fb      	strh	r3, [r7, #22]

  hmsc->bot_data_length = len;
 800a7b6:	8afa      	ldrh	r2, [r7, #22]
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800a7bc:	e00b      	b.n	800a7d6 <SCSI_UpdateBotData+0x32>
  {
    len--;
 800a7be:	8afb      	ldrh	r3, [r7, #22]
 800a7c0:	3b01      	subs	r3, #1
 800a7c2:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800a7c4:	8afb      	ldrh	r3, [r7, #22]
 800a7c6:	68ba      	ldr	r2, [r7, #8]
 800a7c8:	441a      	add	r2, r3
 800a7ca:	8afb      	ldrh	r3, [r7, #22]
 800a7cc:	7811      	ldrb	r1, [r2, #0]
 800a7ce:	68fa      	ldr	r2, [r7, #12]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	460a      	mov	r2, r1
 800a7d4:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800a7d6:	8afb      	ldrh	r3, [r7, #22]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1f0      	bne.n	800a7be <SCSI_UpdateBotData+0x1a>
  }

  return 0;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	371c      	adds	r7, #28
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e8:	4770      	bx	lr

0800a7ea <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b086      	sub	sp, #24
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	60f8      	str	r0, [r7, #12]
 800a7f2:	60b9      	str	r1, [r7, #8]
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d101      	bne.n	800a802 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a7fe:	2303      	movs	r3, #3
 800a800:	e025      	b.n	800a84e <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d003      	beq.n	800a814 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2200      	movs	r2, #0
 800a810:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d003      	beq.n	800a826 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2200      	movs	r2, #0
 800a822:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a826:	68bb      	ldr	r3, [r7, #8]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d003      	beq.n	800a834 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	68ba      	ldr	r2, [r7, #8]
 800a830:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	79fa      	ldrb	r2, [r7, #7]
 800a840:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a842:	68f8      	ldr	r0, [r7, #12]
 800a844:	f003 fe78 	bl	800e538 <USBD_LL_Init>
 800a848:	4603      	mov	r3, r0
 800a84a:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a84c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3718      	adds	r7, #24
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b084      	sub	sp, #16
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
 800a85e:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a860:	2300      	movs	r3, #0
 800a862:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a86a:	2303      	movs	r3, #3
 800a86c:	e010      	b.n	800a890 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	683a      	ldr	r2, [r7, #0]
 800a872:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a87c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a87e:	f107 020e 	add.w	r2, r7, #14
 800a882:	4610      	mov	r0, r2
 800a884:	4798      	blx	r3
 800a886:	4602      	mov	r2, r0
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800a88e:	2300      	movs	r3, #0
}
 800a890:	4618      	mov	r0, r3
 800a892:	3710      	adds	r7, #16
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f003 fe99 	bl	800e5d8 <USBD_LL_Start>
 800a8a6:	4603      	mov	r3, r0
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3708      	adds	r7, #8
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8b8:	2300      	movs	r3, #0
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	370c      	adds	r7, #12
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c4:	4770      	bx	lr

0800a8c6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b084      	sub	sp, #16
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a8d2:	2303      	movs	r3, #3
 800a8d4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d009      	beq.n	800a8f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	78fa      	ldrb	r2, [r7, #3]
 800a8ea:	4611      	mov	r1, r2
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	4798      	blx	r3
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a8f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}

0800a8fe <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8fe:	b580      	push	{r7, lr}
 800a900:	b082      	sub	sp, #8
 800a902:	af00      	add	r7, sp, #0
 800a904:	6078      	str	r0, [r7, #4]
 800a906:	460b      	mov	r3, r1
 800a908:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a910:	2b00      	cmp	r3, #0
 800a912:	d007      	beq.n	800a924 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a91a:	685b      	ldr	r3, [r3, #4]
 800a91c:	78fa      	ldrb	r2, [r7, #3]
 800a91e:	4611      	mov	r1, r2
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	4798      	blx	r3
  }

  return USBD_OK;
 800a924:	2300      	movs	r3, #0
}
 800a926:	4618      	mov	r0, r3
 800a928:	3708      	adds	r7, #8
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}

0800a92e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a92e:	b580      	push	{r7, lr}
 800a930:	b084      	sub	sp, #16
 800a932:	af00      	add	r7, sp, #0
 800a934:	6078      	str	r0, [r7, #4]
 800a936:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a93e:	6839      	ldr	r1, [r7, #0]
 800a940:	4618      	mov	r0, r3
 800a942:	f000 ff2b 	bl	800b79c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2201      	movs	r2, #1
 800a94a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a954:	461a      	mov	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a962:	f003 031f 	and.w	r3, r3, #31
 800a966:	2b01      	cmp	r3, #1
 800a968:	d00e      	beq.n	800a988 <USBD_LL_SetupStage+0x5a>
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d302      	bcc.n	800a974 <USBD_LL_SetupStage+0x46>
 800a96e:	2b02      	cmp	r3, #2
 800a970:	d014      	beq.n	800a99c <USBD_LL_SetupStage+0x6e>
 800a972:	e01d      	b.n	800a9b0 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a97a:	4619      	mov	r1, r3
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 fa17 	bl	800adb0 <USBD_StdDevReq>
 800a982:	4603      	mov	r3, r0
 800a984:	73fb      	strb	r3, [r7, #15]
      break;
 800a986:	e020      	b.n	800a9ca <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a98e:	4619      	mov	r1, r3
 800a990:	6878      	ldr	r0, [r7, #4]
 800a992:	f000 fa7b 	bl	800ae8c <USBD_StdItfReq>
 800a996:	4603      	mov	r3, r0
 800a998:	73fb      	strb	r3, [r7, #15]
      break;
 800a99a:	e016      	b.n	800a9ca <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 fab7 	bl	800af18 <USBD_StdEPReq>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	73fb      	strb	r3, [r7, #15]
      break;
 800a9ae:	e00c      	b.n	800a9ca <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a9b6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	4619      	mov	r1, r3
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f003 fe89 	bl	800e6d6 <USBD_LL_StallEP>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	73fb      	strb	r3, [r7, #15]
      break;
 800a9c8:	bf00      	nop
  }

  return ret;
 800a9ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3710      	adds	r7, #16
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b086      	sub	sp, #24
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	460b      	mov	r3, r1
 800a9de:	607a      	str	r2, [r7, #4]
 800a9e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a9e2:	7afb      	ldrb	r3, [r7, #11]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d137      	bne.n	800aa58 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a9ee:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a9f6:	2b03      	cmp	r3, #3
 800a9f8:	d14a      	bne.n	800aa90 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	689a      	ldr	r2, [r3, #8]
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d913      	bls.n	800aa2e <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	689a      	ldr	r2, [r3, #8]
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	68db      	ldr	r3, [r3, #12]
 800aa0e:	1ad2      	subs	r2, r2, r3
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	68da      	ldr	r2, [r3, #12]
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	bf28      	it	cs
 800aa20:	4613      	movcs	r3, r2
 800aa22:	461a      	mov	r2, r3
 800aa24:	6879      	ldr	r1, [r7, #4]
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f000 ff8f 	bl	800b94a <USBD_CtlContinueRx>
 800aa2c:	e030      	b.n	800aa90 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d00a      	beq.n	800aa50 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa40:	2b03      	cmp	r3, #3
 800aa42:	d105      	bne.n	800aa50 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa4a:	691b      	ldr	r3, [r3, #16]
 800aa4c:	68f8      	ldr	r0, [r7, #12]
 800aa4e:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f000 ff8b 	bl	800b96c <USBD_CtlSendStatus>
 800aa56:	e01b      	b.n	800aa90 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa5e:	699b      	ldr	r3, [r3, #24]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d013      	beq.n	800aa8c <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa6a:	2b03      	cmp	r3, #3
 800aa6c:	d10e      	bne.n	800aa8c <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa74:	699b      	ldr	r3, [r3, #24]
 800aa76:	7afa      	ldrb	r2, [r7, #11]
 800aa78:	4611      	mov	r1, r2
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	4798      	blx	r3
 800aa7e:	4603      	mov	r3, r0
 800aa80:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800aa82:	7dfb      	ldrb	r3, [r7, #23]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d003      	beq.n	800aa90 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800aa88:	7dfb      	ldrb	r3, [r7, #23]
 800aa8a:	e002      	b.n	800aa92 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aa8c:	2303      	movs	r3, #3
 800aa8e:	e000      	b.n	800aa92 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3718      	adds	r7, #24
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b086      	sub	sp, #24
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	60f8      	str	r0, [r7, #12]
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	607a      	str	r2, [r7, #4]
 800aaa6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800aaa8:	7afb      	ldrb	r3, [r7, #11]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d16a      	bne.n	800ab84 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	3314      	adds	r3, #20
 800aab2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	d155      	bne.n	800ab6a <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	689a      	ldr	r2, [r3, #8]
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d914      	bls.n	800aaf4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	689a      	ldr	r2, [r3, #8]
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	1ad2      	subs	r2, r2, r3
 800aad4:	693b      	ldr	r3, [r7, #16]
 800aad6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	689b      	ldr	r3, [r3, #8]
 800aadc:	461a      	mov	r2, r3
 800aade:	6879      	ldr	r1, [r7, #4]
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f000 ff21 	bl	800b928 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aae6:	2300      	movs	r3, #0
 800aae8:	2200      	movs	r2, #0
 800aaea:	2100      	movs	r1, #0
 800aaec:	68f8      	ldr	r0, [r7, #12]
 800aaee:	f003 fe9c 	bl	800e82a <USBD_LL_PrepareReceive>
 800aaf2:	e03a      	b.n	800ab6a <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	68da      	ldr	r2, [r3, #12]
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d11c      	bne.n	800ab3a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	685a      	ldr	r2, [r3, #4]
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d316      	bcc.n	800ab3a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	685a      	ldr	r2, [r3, #4]
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ab16:	429a      	cmp	r2, r3
 800ab18:	d20f      	bcs.n	800ab3a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	2100      	movs	r1, #0
 800ab1e:	68f8      	ldr	r0, [r7, #12]
 800ab20:	f000 ff02 	bl	800b928 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2200      	movs	r2, #0
 800ab28:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	2200      	movs	r2, #0
 800ab30:	2100      	movs	r1, #0
 800ab32:	68f8      	ldr	r0, [r7, #12]
 800ab34:	f003 fe79 	bl	800e82a <USBD_LL_PrepareReceive>
 800ab38:	e017      	b.n	800ab6a <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab40:	68db      	ldr	r3, [r3, #12]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00a      	beq.n	800ab5c <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab4c:	2b03      	cmp	r3, #3
 800ab4e:	d105      	bne.n	800ab5c <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab56:	68db      	ldr	r3, [r3, #12]
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab5c:	2180      	movs	r1, #128	; 0x80
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f003 fdb9 	bl	800e6d6 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ab64:	68f8      	ldr	r0, [r7, #12]
 800ab66:	f000 ff14 	bl	800b992 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d123      	bne.n	800abbc <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ab74:	68f8      	ldr	r0, [r7, #12]
 800ab76:	f7ff fe9b 	bl	800a8b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ab82:	e01b      	b.n	800abbc <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab8a:	695b      	ldr	r3, [r3, #20]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d013      	beq.n	800abb8 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ab96:	2b03      	cmp	r3, #3
 800ab98:	d10e      	bne.n	800abb8 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aba0:	695b      	ldr	r3, [r3, #20]
 800aba2:	7afa      	ldrb	r2, [r7, #11]
 800aba4:	4611      	mov	r1, r2
 800aba6:	68f8      	ldr	r0, [r7, #12]
 800aba8:	4798      	blx	r3
 800abaa:	4603      	mov	r3, r0
 800abac:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800abae:	7dfb      	ldrb	r3, [r7, #23]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d003      	beq.n	800abbc <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800abb4:	7dfb      	ldrb	r3, [r7, #23]
 800abb6:	e002      	b.n	800abbe <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800abb8:	2303      	movs	r3, #3
 800abba:	e000      	b.n	800abbe <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800abbc:	2300      	movs	r3, #0
}
 800abbe:	4618      	mov	r0, r3
 800abc0:	3718      	adds	r7, #24
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}

0800abc6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800abc6:	b580      	push	{r7, lr}
 800abc8:	b082      	sub	sp, #8
 800abca:	af00      	add	r7, sp, #0
 800abcc:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2201      	movs	r2, #1
 800abd2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2200      	movs	r2, #0
 800abda:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2200      	movs	r2, #0
 800abe2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	2200      	movs	r2, #0
 800abe8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d009      	beq.n	800ac0a <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	6852      	ldr	r2, [r2, #4]
 800ac02:	b2d2      	uxtb	r2, r2
 800ac04:	4611      	mov	r1, r2
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac0a:	2340      	movs	r3, #64	; 0x40
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	2100      	movs	r1, #0
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f003 fcfc 	bl	800e60e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2201      	movs	r2, #1
 800ac1a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2240      	movs	r2, #64	; 0x40
 800ac22:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac26:	2340      	movs	r3, #64	; 0x40
 800ac28:	2200      	movs	r2, #0
 800ac2a:	2180      	movs	r1, #128	; 0x80
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f003 fcee 	bl	800e60e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2201      	movs	r2, #1
 800ac36:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2240      	movs	r2, #64	; 0x40
 800ac3c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ac3e:	2300      	movs	r3, #0
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3708      	adds	r7, #8
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	460b      	mov	r3, r1
 800ac52:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	78fa      	ldrb	r2, [r7, #3]
 800ac58:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ac5a:	2300      	movs	r3, #0
}
 800ac5c:	4618      	mov	r0, r3
 800ac5e:	370c      	adds	r7, #12
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr

0800ac68 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b083      	sub	sp, #12
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2204      	movs	r2, #4
 800ac80:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ac84:	2300      	movs	r3, #0
}
 800ac86:	4618      	mov	r0, r3
 800ac88:	370c      	adds	r7, #12
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac90:	4770      	bx	lr

0800ac92 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ac92:	b480      	push	{r7}
 800ac94:	b083      	sub	sp, #12
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aca0:	2b04      	cmp	r3, #4
 800aca2:	d105      	bne.n	800acb0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	370c      	adds	r7, #12
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr

0800acbe <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800acbe:	b580      	push	{r7, lr}
 800acc0:	b082      	sub	sp, #8
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800accc:	2b03      	cmp	r3, #3
 800acce:	d10b      	bne.n	800ace8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acd6:	69db      	ldr	r3, [r3, #28]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d005      	beq.n	800ace8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ace2:	69db      	ldr	r3, [r3, #28]
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ace8:	2300      	movs	r3, #0
}
 800acea:	4618      	mov	r0, r3
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800acf2:	b480      	push	{r7}
 800acf4:	b083      	sub	sp, #12
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
 800acfa:	460b      	mov	r3, r1
 800acfc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	370c      	adds	r7, #12
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr

0800ad0c <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	460b      	mov	r3, r1
 800ad16:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ad18:	2300      	movs	r3, #0
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	370c      	adds	r7, #12
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad24:	4770      	bx	lr

0800ad26 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ad26:	b480      	push	{r7}
 800ad28:	b083      	sub	sp, #12
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ad2e:	2300      	movs	r3, #0
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	370c      	adds	r7, #12
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr

0800ad3c <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2201      	movs	r2, #1
 800ad48:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d009      	beq.n	800ad6a <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad5c:	685b      	ldr	r3, [r3, #4]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	6852      	ldr	r2, [r2, #4]
 800ad62:	b2d2      	uxtb	r2, r2
 800ad64:	4611      	mov	r1, r2
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	4798      	blx	r3
  }

  return USBD_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}

0800ad74 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ad74:	b480      	push	{r7}
 800ad76:	b087      	sub	sp, #28
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	3301      	adds	r3, #1
 800ad8a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ad92:	8a3b      	ldrh	r3, [r7, #16]
 800ad94:	021b      	lsls	r3, r3, #8
 800ad96:	b21a      	sxth	r2, r3
 800ad98:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	b21b      	sxth	r3, r3
 800ada0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ada2:	89fb      	ldrh	r3, [r7, #14]
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	371c      	adds	r7, #28
 800ada8:	46bd      	mov	sp, r7
 800adaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adae:	4770      	bx	lr

0800adb0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adba:	2300      	movs	r3, #0
 800adbc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	781b      	ldrb	r3, [r3, #0]
 800adc2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adc6:	2b20      	cmp	r3, #32
 800adc8:	d004      	beq.n	800add4 <USBD_StdDevReq+0x24>
 800adca:	2b40      	cmp	r3, #64	; 0x40
 800adcc:	d002      	beq.n	800add4 <USBD_StdDevReq+0x24>
 800adce:	2b00      	cmp	r3, #0
 800add0:	d00a      	beq.n	800ade8 <USBD_StdDevReq+0x38>
 800add2:	e050      	b.n	800ae76 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adda:	689b      	ldr	r3, [r3, #8]
 800addc:	6839      	ldr	r1, [r7, #0]
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	4798      	blx	r3
 800ade2:	4603      	mov	r3, r0
 800ade4:	73fb      	strb	r3, [r7, #15]
    break;
 800ade6:	e04b      	b.n	800ae80 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	785b      	ldrb	r3, [r3, #1]
 800adec:	2b09      	cmp	r3, #9
 800adee:	d83c      	bhi.n	800ae6a <USBD_StdDevReq+0xba>
 800adf0:	a201      	add	r2, pc, #4	; (adr r2, 800adf8 <USBD_StdDevReq+0x48>)
 800adf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf6:	bf00      	nop
 800adf8:	0800ae4d 	.word	0x0800ae4d
 800adfc:	0800ae61 	.word	0x0800ae61
 800ae00:	0800ae6b 	.word	0x0800ae6b
 800ae04:	0800ae57 	.word	0x0800ae57
 800ae08:	0800ae6b 	.word	0x0800ae6b
 800ae0c:	0800ae2b 	.word	0x0800ae2b
 800ae10:	0800ae21 	.word	0x0800ae21
 800ae14:	0800ae6b 	.word	0x0800ae6b
 800ae18:	0800ae43 	.word	0x0800ae43
 800ae1c:	0800ae35 	.word	0x0800ae35
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800ae20:	6839      	ldr	r1, [r7, #0]
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f000 f9ce 	bl	800b1c4 <USBD_GetDescriptor>
      break;
 800ae28:	e024      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800ae2a:	6839      	ldr	r1, [r7, #0]
 800ae2c:	6878      	ldr	r0, [r7, #4]
 800ae2e:	f000 fb33 	bl	800b498 <USBD_SetAddress>
      break;
 800ae32:	e01f      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800ae34:	6839      	ldr	r1, [r7, #0]
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 fb70 	bl	800b51c <USBD_SetConfig>
 800ae3c:	4603      	mov	r3, r0
 800ae3e:	73fb      	strb	r3, [r7, #15]
      break;
 800ae40:	e018      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800ae42:	6839      	ldr	r1, [r7, #0]
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f000 fc0d 	bl	800b664 <USBD_GetConfig>
      break;
 800ae4a:	e013      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800ae4c:	6839      	ldr	r1, [r7, #0]
 800ae4e:	6878      	ldr	r0, [r7, #4]
 800ae50:	f000 fc3c 	bl	800b6cc <USBD_GetStatus>
      break;
 800ae54:	e00e      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800ae56:	6839      	ldr	r1, [r7, #0]
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 fc6a 	bl	800b732 <USBD_SetFeature>
      break;
 800ae5e:	e009      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800ae60:	6839      	ldr	r1, [r7, #0]
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f000 fc79 	bl	800b75a <USBD_ClrFeature>
      break;
 800ae68:	e004      	b.n	800ae74 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800ae6a:	6839      	ldr	r1, [r7, #0]
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f000 fccf 	bl	800b810 <USBD_CtlError>
      break;
 800ae72:	bf00      	nop
    }
    break;
 800ae74:	e004      	b.n	800ae80 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800ae76:	6839      	ldr	r1, [r7, #0]
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f000 fcc9 	bl	800b810 <USBD_CtlError>
    break;
 800ae7e:	bf00      	nop
  }

  return ret;
 800ae80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3710      	adds	r7, #16
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop

0800ae8c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b084      	sub	sp, #16
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae96:	2300      	movs	r3, #0
 800ae98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800aea2:	2b20      	cmp	r3, #32
 800aea4:	d003      	beq.n	800aeae <USBD_StdItfReq+0x22>
 800aea6:	2b40      	cmp	r3, #64	; 0x40
 800aea8:	d001      	beq.n	800aeae <USBD_StdItfReq+0x22>
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d12a      	bne.n	800af04 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aeb4:	3b01      	subs	r3, #1
 800aeb6:	2b02      	cmp	r3, #2
 800aeb8:	d81d      	bhi.n	800aef6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	889b      	ldrh	r3, [r3, #4]
 800aebe:	b2db      	uxtb	r3, r3
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d813      	bhi.n	800aeec <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aeca:	689b      	ldr	r3, [r3, #8]
 800aecc:	6839      	ldr	r1, [r7, #0]
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	4798      	blx	r3
 800aed2:	4603      	mov	r3, r0
 800aed4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	88db      	ldrh	r3, [r3, #6]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d110      	bne.n	800af00 <USBD_StdItfReq+0x74>
 800aede:	7bfb      	ldrb	r3, [r7, #15]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d10d      	bne.n	800af00 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f000 fd41 	bl	800b96c <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800aeea:	e009      	b.n	800af00 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800aeec:	6839      	ldr	r1, [r7, #0]
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 fc8e 	bl	800b810 <USBD_CtlError>
      break;
 800aef4:	e004      	b.n	800af00 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800aef6:	6839      	ldr	r1, [r7, #0]
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f000 fc89 	bl	800b810 <USBD_CtlError>
      break;
 800aefe:	e000      	b.n	800af02 <USBD_StdItfReq+0x76>
      break;
 800af00:	bf00      	nop
    }
    break;
 800af02:	e004      	b.n	800af0e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800af04:	6839      	ldr	r1, [r7, #0]
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 fc82 	bl	800b810 <USBD_CtlError>
    break;
 800af0c:	bf00      	nop
  }

  return ret;
 800af0e:	7bfb      	ldrb	r3, [r7, #15]
}
 800af10:	4618      	mov	r0, r3
 800af12:	3710      	adds	r7, #16
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b084      	sub	sp, #16
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800af22:	2300      	movs	r3, #0
 800af24:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	889b      	ldrh	r3, [r3, #4]
 800af2a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	781b      	ldrb	r3, [r3, #0]
 800af30:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af34:	2b20      	cmp	r3, #32
 800af36:	d004      	beq.n	800af42 <USBD_StdEPReq+0x2a>
 800af38:	2b40      	cmp	r3, #64	; 0x40
 800af3a:	d002      	beq.n	800af42 <USBD_StdEPReq+0x2a>
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d00a      	beq.n	800af56 <USBD_StdEPReq+0x3e>
 800af40:	e135      	b.n	800b1ae <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af48:	689b      	ldr	r3, [r3, #8]
 800af4a:	6839      	ldr	r1, [r7, #0]
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	4798      	blx	r3
 800af50:	4603      	mov	r3, r0
 800af52:	73fb      	strb	r3, [r7, #15]
    break;
 800af54:	e130      	b.n	800b1b8 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	785b      	ldrb	r3, [r3, #1]
 800af5a:	2b01      	cmp	r3, #1
 800af5c:	d03e      	beq.n	800afdc <USBD_StdEPReq+0xc4>
 800af5e:	2b03      	cmp	r3, #3
 800af60:	d002      	beq.n	800af68 <USBD_StdEPReq+0x50>
 800af62:	2b00      	cmp	r3, #0
 800af64:	d077      	beq.n	800b056 <USBD_StdEPReq+0x13e>
 800af66:	e11c      	b.n	800b1a2 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d002      	beq.n	800af78 <USBD_StdEPReq+0x60>
 800af72:	2b03      	cmp	r3, #3
 800af74:	d015      	beq.n	800afa2 <USBD_StdEPReq+0x8a>
 800af76:	e02b      	b.n	800afd0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af78:	7bbb      	ldrb	r3, [r7, #14]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d00c      	beq.n	800af98 <USBD_StdEPReq+0x80>
 800af7e:	7bbb      	ldrb	r3, [r7, #14]
 800af80:	2b80      	cmp	r3, #128	; 0x80
 800af82:	d009      	beq.n	800af98 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800af84:	7bbb      	ldrb	r3, [r7, #14]
 800af86:	4619      	mov	r1, r3
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f003 fba4 	bl	800e6d6 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af8e:	2180      	movs	r1, #128	; 0x80
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f003 fba0 	bl	800e6d6 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800af96:	e020      	b.n	800afda <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800af98:	6839      	ldr	r1, [r7, #0]
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 fc38 	bl	800b810 <USBD_CtlError>
        break;
 800afa0:	e01b      	b.n	800afda <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	885b      	ldrh	r3, [r3, #2]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d10e      	bne.n	800afc8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800afaa:	7bbb      	ldrb	r3, [r7, #14]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d00b      	beq.n	800afc8 <USBD_StdEPReq+0xb0>
 800afb0:	7bbb      	ldrb	r3, [r7, #14]
 800afb2:	2b80      	cmp	r3, #128	; 0x80
 800afb4:	d008      	beq.n	800afc8 <USBD_StdEPReq+0xb0>
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	88db      	ldrh	r3, [r3, #6]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d104      	bne.n	800afc8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800afbe:	7bbb      	ldrb	r3, [r7, #14]
 800afc0:	4619      	mov	r1, r3
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f003 fb87 	bl	800e6d6 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800afc8:	6878      	ldr	r0, [r7, #4]
 800afca:	f000 fccf 	bl	800b96c <USBD_CtlSendStatus>

        break;
 800afce:	e004      	b.n	800afda <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800afd0:	6839      	ldr	r1, [r7, #0]
 800afd2:	6878      	ldr	r0, [r7, #4]
 800afd4:	f000 fc1c 	bl	800b810 <USBD_CtlError>
        break;
 800afd8:	bf00      	nop
      }
      break;
 800afda:	e0e7      	b.n	800b1ac <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afe2:	2b02      	cmp	r3, #2
 800afe4:	d002      	beq.n	800afec <USBD_StdEPReq+0xd4>
 800afe6:	2b03      	cmp	r3, #3
 800afe8:	d015      	beq.n	800b016 <USBD_StdEPReq+0xfe>
 800afea:	e02d      	b.n	800b048 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800afec:	7bbb      	ldrb	r3, [r7, #14]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d00c      	beq.n	800b00c <USBD_StdEPReq+0xf4>
 800aff2:	7bbb      	ldrb	r3, [r7, #14]
 800aff4:	2b80      	cmp	r3, #128	; 0x80
 800aff6:	d009      	beq.n	800b00c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800aff8:	7bbb      	ldrb	r3, [r7, #14]
 800affa:	4619      	mov	r1, r3
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f003 fb6a 	bl	800e6d6 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b002:	2180      	movs	r1, #128	; 0x80
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f003 fb66 	bl	800e6d6 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800b00a:	e023      	b.n	800b054 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800b00c:	6839      	ldr	r1, [r7, #0]
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 fbfe 	bl	800b810 <USBD_CtlError>
        break;
 800b014:	e01e      	b.n	800b054 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	885b      	ldrh	r3, [r3, #2]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d119      	bne.n	800b052 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800b01e:	7bbb      	ldrb	r3, [r7, #14]
 800b020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b024:	2b00      	cmp	r3, #0
 800b026:	d004      	beq.n	800b032 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b028:	7bbb      	ldrb	r3, [r7, #14]
 800b02a:	4619      	mov	r1, r3
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f003 fb71 	bl	800e714 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fc9a 	bl	800b96c <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	6839      	ldr	r1, [r7, #0]
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	4798      	blx	r3
        }
        break;
 800b046:	e004      	b.n	800b052 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 fbe0 	bl	800b810 <USBD_CtlError>
        break;
 800b050:	e000      	b.n	800b054 <USBD_StdEPReq+0x13c>
        break;
 800b052:	bf00      	nop
      }
      break;
 800b054:	e0aa      	b.n	800b1ac <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	d002      	beq.n	800b066 <USBD_StdEPReq+0x14e>
 800b060:	2b03      	cmp	r3, #3
 800b062:	d032      	beq.n	800b0ca <USBD_StdEPReq+0x1b2>
 800b064:	e097      	b.n	800b196 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b066:	7bbb      	ldrb	r3, [r7, #14]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d007      	beq.n	800b07c <USBD_StdEPReq+0x164>
 800b06c:	7bbb      	ldrb	r3, [r7, #14]
 800b06e:	2b80      	cmp	r3, #128	; 0x80
 800b070:	d004      	beq.n	800b07c <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800b072:	6839      	ldr	r1, [r7, #0]
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 fbcb 	bl	800b810 <USBD_CtlError>
          break;
 800b07a:	e091      	b.n	800b1a0 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b07c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b080:	2b00      	cmp	r3, #0
 800b082:	da0b      	bge.n	800b09c <USBD_StdEPReq+0x184>
 800b084:	7bbb      	ldrb	r3, [r7, #14]
 800b086:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b08a:	4613      	mov	r3, r2
 800b08c:	009b      	lsls	r3, r3, #2
 800b08e:	4413      	add	r3, r2
 800b090:	009b      	lsls	r3, r3, #2
 800b092:	3310      	adds	r3, #16
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	4413      	add	r3, r2
 800b098:	3304      	adds	r3, #4
 800b09a:	e00b      	b.n	800b0b4 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b09c:	7bbb      	ldrb	r3, [r7, #14]
 800b09e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b0a2:	4613      	mov	r3, r2
 800b0a4:	009b      	lsls	r3, r3, #2
 800b0a6:	4413      	add	r3, r2
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	4413      	add	r3, r2
 800b0b2:	3304      	adds	r3, #4
 800b0b4:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	2202      	movs	r2, #2
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	6878      	ldr	r0, [r7, #4]
 800b0c4:	f000 fc15 	bl	800b8f2 <USBD_CtlSendData>
        break;
 800b0c8:	e06a      	b.n	800b1a0 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800b0ca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	da11      	bge.n	800b0f6 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b0d2:	7bbb      	ldrb	r3, [r7, #14]
 800b0d4:	f003 020f 	and.w	r2, r3, #15
 800b0d8:	6879      	ldr	r1, [r7, #4]
 800b0da:	4613      	mov	r3, r2
 800b0dc:	009b      	lsls	r3, r3, #2
 800b0de:	4413      	add	r3, r2
 800b0e0:	009b      	lsls	r3, r3, #2
 800b0e2:	440b      	add	r3, r1
 800b0e4:	3324      	adds	r3, #36	; 0x24
 800b0e6:	881b      	ldrh	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d117      	bne.n	800b11c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b0ec:	6839      	ldr	r1, [r7, #0]
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 fb8e 	bl	800b810 <USBD_CtlError>
            break;
 800b0f4:	e054      	b.n	800b1a0 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b0f6:	7bbb      	ldrb	r3, [r7, #14]
 800b0f8:	f003 020f 	and.w	r2, r3, #15
 800b0fc:	6879      	ldr	r1, [r7, #4]
 800b0fe:	4613      	mov	r3, r2
 800b100:	009b      	lsls	r3, r3, #2
 800b102:	4413      	add	r3, r2
 800b104:	009b      	lsls	r3, r3, #2
 800b106:	440b      	add	r3, r1
 800b108:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b10c:	881b      	ldrh	r3, [r3, #0]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d104      	bne.n	800b11c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b112:	6839      	ldr	r1, [r7, #0]
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 fb7b 	bl	800b810 <USBD_CtlError>
            break;
 800b11a:	e041      	b.n	800b1a0 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b11c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b120:	2b00      	cmp	r3, #0
 800b122:	da0b      	bge.n	800b13c <USBD_StdEPReq+0x224>
 800b124:	7bbb      	ldrb	r3, [r7, #14]
 800b126:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b12a:	4613      	mov	r3, r2
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	4413      	add	r3, r2
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	3310      	adds	r3, #16
 800b134:	687a      	ldr	r2, [r7, #4]
 800b136:	4413      	add	r3, r2
 800b138:	3304      	adds	r3, #4
 800b13a:	e00b      	b.n	800b154 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b13c:	7bbb      	ldrb	r3, [r7, #14]
 800b13e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b142:	4613      	mov	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	4413      	add	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	4413      	add	r3, r2
 800b152:	3304      	adds	r3, #4
 800b154:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b156:	7bbb      	ldrb	r3, [r7, #14]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d002      	beq.n	800b162 <USBD_StdEPReq+0x24a>
 800b15c:	7bbb      	ldrb	r3, [r7, #14]
 800b15e:	2b80      	cmp	r3, #128	; 0x80
 800b160:	d103      	bne.n	800b16a <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	2200      	movs	r2, #0
 800b166:	601a      	str	r2, [r3, #0]
 800b168:	e00e      	b.n	800b188 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b16a:	7bbb      	ldrb	r3, [r7, #14]
 800b16c:	4619      	mov	r1, r3
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f003 faef 	bl	800e752 <USBD_LL_IsStallEP>
 800b174:	4603      	mov	r3, r0
 800b176:	2b00      	cmp	r3, #0
 800b178:	d003      	beq.n	800b182 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	2201      	movs	r2, #1
 800b17e:	601a      	str	r2, [r3, #0]
 800b180:	e002      	b.n	800b188 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	2200      	movs	r2, #0
 800b186:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	2202      	movs	r2, #2
 800b18c:	4619      	mov	r1, r3
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 fbaf 	bl	800b8f2 <USBD_CtlSendData>
          break;
 800b194:	e004      	b.n	800b1a0 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800b196:	6839      	ldr	r1, [r7, #0]
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f000 fb39 	bl	800b810 <USBD_CtlError>
        break;
 800b19e:	bf00      	nop
      }
      break;
 800b1a0:	e004      	b.n	800b1ac <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800b1a2:	6839      	ldr	r1, [r7, #0]
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 fb33 	bl	800b810 <USBD_CtlError>
      break;
 800b1aa:	bf00      	nop
    }
    break;
 800b1ac:	e004      	b.n	800b1b8 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800b1ae:	6839      	ldr	r1, [r7, #0]
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fb2d 	bl	800b810 <USBD_CtlError>
    break;
 800b1b6:	bf00      	nop
  }

  return ret;
 800b1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
	...

0800b1c4 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b084      	sub	sp, #16
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
 800b1cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b1da:	683b      	ldr	r3, [r7, #0]
 800b1dc:	885b      	ldrh	r3, [r3, #2]
 800b1de:	0a1b      	lsrs	r3, r3, #8
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	3b01      	subs	r3, #1
 800b1e4:	2b06      	cmp	r3, #6
 800b1e6:	f200 8128 	bhi.w	800b43a <USBD_GetDescriptor+0x276>
 800b1ea:	a201      	add	r2, pc, #4	; (adr r2, 800b1f0 <USBD_GetDescriptor+0x2c>)
 800b1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f0:	0800b20d 	.word	0x0800b20d
 800b1f4:	0800b225 	.word	0x0800b225
 800b1f8:	0800b265 	.word	0x0800b265
 800b1fc:	0800b43b 	.word	0x0800b43b
 800b200:	0800b43b 	.word	0x0800b43b
 800b204:	0800b3db 	.word	0x0800b3db
 800b208:	0800b407 	.word	0x0800b407
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	7c12      	ldrb	r2, [r2, #16]
 800b218:	f107 0108 	add.w	r1, r7, #8
 800b21c:	4610      	mov	r0, r2
 800b21e:	4798      	blx	r3
 800b220:	60f8      	str	r0, [r7, #12]
    break;
 800b222:	e112      	b.n	800b44a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	7c1b      	ldrb	r3, [r3, #16]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d10d      	bne.n	800b248 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b234:	f107 0208 	add.w	r2, r7, #8
 800b238:	4610      	mov	r0, r2
 800b23a:	4798      	blx	r3
 800b23c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	3301      	adds	r3, #1
 800b242:	2202      	movs	r2, #2
 800b244:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800b246:	e100      	b.n	800b44a <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b250:	f107 0208 	add.w	r2, r7, #8
 800b254:	4610      	mov	r0, r2
 800b256:	4798      	blx	r3
 800b258:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	3301      	adds	r3, #1
 800b25e:	2202      	movs	r2, #2
 800b260:	701a      	strb	r2, [r3, #0]
    break;
 800b262:	e0f2      	b.n	800b44a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	885b      	ldrh	r3, [r3, #2]
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	2b05      	cmp	r3, #5
 800b26c:	f200 80ac 	bhi.w	800b3c8 <USBD_GetDescriptor+0x204>
 800b270:	a201      	add	r2, pc, #4	; (adr r2, 800b278 <USBD_GetDescriptor+0xb4>)
 800b272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b276:	bf00      	nop
 800b278:	0800b291 	.word	0x0800b291
 800b27c:	0800b2c5 	.word	0x0800b2c5
 800b280:	0800b2f9 	.word	0x0800b2f9
 800b284:	0800b32d 	.word	0x0800b32d
 800b288:	0800b361 	.word	0x0800b361
 800b28c:	0800b395 	.word	0x0800b395
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d00b      	beq.n	800b2b4 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	7c12      	ldrb	r2, [r2, #16]
 800b2a8:	f107 0108 	add.w	r1, r7, #8
 800b2ac:	4610      	mov	r0, r2
 800b2ae:	4798      	blx	r3
 800b2b0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2b2:	e091      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b2b4:	6839      	ldr	r1, [r7, #0]
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f000 faaa 	bl	800b810 <USBD_CtlError>
        err++;
 800b2bc:	7afb      	ldrb	r3, [r7, #11]
 800b2be:	3301      	adds	r3, #1
 800b2c0:	72fb      	strb	r3, [r7, #11]
      break;
 800b2c2:	e089      	b.n	800b3d8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2ca:	689b      	ldr	r3, [r3, #8]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d00b      	beq.n	800b2e8 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2d6:	689b      	ldr	r3, [r3, #8]
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	7c12      	ldrb	r2, [r2, #16]
 800b2dc:	f107 0108 	add.w	r1, r7, #8
 800b2e0:	4610      	mov	r0, r2
 800b2e2:	4798      	blx	r3
 800b2e4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2e6:	e077      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b2e8:	6839      	ldr	r1, [r7, #0]
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 fa90 	bl	800b810 <USBD_CtlError>
        err++;
 800b2f0:	7afb      	ldrb	r3, [r7, #11]
 800b2f2:	3301      	adds	r3, #1
 800b2f4:	72fb      	strb	r3, [r7, #11]
      break;
 800b2f6:	e06f      	b.n	800b3d8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2fe:	68db      	ldr	r3, [r3, #12]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d00b      	beq.n	800b31c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b30a:	68db      	ldr	r3, [r3, #12]
 800b30c:	687a      	ldr	r2, [r7, #4]
 800b30e:	7c12      	ldrb	r2, [r2, #16]
 800b310:	f107 0108 	add.w	r1, r7, #8
 800b314:	4610      	mov	r0, r2
 800b316:	4798      	blx	r3
 800b318:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b31a:	e05d      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b31c:	6839      	ldr	r1, [r7, #0]
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 fa76 	bl	800b810 <USBD_CtlError>
        err++;
 800b324:	7afb      	ldrb	r3, [r7, #11]
 800b326:	3301      	adds	r3, #1
 800b328:	72fb      	strb	r3, [r7, #11]
      break;
 800b32a:	e055      	b.n	800b3d8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d00b      	beq.n	800b350 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b33e:	691b      	ldr	r3, [r3, #16]
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	7c12      	ldrb	r2, [r2, #16]
 800b344:	f107 0108 	add.w	r1, r7, #8
 800b348:	4610      	mov	r0, r2
 800b34a:	4798      	blx	r3
 800b34c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b34e:	e043      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b350:	6839      	ldr	r1, [r7, #0]
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 fa5c 	bl	800b810 <USBD_CtlError>
        err++;
 800b358:	7afb      	ldrb	r3, [r7, #11]
 800b35a:	3301      	adds	r3, #1
 800b35c:	72fb      	strb	r3, [r7, #11]
      break;
 800b35e:	e03b      	b.n	800b3d8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b366:	695b      	ldr	r3, [r3, #20]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d00b      	beq.n	800b384 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b372:	695b      	ldr	r3, [r3, #20]
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	7c12      	ldrb	r2, [r2, #16]
 800b378:	f107 0108 	add.w	r1, r7, #8
 800b37c:	4610      	mov	r0, r2
 800b37e:	4798      	blx	r3
 800b380:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b382:	e029      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b384:	6839      	ldr	r1, [r7, #0]
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 fa42 	bl	800b810 <USBD_CtlError>
        err++;
 800b38c:	7afb      	ldrb	r3, [r7, #11]
 800b38e:	3301      	adds	r3, #1
 800b390:	72fb      	strb	r3, [r7, #11]
      break;
 800b392:	e021      	b.n	800b3d8 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b39a:	699b      	ldr	r3, [r3, #24]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d00b      	beq.n	800b3b8 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3a6:	699b      	ldr	r3, [r3, #24]
 800b3a8:	687a      	ldr	r2, [r7, #4]
 800b3aa:	7c12      	ldrb	r2, [r2, #16]
 800b3ac:	f107 0108 	add.w	r1, r7, #8
 800b3b0:	4610      	mov	r0, r2
 800b3b2:	4798      	blx	r3
 800b3b4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3b6:	e00f      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b3b8:	6839      	ldr	r1, [r7, #0]
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 fa28 	bl	800b810 <USBD_CtlError>
        err++;
 800b3c0:	7afb      	ldrb	r3, [r7, #11]
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	72fb      	strb	r3, [r7, #11]
      break;
 800b3c6:	e007      	b.n	800b3d8 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800b3c8:	6839      	ldr	r1, [r7, #0]
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 fa20 	bl	800b810 <USBD_CtlError>
      err++;
 800b3d0:	7afb      	ldrb	r3, [r7, #11]
 800b3d2:	3301      	adds	r3, #1
 800b3d4:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800b3d6:	bf00      	nop
    }
    break;
 800b3d8:	e037      	b.n	800b44a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	7c1b      	ldrb	r3, [r3, #16]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d109      	bne.n	800b3f6 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ea:	f107 0208 	add.w	r2, r7, #8
 800b3ee:	4610      	mov	r0, r2
 800b3f0:	4798      	blx	r3
 800b3f2:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b3f4:	e029      	b.n	800b44a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 fa09 	bl	800b810 <USBD_CtlError>
      err++;
 800b3fe:	7afb      	ldrb	r3, [r7, #11]
 800b400:	3301      	adds	r3, #1
 800b402:	72fb      	strb	r3, [r7, #11]
    break;
 800b404:	e021      	b.n	800b44a <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	7c1b      	ldrb	r3, [r3, #16]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d10d      	bne.n	800b42a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b416:	f107 0208 	add.w	r2, r7, #8
 800b41a:	4610      	mov	r0, r2
 800b41c:	4798      	blx	r3
 800b41e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	3301      	adds	r3, #1
 800b424:	2207      	movs	r2, #7
 800b426:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b428:	e00f      	b.n	800b44a <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b42a:	6839      	ldr	r1, [r7, #0]
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 f9ef 	bl	800b810 <USBD_CtlError>
      err++;
 800b432:	7afb      	ldrb	r3, [r7, #11]
 800b434:	3301      	adds	r3, #1
 800b436:	72fb      	strb	r3, [r7, #11]
    break;
 800b438:	e007      	b.n	800b44a <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800b43a:	6839      	ldr	r1, [r7, #0]
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f000 f9e7 	bl	800b810 <USBD_CtlError>
    err++;
 800b442:	7afb      	ldrb	r3, [r7, #11]
 800b444:	3301      	adds	r3, #1
 800b446:	72fb      	strb	r3, [r7, #11]
    break;
 800b448:	bf00      	nop
  }

  if (err != 0U)
 800b44a:	7afb      	ldrb	r3, [r7, #11]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d11e      	bne.n	800b48e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	88db      	ldrh	r3, [r3, #6]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d016      	beq.n	800b486 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800b458:	893b      	ldrh	r3, [r7, #8]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d00e      	beq.n	800b47c <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	88da      	ldrh	r2, [r3, #6]
 800b462:	893b      	ldrh	r3, [r7, #8]
 800b464:	4293      	cmp	r3, r2
 800b466:	bf28      	it	cs
 800b468:	4613      	movcs	r3, r2
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800b46e:	893b      	ldrh	r3, [r7, #8]
 800b470:	461a      	mov	r2, r3
 800b472:	68f9      	ldr	r1, [r7, #12]
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f000 fa3c 	bl	800b8f2 <USBD_CtlSendData>
 800b47a:	e009      	b.n	800b490 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800b47c:	6839      	ldr	r1, [r7, #0]
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f000 f9c6 	bl	800b810 <USBD_CtlError>
 800b484:	e004      	b.n	800b490 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 fa70 	bl	800b96c <USBD_CtlSendStatus>
 800b48c:	e000      	b.n	800b490 <USBD_GetDescriptor+0x2cc>
    return;
 800b48e:	bf00      	nop
    }
  }
}
 800b490:	3710      	adds	r7, #16
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop

0800b498 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b084      	sub	sp, #16
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	889b      	ldrh	r3, [r3, #4]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d130      	bne.n	800b50c <USBD_SetAddress+0x74>
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	88db      	ldrh	r3, [r3, #6]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d12c      	bne.n	800b50c <USBD_SetAddress+0x74>
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	885b      	ldrh	r3, [r3, #2]
 800b4b6:	2b7f      	cmp	r3, #127	; 0x7f
 800b4b8:	d828      	bhi.n	800b50c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	885b      	ldrh	r3, [r3, #2]
 800b4be:	b2db      	uxtb	r3, r3
 800b4c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4c4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4cc:	2b03      	cmp	r3, #3
 800b4ce:	d104      	bne.n	800b4da <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b4d0:	6839      	ldr	r1, [r7, #0]
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f000 f99c 	bl	800b810 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4d8:	e01c      	b.n	800b514 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	7bfa      	ldrb	r2, [r7, #15]
 800b4de:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b4e2:	7bfb      	ldrb	r3, [r7, #15]
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	6878      	ldr	r0, [r7, #4]
 800b4e8:	f003 f95f 	bl	800e7aa <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f000 fa3d 	bl	800b96c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b4f2:	7bfb      	ldrb	r3, [r7, #15]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d004      	beq.n	800b502 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2202      	movs	r2, #2
 800b4fc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b500:	e008      	b.n	800b514 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	2201      	movs	r2, #1
 800b506:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b50a:	e003      	b.n	800b514 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b50c:	6839      	ldr	r1, [r7, #0]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 f97e 	bl	800b810 <USBD_CtlError>
  }
}
 800b514:	bf00      	nop
 800b516:	3710      	adds	r7, #16
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b526:	2300      	movs	r3, #0
 800b528:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	885b      	ldrh	r3, [r3, #2]
 800b52e:	b2da      	uxtb	r2, r3
 800b530:	4b4b      	ldr	r3, [pc, #300]	; (800b660 <USBD_SetConfig+0x144>)
 800b532:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b534:	4b4a      	ldr	r3, [pc, #296]	; (800b660 <USBD_SetConfig+0x144>)
 800b536:	781b      	ldrb	r3, [r3, #0]
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d905      	bls.n	800b548 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b53c:	6839      	ldr	r1, [r7, #0]
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 f966 	bl	800b810 <USBD_CtlError>
    return USBD_FAIL;
 800b544:	2303      	movs	r3, #3
 800b546:	e087      	b.n	800b658 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b54e:	2b02      	cmp	r3, #2
 800b550:	d002      	beq.n	800b558 <USBD_SetConfig+0x3c>
 800b552:	2b03      	cmp	r3, #3
 800b554:	d025      	beq.n	800b5a2 <USBD_SetConfig+0x86>
 800b556:	e071      	b.n	800b63c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800b558:	4b41      	ldr	r3, [pc, #260]	; (800b660 <USBD_SetConfig+0x144>)
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d01c      	beq.n	800b59a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800b560:	4b3f      	ldr	r3, [pc, #252]	; (800b660 <USBD_SetConfig+0x144>)
 800b562:	781b      	ldrb	r3, [r3, #0]
 800b564:	461a      	mov	r2, r3
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b56a:	4b3d      	ldr	r3, [pc, #244]	; (800b660 <USBD_SetConfig+0x144>)
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	4619      	mov	r1, r3
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f7ff f9a8 	bl	800a8c6 <USBD_SetClassConfig>
 800b576:	4603      	mov	r3, r0
 800b578:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800b57a:	7bfb      	ldrb	r3, [r7, #15]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d004      	beq.n	800b58a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800b580:	6839      	ldr	r1, [r7, #0]
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f944 	bl	800b810 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b588:	e065      	b.n	800b656 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f000 f9ee 	bl	800b96c <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2203      	movs	r2, #3
 800b594:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b598:	e05d      	b.n	800b656 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f000 f9e6 	bl	800b96c <USBD_CtlSendStatus>
    break;
 800b5a0:	e059      	b.n	800b656 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800b5a2:	4b2f      	ldr	r3, [pc, #188]	; (800b660 <USBD_SetConfig+0x144>)
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d112      	bne.n	800b5d0 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2202      	movs	r2, #2
 800b5ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800b5b2:	4b2b      	ldr	r3, [pc, #172]	; (800b660 <USBD_SetConfig+0x144>)
 800b5b4:	781b      	ldrb	r3, [r3, #0]
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b5bc:	4b28      	ldr	r3, [pc, #160]	; (800b660 <USBD_SetConfig+0x144>)
 800b5be:	781b      	ldrb	r3, [r3, #0]
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f7ff f99b 	bl	800a8fe <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f000 f9cf 	bl	800b96c <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b5ce:	e042      	b.n	800b656 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800b5d0:	4b23      	ldr	r3, [pc, #140]	; (800b660 <USBD_SetConfig+0x144>)
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d02a      	beq.n	800b634 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	685b      	ldr	r3, [r3, #4]
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f7ff f989 	bl	800a8fe <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800b5ec:	4b1c      	ldr	r3, [pc, #112]	; (800b660 <USBD_SetConfig+0x144>)
 800b5ee:	781b      	ldrb	r3, [r3, #0]
 800b5f0:	461a      	mov	r2, r3
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5f6:	4b1a      	ldr	r3, [pc, #104]	; (800b660 <USBD_SetConfig+0x144>)
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	4619      	mov	r1, r3
 800b5fc:	6878      	ldr	r0, [r7, #4]
 800b5fe:	f7ff f962 	bl	800a8c6 <USBD_SetClassConfig>
 800b602:	4603      	mov	r3, r0
 800b604:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800b606:	7bfb      	ldrb	r3, [r7, #15]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d00f      	beq.n	800b62c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800b60c:	6839      	ldr	r1, [r7, #0]
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f000 f8fe 	bl	800b810 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	685b      	ldr	r3, [r3, #4]
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	4619      	mov	r1, r3
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f7ff f96e 	bl	800a8fe <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2202      	movs	r2, #2
 800b626:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b62a:	e014      	b.n	800b656 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 f99d 	bl	800b96c <USBD_CtlSendStatus>
    break;
 800b632:	e010      	b.n	800b656 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f000 f999 	bl	800b96c <USBD_CtlSendStatus>
    break;
 800b63a:	e00c      	b.n	800b656 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800b63c:	6839      	ldr	r1, [r7, #0]
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f000 f8e6 	bl	800b810 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b644:	4b06      	ldr	r3, [pc, #24]	; (800b660 <USBD_SetConfig+0x144>)
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	4619      	mov	r1, r3
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f7ff f957 	bl	800a8fe <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800b650:	2303      	movs	r3, #3
 800b652:	73fb      	strb	r3, [r7, #15]
    break;
 800b654:	bf00      	nop
  }

  return ret;
 800b656:	7bfb      	ldrb	r3, [r7, #15]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	240001ec 	.word	0x240001ec

0800b664 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b082      	sub	sp, #8
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
 800b66c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	88db      	ldrh	r3, [r3, #6]
 800b672:	2b01      	cmp	r3, #1
 800b674:	d004      	beq.n	800b680 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b676:	6839      	ldr	r1, [r7, #0]
 800b678:	6878      	ldr	r0, [r7, #4]
 800b67a:	f000 f8c9 	bl	800b810 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800b67e:	e021      	b.n	800b6c4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b686:	2b01      	cmp	r3, #1
 800b688:	db17      	blt.n	800b6ba <USBD_GetConfig+0x56>
 800b68a:	2b02      	cmp	r3, #2
 800b68c:	dd02      	ble.n	800b694 <USBD_GetConfig+0x30>
 800b68e:	2b03      	cmp	r3, #3
 800b690:	d00b      	beq.n	800b6aa <USBD_GetConfig+0x46>
 800b692:	e012      	b.n	800b6ba <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	3308      	adds	r3, #8
 800b69e:	2201      	movs	r2, #1
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 f925 	bl	800b8f2 <USBD_CtlSendData>
      break;
 800b6a8:	e00c      	b.n	800b6c4 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	3304      	adds	r3, #4
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	4619      	mov	r1, r3
 800b6b2:	6878      	ldr	r0, [r7, #4]
 800b6b4:	f000 f91d 	bl	800b8f2 <USBD_CtlSendData>
      break;
 800b6b8:	e004      	b.n	800b6c4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800b6ba:	6839      	ldr	r1, [r7, #0]
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 f8a7 	bl	800b810 <USBD_CtlError>
      break;
 800b6c2:	bf00      	nop
}
 800b6c4:	bf00      	nop
 800b6c6:	3708      	adds	r7, #8
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	bd80      	pop	{r7, pc}

0800b6cc <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b082      	sub	sp, #8
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
 800b6d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6dc:	3b01      	subs	r3, #1
 800b6de:	2b02      	cmp	r3, #2
 800b6e0:	d81e      	bhi.n	800b720 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	88db      	ldrh	r3, [r3, #6]
 800b6e6:	2b02      	cmp	r3, #2
 800b6e8:	d004      	beq.n	800b6f4 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800b6ea:	6839      	ldr	r1, [r7, #0]
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f000 f88f 	bl	800b810 <USBD_CtlError>
      break;
 800b6f2:	e01a      	b.n	800b72a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2201      	movs	r2, #1
 800b6f8:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b700:	2b00      	cmp	r3, #0
 800b702:	d005      	beq.n	800b710 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	68db      	ldr	r3, [r3, #12]
 800b708:	f043 0202 	orr.w	r2, r3, #2
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	330c      	adds	r3, #12
 800b714:	2202      	movs	r2, #2
 800b716:	4619      	mov	r1, r3
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 f8ea 	bl	800b8f2 <USBD_CtlSendData>
    break;
 800b71e:	e004      	b.n	800b72a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800b720:	6839      	ldr	r1, [r7, #0]
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	f000 f874 	bl	800b810 <USBD_CtlError>
    break;
 800b728:	bf00      	nop
  }
}
 800b72a:	bf00      	nop
 800b72c:	3708      	adds	r7, #8
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b732:	b580      	push	{r7, lr}
 800b734:	b082      	sub	sp, #8
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
 800b73a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b73c:	683b      	ldr	r3, [r7, #0]
 800b73e:	885b      	ldrh	r3, [r3, #2]
 800b740:	2b01      	cmp	r3, #1
 800b742:	d106      	bne.n	800b752 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2201      	movs	r2, #1
 800b748:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 f90d 	bl	800b96c <USBD_CtlSendStatus>
  }
}
 800b752:	bf00      	nop
 800b754:	3708      	adds	r7, #8
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b082      	sub	sp, #8
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
 800b762:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b76a:	3b01      	subs	r3, #1
 800b76c:	2b02      	cmp	r3, #2
 800b76e:	d80b      	bhi.n	800b788 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	885b      	ldrh	r3, [r3, #2]
 800b774:	2b01      	cmp	r3, #1
 800b776:	d10c      	bne.n	800b792 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2200      	movs	r2, #0
 800b77c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b780:	6878      	ldr	r0, [r7, #4]
 800b782:	f000 f8f3 	bl	800b96c <USBD_CtlSendStatus>
      }
      break;
 800b786:	e004      	b.n	800b792 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b788:	6839      	ldr	r1, [r7, #0]
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f000 f840 	bl	800b810 <USBD_CtlError>
      break;
 800b790:	e000      	b.n	800b794 <USBD_ClrFeature+0x3a>
      break;
 800b792:	bf00      	nop
  }
}
 800b794:	bf00      	nop
 800b796:	3708      	adds	r7, #8
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}

0800b79c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b084      	sub	sp, #16
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	781a      	ldrb	r2, [r3, #0]
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	3301      	adds	r3, #1
 800b7b6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	781a      	ldrb	r2, [r3, #0]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b7c6:	68f8      	ldr	r0, [r7, #12]
 800b7c8:	f7ff fad4 	bl	800ad74 <SWAPBYTE>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	3301      	adds	r3, #1
 800b7d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	3301      	adds	r3, #1
 800b7de:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b7e0:	68f8      	ldr	r0, [r7, #12]
 800b7e2:	f7ff fac7 	bl	800ad74 <SWAPBYTE>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	461a      	mov	r2, r3
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	3301      	adds	r3, #1
 800b7f8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	f7ff faba 	bl	800ad74 <SWAPBYTE>
 800b800:	4603      	mov	r3, r0
 800b802:	461a      	mov	r2, r3
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	80da      	strh	r2, [r3, #6]
}
 800b808:	bf00      	nop
 800b80a:	3710      	adds	r7, #16
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b082      	sub	sp, #8
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b81a:	2180      	movs	r1, #128	; 0x80
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f002 ff5a 	bl	800e6d6 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b822:	2100      	movs	r1, #0
 800b824:	6878      	ldr	r0, [r7, #4]
 800b826:	f002 ff56 	bl	800e6d6 <USBD_LL_StallEP>
}
 800b82a:	bf00      	nop
 800b82c:	3708      	adds	r7, #8
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}

0800b832 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b832:	b580      	push	{r7, lr}
 800b834:	b086      	sub	sp, #24
 800b836:	af00      	add	r7, sp, #0
 800b838:	60f8      	str	r0, [r7, #12]
 800b83a:	60b9      	str	r1, [r7, #8]
 800b83c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b83e:	2300      	movs	r3, #0
 800b840:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d036      	beq.n	800b8b6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b84c:	6938      	ldr	r0, [r7, #16]
 800b84e:	f000 f836 	bl	800b8be <USBD_GetLen>
 800b852:	4603      	mov	r3, r0
 800b854:	3301      	adds	r3, #1
 800b856:	b29b      	uxth	r3, r3
 800b858:	005b      	lsls	r3, r3, #1
 800b85a:	b29a      	uxth	r2, r3
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b860:	7dfb      	ldrb	r3, [r7, #23]
 800b862:	68ba      	ldr	r2, [r7, #8]
 800b864:	4413      	add	r3, r2
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	7812      	ldrb	r2, [r2, #0]
 800b86a:	701a      	strb	r2, [r3, #0]
  idx++;
 800b86c:	7dfb      	ldrb	r3, [r7, #23]
 800b86e:	3301      	adds	r3, #1
 800b870:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b872:	7dfb      	ldrb	r3, [r7, #23]
 800b874:	68ba      	ldr	r2, [r7, #8]
 800b876:	4413      	add	r3, r2
 800b878:	2203      	movs	r2, #3
 800b87a:	701a      	strb	r2, [r3, #0]
  idx++;
 800b87c:	7dfb      	ldrb	r3, [r7, #23]
 800b87e:	3301      	adds	r3, #1
 800b880:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b882:	e013      	b.n	800b8ac <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b884:	7dfb      	ldrb	r3, [r7, #23]
 800b886:	68ba      	ldr	r2, [r7, #8]
 800b888:	4413      	add	r3, r2
 800b88a:	693a      	ldr	r2, [r7, #16]
 800b88c:	7812      	ldrb	r2, [r2, #0]
 800b88e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	3301      	adds	r3, #1
 800b894:	613b      	str	r3, [r7, #16]
    idx++;
 800b896:	7dfb      	ldrb	r3, [r7, #23]
 800b898:	3301      	adds	r3, #1
 800b89a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b89c:	7dfb      	ldrb	r3, [r7, #23]
 800b89e:	68ba      	ldr	r2, [r7, #8]
 800b8a0:	4413      	add	r3, r2
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	701a      	strb	r2, [r3, #0]
    idx++;
 800b8a6:	7dfb      	ldrb	r3, [r7, #23]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d1e7      	bne.n	800b884 <USBD_GetString+0x52>
 800b8b4:	e000      	b.n	800b8b8 <USBD_GetString+0x86>
    return;
 800b8b6:	bf00      	nop
  }
}
 800b8b8:	3718      	adds	r7, #24
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}

0800b8be <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b8be:	b480      	push	{r7}
 800b8c0:	b085      	sub	sp, #20
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b8ce:	e005      	b.n	800b8dc <USBD_GetLen+0x1e>
  {
    len++;
 800b8d0:	7bfb      	ldrb	r3, [r7, #15]
 800b8d2:	3301      	adds	r3, #1
 800b8d4:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d1f5      	bne.n	800b8d0 <USBD_GetLen+0x12>
  }

  return len;
 800b8e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3714      	adds	r7, #20
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f0:	4770      	bx	lr

0800b8f2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b084      	sub	sp, #16
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	60f8      	str	r0, [r7, #12]
 800b8fa:	60b9      	str	r1, [r7, #8]
 800b8fc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2202      	movs	r2, #2
 800b902:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	68ba      	ldr	r2, [r7, #8]
 800b916:	2100      	movs	r1, #0
 800b918:	68f8      	ldr	r0, [r7, #12]
 800b91a:	f002 ff65 	bl	800e7e8 <USBD_LL_Transmit>

  return USBD_OK;
 800b91e:	2300      	movs	r3, #0
}
 800b920:	4618      	mov	r0, r3
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b084      	sub	sp, #16
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	60f8      	str	r0, [r7, #12]
 800b930:	60b9      	str	r1, [r7, #8]
 800b932:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	68ba      	ldr	r2, [r7, #8]
 800b938:	2100      	movs	r1, #0
 800b93a:	68f8      	ldr	r0, [r7, #12]
 800b93c:	f002 ff54 	bl	800e7e8 <USBD_LL_Transmit>

  return USBD_OK;
 800b940:	2300      	movs	r3, #0
}
 800b942:	4618      	mov	r0, r3
 800b944:	3710      	adds	r7, #16
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}

0800b94a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b94a:	b580      	push	{r7, lr}
 800b94c:	b084      	sub	sp, #16
 800b94e:	af00      	add	r7, sp, #0
 800b950:	60f8      	str	r0, [r7, #12]
 800b952:	60b9      	str	r1, [r7, #8]
 800b954:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	68ba      	ldr	r2, [r7, #8]
 800b95a:	2100      	movs	r1, #0
 800b95c:	68f8      	ldr	r0, [r7, #12]
 800b95e:	f002 ff64 	bl	800e82a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b962:	2300      	movs	r3, #0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3710      	adds	r7, #16
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b082      	sub	sp, #8
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2204      	movs	r2, #4
 800b978:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b97c:	2300      	movs	r3, #0
 800b97e:	2200      	movs	r2, #0
 800b980:	2100      	movs	r1, #0
 800b982:	6878      	ldr	r0, [r7, #4]
 800b984:	f002 ff30 	bl	800e7e8 <USBD_LL_Transmit>

  return USBD_OK;
 800b988:	2300      	movs	r3, #0
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3708      	adds	r7, #8
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}

0800b992 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	b082      	sub	sp, #8
 800b996:	af00      	add	r7, sp, #0
 800b998:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2205      	movs	r2, #5
 800b99e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	2100      	movs	r1, #0
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f002 ff3e 	bl	800e82a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b9ae:	2300      	movs	r3, #0
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3708      	adds	r7, #8
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b084      	sub	sp, #16
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	4603      	mov	r3, r0
 800b9c0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b9c2:	79fb      	ldrb	r3, [r7, #7]
 800b9c4:	4a08      	ldr	r2, [pc, #32]	; (800b9e8 <disk_status+0x30>)
 800b9c6:	009b      	lsls	r3, r3, #2
 800b9c8:	4413      	add	r3, r2
 800b9ca:	685b      	ldr	r3, [r3, #4]
 800b9cc:	685b      	ldr	r3, [r3, #4]
 800b9ce:	79fa      	ldrb	r2, [r7, #7]
 800b9d0:	4905      	ldr	r1, [pc, #20]	; (800b9e8 <disk_status+0x30>)
 800b9d2:	440a      	add	r2, r1
 800b9d4:	7a12      	ldrb	r2, [r2, #8]
 800b9d6:	4610      	mov	r0, r2
 800b9d8:	4798      	blx	r3
 800b9da:	4603      	mov	r3, r0
 800b9dc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b9de:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3710      	adds	r7, #16
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	24000218 	.word	0x24000218

0800b9ec <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b9fa:	79fb      	ldrb	r3, [r7, #7]
 800b9fc:	4a0d      	ldr	r2, [pc, #52]	; (800ba34 <disk_initialize+0x48>)
 800b9fe:	5cd3      	ldrb	r3, [r2, r3]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d111      	bne.n	800ba28 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800ba04:	79fb      	ldrb	r3, [r7, #7]
 800ba06:	4a0b      	ldr	r2, [pc, #44]	; (800ba34 <disk_initialize+0x48>)
 800ba08:	2101      	movs	r1, #1
 800ba0a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ba0c:	79fb      	ldrb	r3, [r7, #7]
 800ba0e:	4a09      	ldr	r2, [pc, #36]	; (800ba34 <disk_initialize+0x48>)
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	4413      	add	r3, r2
 800ba14:	685b      	ldr	r3, [r3, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	79fa      	ldrb	r2, [r7, #7]
 800ba1a:	4906      	ldr	r1, [pc, #24]	; (800ba34 <disk_initialize+0x48>)
 800ba1c:	440a      	add	r2, r1
 800ba1e:	7a12      	ldrb	r2, [r2, #8]
 800ba20:	4610      	mov	r0, r2
 800ba22:	4798      	blx	r3
 800ba24:	4603      	mov	r3, r0
 800ba26:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ba28:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3710      	adds	r7, #16
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bd80      	pop	{r7, pc}
 800ba32:	bf00      	nop
 800ba34:	24000218 	.word	0x24000218

0800ba38 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ba38:	b590      	push	{r4, r7, lr}
 800ba3a:	b087      	sub	sp, #28
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	60b9      	str	r1, [r7, #8]
 800ba40:	607a      	str	r2, [r7, #4]
 800ba42:	603b      	str	r3, [r7, #0]
 800ba44:	4603      	mov	r3, r0
 800ba46:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ba48:	7bfb      	ldrb	r3, [r7, #15]
 800ba4a:	4a0a      	ldr	r2, [pc, #40]	; (800ba74 <disk_read+0x3c>)
 800ba4c:	009b      	lsls	r3, r3, #2
 800ba4e:	4413      	add	r3, r2
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	689c      	ldr	r4, [r3, #8]
 800ba54:	7bfb      	ldrb	r3, [r7, #15]
 800ba56:	4a07      	ldr	r2, [pc, #28]	; (800ba74 <disk_read+0x3c>)
 800ba58:	4413      	add	r3, r2
 800ba5a:	7a18      	ldrb	r0, [r3, #8]
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	687a      	ldr	r2, [r7, #4]
 800ba60:	68b9      	ldr	r1, [r7, #8]
 800ba62:	47a0      	blx	r4
 800ba64:	4603      	mov	r3, r0
 800ba66:	75fb      	strb	r3, [r7, #23]
  return res;
 800ba68:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	371c      	adds	r7, #28
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd90      	pop	{r4, r7, pc}
 800ba72:	bf00      	nop
 800ba74:	24000218 	.word	0x24000218

0800ba78 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ba78:	b590      	push	{r4, r7, lr}
 800ba7a:	b087      	sub	sp, #28
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	60b9      	str	r1, [r7, #8]
 800ba80:	607a      	str	r2, [r7, #4]
 800ba82:	603b      	str	r3, [r7, #0]
 800ba84:	4603      	mov	r3, r0
 800ba86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ba88:	7bfb      	ldrb	r3, [r7, #15]
 800ba8a:	4a0a      	ldr	r2, [pc, #40]	; (800bab4 <disk_write+0x3c>)
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	4413      	add	r3, r2
 800ba90:	685b      	ldr	r3, [r3, #4]
 800ba92:	68dc      	ldr	r4, [r3, #12]
 800ba94:	7bfb      	ldrb	r3, [r7, #15]
 800ba96:	4a07      	ldr	r2, [pc, #28]	; (800bab4 <disk_write+0x3c>)
 800ba98:	4413      	add	r3, r2
 800ba9a:	7a18      	ldrb	r0, [r3, #8]
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	68b9      	ldr	r1, [r7, #8]
 800baa2:	47a0      	blx	r4
 800baa4:	4603      	mov	r3, r0
 800baa6:	75fb      	strb	r3, [r7, #23]
  return res;
 800baa8:	7dfb      	ldrb	r3, [r7, #23]
}
 800baaa:	4618      	mov	r0, r3
 800baac:	371c      	adds	r7, #28
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd90      	pop	{r4, r7, pc}
 800bab2:	bf00      	nop
 800bab4:	24000218 	.word	0x24000218

0800bab8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b084      	sub	sp, #16
 800babc:	af00      	add	r7, sp, #0
 800babe:	4603      	mov	r3, r0
 800bac0:	603a      	str	r2, [r7, #0]
 800bac2:	71fb      	strb	r3, [r7, #7]
 800bac4:	460b      	mov	r3, r1
 800bac6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bac8:	79fb      	ldrb	r3, [r7, #7]
 800baca:	4a09      	ldr	r2, [pc, #36]	; (800baf0 <disk_ioctl+0x38>)
 800bacc:	009b      	lsls	r3, r3, #2
 800bace:	4413      	add	r3, r2
 800bad0:	685b      	ldr	r3, [r3, #4]
 800bad2:	691b      	ldr	r3, [r3, #16]
 800bad4:	79fa      	ldrb	r2, [r7, #7]
 800bad6:	4906      	ldr	r1, [pc, #24]	; (800baf0 <disk_ioctl+0x38>)
 800bad8:	440a      	add	r2, r1
 800bada:	7a10      	ldrb	r0, [r2, #8]
 800badc:	79b9      	ldrb	r1, [r7, #6]
 800bade:	683a      	ldr	r2, [r7, #0]
 800bae0:	4798      	blx	r3
 800bae2:	4603      	mov	r3, r0
 800bae4:	73fb      	strb	r3, [r7, #15]
  return res;
 800bae6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3710      	adds	r7, #16
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}
 800baf0:	24000218 	.word	0x24000218

0800baf4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800baf4:	b480      	push	{r7}
 800baf6:	b085      	sub	sp, #20
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	3301      	adds	r3, #1
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bb04:	89fb      	ldrh	r3, [r7, #14]
 800bb06:	021b      	lsls	r3, r3, #8
 800bb08:	b21a      	sxth	r2, r3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	781b      	ldrb	r3, [r3, #0]
 800bb0e:	b21b      	sxth	r3, r3
 800bb10:	4313      	orrs	r3, r2
 800bb12:	b21b      	sxth	r3, r3
 800bb14:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bb16:	89fb      	ldrh	r3, [r7, #14]
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3714      	adds	r7, #20
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb22:	4770      	bx	lr

0800bb24 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bb24:	b480      	push	{r7}
 800bb26:	b085      	sub	sp, #20
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	3303      	adds	r3, #3
 800bb30:	781b      	ldrb	r3, [r3, #0]
 800bb32:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	021b      	lsls	r3, r3, #8
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	3202      	adds	r2, #2
 800bb3c:	7812      	ldrb	r2, [r2, #0]
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	021b      	lsls	r3, r3, #8
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	3201      	adds	r2, #1
 800bb4a:	7812      	ldrb	r2, [r2, #0]
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	021b      	lsls	r3, r3, #8
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	7812      	ldrb	r2, [r2, #0]
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	60fb      	str	r3, [r7, #12]
	return rv;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3714      	adds	r7, #20
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr

0800bb6a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bb6a:	b480      	push	{r7}
 800bb6c:	b083      	sub	sp, #12
 800bb6e:	af00      	add	r7, sp, #0
 800bb70:	6078      	str	r0, [r7, #4]
 800bb72:	460b      	mov	r3, r1
 800bb74:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	1c5a      	adds	r2, r3, #1
 800bb7a:	607a      	str	r2, [r7, #4]
 800bb7c:	887a      	ldrh	r2, [r7, #2]
 800bb7e:	b2d2      	uxtb	r2, r2
 800bb80:	701a      	strb	r2, [r3, #0]
 800bb82:	887b      	ldrh	r3, [r7, #2]
 800bb84:	0a1b      	lsrs	r3, r3, #8
 800bb86:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	1c5a      	adds	r2, r3, #1
 800bb8c:	607a      	str	r2, [r7, #4]
 800bb8e:	887a      	ldrh	r2, [r7, #2]
 800bb90:	b2d2      	uxtb	r2, r2
 800bb92:	701a      	strb	r2, [r3, #0]
}
 800bb94:	bf00      	nop
 800bb96:	370c      	adds	r7, #12
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9e:	4770      	bx	lr

0800bba0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bba0:	b480      	push	{r7}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
 800bba8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	1c5a      	adds	r2, r3, #1
 800bbae:	607a      	str	r2, [r7, #4]
 800bbb0:	683a      	ldr	r2, [r7, #0]
 800bbb2:	b2d2      	uxtb	r2, r2
 800bbb4:	701a      	strb	r2, [r3, #0]
 800bbb6:	683b      	ldr	r3, [r7, #0]
 800bbb8:	0a1b      	lsrs	r3, r3, #8
 800bbba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	1c5a      	adds	r2, r3, #1
 800bbc0:	607a      	str	r2, [r7, #4]
 800bbc2:	683a      	ldr	r2, [r7, #0]
 800bbc4:	b2d2      	uxtb	r2, r2
 800bbc6:	701a      	strb	r2, [r3, #0]
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	0a1b      	lsrs	r3, r3, #8
 800bbcc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	1c5a      	adds	r2, r3, #1
 800bbd2:	607a      	str	r2, [r7, #4]
 800bbd4:	683a      	ldr	r2, [r7, #0]
 800bbd6:	b2d2      	uxtb	r2, r2
 800bbd8:	701a      	strb	r2, [r3, #0]
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	0a1b      	lsrs	r3, r3, #8
 800bbde:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	1c5a      	adds	r2, r3, #1
 800bbe4:	607a      	str	r2, [r7, #4]
 800bbe6:	683a      	ldr	r2, [r7, #0]
 800bbe8:	b2d2      	uxtb	r2, r2
 800bbea:	701a      	strb	r2, [r3, #0]
}
 800bbec:	bf00      	nop
 800bbee:	370c      	adds	r7, #12
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf6:	4770      	bx	lr

0800bbf8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bbf8:	b480      	push	{r7}
 800bbfa:	b087      	sub	sp, #28
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	60f8      	str	r0, [r7, #12]
 800bc00:	60b9      	str	r1, [r7, #8]
 800bc02:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d00d      	beq.n	800bc2e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bc12:	693a      	ldr	r2, [r7, #16]
 800bc14:	1c53      	adds	r3, r2, #1
 800bc16:	613b      	str	r3, [r7, #16]
 800bc18:	697b      	ldr	r3, [r7, #20]
 800bc1a:	1c59      	adds	r1, r3, #1
 800bc1c:	6179      	str	r1, [r7, #20]
 800bc1e:	7812      	ldrb	r2, [r2, #0]
 800bc20:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	3b01      	subs	r3, #1
 800bc26:	607b      	str	r3, [r7, #4]
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d1f1      	bne.n	800bc12 <mem_cpy+0x1a>
	}
}
 800bc2e:	bf00      	nop
 800bc30:	371c      	adds	r7, #28
 800bc32:	46bd      	mov	sp, r7
 800bc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc38:	4770      	bx	lr

0800bc3a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bc3a:	b480      	push	{r7}
 800bc3c:	b087      	sub	sp, #28
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	60f8      	str	r0, [r7, #12]
 800bc42:	60b9      	str	r1, [r7, #8]
 800bc44:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bc4a:	697b      	ldr	r3, [r7, #20]
 800bc4c:	1c5a      	adds	r2, r3, #1
 800bc4e:	617a      	str	r2, [r7, #20]
 800bc50:	68ba      	ldr	r2, [r7, #8]
 800bc52:	b2d2      	uxtb	r2, r2
 800bc54:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	3b01      	subs	r3, #1
 800bc5a:	607b      	str	r3, [r7, #4]
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d1f3      	bne.n	800bc4a <mem_set+0x10>
}
 800bc62:	bf00      	nop
 800bc64:	371c      	adds	r7, #28
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr

0800bc6e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bc6e:	b480      	push	{r7}
 800bc70:	b089      	sub	sp, #36	; 0x24
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	60f8      	str	r0, [r7, #12]
 800bc76:	60b9      	str	r1, [r7, #8]
 800bc78:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	61fb      	str	r3, [r7, #28]
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bc82:	2300      	movs	r3, #0
 800bc84:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bc86:	69fb      	ldr	r3, [r7, #28]
 800bc88:	1c5a      	adds	r2, r3, #1
 800bc8a:	61fa      	str	r2, [r7, #28]
 800bc8c:	781b      	ldrb	r3, [r3, #0]
 800bc8e:	4619      	mov	r1, r3
 800bc90:	69bb      	ldr	r3, [r7, #24]
 800bc92:	1c5a      	adds	r2, r3, #1
 800bc94:	61ba      	str	r2, [r7, #24]
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	1acb      	subs	r3, r1, r3
 800bc9a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	3b01      	subs	r3, #1
 800bca0:	607b      	str	r3, [r7, #4]
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d002      	beq.n	800bcae <mem_cmp+0x40>
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d0eb      	beq.n	800bc86 <mem_cmp+0x18>

	return r;
 800bcae:	697b      	ldr	r3, [r7, #20]
}
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	3724      	adds	r7, #36	; 0x24
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcba:	4770      	bx	lr

0800bcbc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bcbc:	b480      	push	{r7}
 800bcbe:	b083      	sub	sp, #12
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
 800bcc4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bcc6:	e002      	b.n	800bcce <chk_chr+0x12>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	3301      	adds	r3, #1
 800bccc:	607b      	str	r3, [r7, #4]
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d005      	beq.n	800bce2 <chk_chr+0x26>
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	461a      	mov	r2, r3
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	4293      	cmp	r3, r2
 800bce0:	d1f2      	bne.n	800bcc8 <chk_chr+0xc>
	return *str;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	781b      	ldrb	r3, [r3, #0]
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	370c      	adds	r7, #12
 800bcea:	46bd      	mov	sp, r7
 800bcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf0:	4770      	bx	lr
	...

0800bcf4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b085      	sub	sp, #20
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bcfe:	2300      	movs	r3, #0
 800bd00:	60bb      	str	r3, [r7, #8]
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	60fb      	str	r3, [r7, #12]
 800bd06:	e029      	b.n	800bd5c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bd08:	4a27      	ldr	r2, [pc, #156]	; (800bda8 <chk_lock+0xb4>)
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	011b      	lsls	r3, r3, #4
 800bd0e:	4413      	add	r3, r2
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d01d      	beq.n	800bd52 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bd16:	4a24      	ldr	r2, [pc, #144]	; (800bda8 <chk_lock+0xb4>)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	011b      	lsls	r3, r3, #4
 800bd1c:	4413      	add	r3, r2
 800bd1e:	681a      	ldr	r2, [r3, #0]
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	429a      	cmp	r2, r3
 800bd26:	d116      	bne.n	800bd56 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bd28:	4a1f      	ldr	r2, [pc, #124]	; (800bda8 <chk_lock+0xb4>)
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	011b      	lsls	r3, r3, #4
 800bd2e:	4413      	add	r3, r2
 800bd30:	3304      	adds	r3, #4
 800bd32:	681a      	ldr	r2, [r3, #0]
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d10c      	bne.n	800bd56 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bd3c:	4a1a      	ldr	r2, [pc, #104]	; (800bda8 <chk_lock+0xb4>)
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	011b      	lsls	r3, r3, #4
 800bd42:	4413      	add	r3, r2
 800bd44:	3308      	adds	r3, #8
 800bd46:	681a      	ldr	r2, [r3, #0]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bd4c:	429a      	cmp	r2, r3
 800bd4e:	d102      	bne.n	800bd56 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bd50:	e007      	b.n	800bd62 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bd52:	2301      	movs	r3, #1
 800bd54:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	3301      	adds	r3, #1
 800bd5a:	60fb      	str	r3, [r7, #12]
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d9d2      	bls.n	800bd08 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b02      	cmp	r3, #2
 800bd66:	d109      	bne.n	800bd7c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d102      	bne.n	800bd74 <chk_lock+0x80>
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	2b02      	cmp	r3, #2
 800bd72:	d101      	bne.n	800bd78 <chk_lock+0x84>
 800bd74:	2300      	movs	r3, #0
 800bd76:	e010      	b.n	800bd9a <chk_lock+0xa6>
 800bd78:	2312      	movs	r3, #18
 800bd7a:	e00e      	b.n	800bd9a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d108      	bne.n	800bd94 <chk_lock+0xa0>
 800bd82:	4a09      	ldr	r2, [pc, #36]	; (800bda8 <chk_lock+0xb4>)
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	011b      	lsls	r3, r3, #4
 800bd88:	4413      	add	r3, r2
 800bd8a:	330c      	adds	r3, #12
 800bd8c:	881b      	ldrh	r3, [r3, #0]
 800bd8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd92:	d101      	bne.n	800bd98 <chk_lock+0xa4>
 800bd94:	2310      	movs	r3, #16
 800bd96:	e000      	b.n	800bd9a <chk_lock+0xa6>
 800bd98:	2300      	movs	r3, #0
}
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	3714      	adds	r7, #20
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda4:	4770      	bx	lr
 800bda6:	bf00      	nop
 800bda8:	240001f8 	.word	0x240001f8

0800bdac <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bdac:	b480      	push	{r7}
 800bdae:	b083      	sub	sp, #12
 800bdb0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	607b      	str	r3, [r7, #4]
 800bdb6:	e002      	b.n	800bdbe <enq_lock+0x12>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	607b      	str	r3, [r7, #4]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2b01      	cmp	r3, #1
 800bdc2:	d806      	bhi.n	800bdd2 <enq_lock+0x26>
 800bdc4:	4a09      	ldr	r2, [pc, #36]	; (800bdec <enq_lock+0x40>)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	011b      	lsls	r3, r3, #4
 800bdca:	4413      	add	r3, r2
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d1f2      	bne.n	800bdb8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2b02      	cmp	r3, #2
 800bdd6:	bf14      	ite	ne
 800bdd8:	2301      	movne	r3, #1
 800bdda:	2300      	moveq	r3, #0
 800bddc:	b2db      	uxtb	r3, r3
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	370c      	adds	r7, #12
 800bde2:	46bd      	mov	sp, r7
 800bde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bde8:	4770      	bx	lr
 800bdea:	bf00      	nop
 800bdec:	240001f8 	.word	0x240001f8

0800bdf0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bdf0:	b480      	push	{r7}
 800bdf2:	b085      	sub	sp, #20
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
 800bdf8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	60fb      	str	r3, [r7, #12]
 800bdfe:	e01f      	b.n	800be40 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800be00:	4a41      	ldr	r2, [pc, #260]	; (800bf08 <inc_lock+0x118>)
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	011b      	lsls	r3, r3, #4
 800be06:	4413      	add	r3, r2
 800be08:	681a      	ldr	r2, [r3, #0]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	429a      	cmp	r2, r3
 800be10:	d113      	bne.n	800be3a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800be12:	4a3d      	ldr	r2, [pc, #244]	; (800bf08 <inc_lock+0x118>)
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	011b      	lsls	r3, r3, #4
 800be18:	4413      	add	r3, r2
 800be1a:	3304      	adds	r3, #4
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800be22:	429a      	cmp	r2, r3
 800be24:	d109      	bne.n	800be3a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800be26:	4a38      	ldr	r2, [pc, #224]	; (800bf08 <inc_lock+0x118>)
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	011b      	lsls	r3, r3, #4
 800be2c:	4413      	add	r3, r2
 800be2e:	3308      	adds	r3, #8
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800be36:	429a      	cmp	r2, r3
 800be38:	d006      	beq.n	800be48 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	3301      	adds	r3, #1
 800be3e:	60fb      	str	r3, [r7, #12]
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2b01      	cmp	r3, #1
 800be44:	d9dc      	bls.n	800be00 <inc_lock+0x10>
 800be46:	e000      	b.n	800be4a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800be48:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	2b02      	cmp	r3, #2
 800be4e:	d132      	bne.n	800beb6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800be50:	2300      	movs	r3, #0
 800be52:	60fb      	str	r3, [r7, #12]
 800be54:	e002      	b.n	800be5c <inc_lock+0x6c>
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	3301      	adds	r3, #1
 800be5a:	60fb      	str	r3, [r7, #12]
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2b01      	cmp	r3, #1
 800be60:	d806      	bhi.n	800be70 <inc_lock+0x80>
 800be62:	4a29      	ldr	r2, [pc, #164]	; (800bf08 <inc_lock+0x118>)
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	011b      	lsls	r3, r3, #4
 800be68:	4413      	add	r3, r2
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d1f2      	bne.n	800be56 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	2b02      	cmp	r3, #2
 800be74:	d101      	bne.n	800be7a <inc_lock+0x8a>
 800be76:	2300      	movs	r3, #0
 800be78:	e040      	b.n	800befc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	4922      	ldr	r1, [pc, #136]	; (800bf08 <inc_lock+0x118>)
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	011b      	lsls	r3, r3, #4
 800be84:	440b      	add	r3, r1
 800be86:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	689a      	ldr	r2, [r3, #8]
 800be8c:	491e      	ldr	r1, [pc, #120]	; (800bf08 <inc_lock+0x118>)
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	011b      	lsls	r3, r3, #4
 800be92:	440b      	add	r3, r1
 800be94:	3304      	adds	r3, #4
 800be96:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	695a      	ldr	r2, [r3, #20]
 800be9c:	491a      	ldr	r1, [pc, #104]	; (800bf08 <inc_lock+0x118>)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	011b      	lsls	r3, r3, #4
 800bea2:	440b      	add	r3, r1
 800bea4:	3308      	adds	r3, #8
 800bea6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800bea8:	4a17      	ldr	r2, [pc, #92]	; (800bf08 <inc_lock+0x118>)
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	011b      	lsls	r3, r3, #4
 800beae:	4413      	add	r3, r2
 800beb0:	330c      	adds	r3, #12
 800beb2:	2200      	movs	r2, #0
 800beb4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d009      	beq.n	800bed0 <inc_lock+0xe0>
 800bebc:	4a12      	ldr	r2, [pc, #72]	; (800bf08 <inc_lock+0x118>)
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	011b      	lsls	r3, r3, #4
 800bec2:	4413      	add	r3, r2
 800bec4:	330c      	adds	r3, #12
 800bec6:	881b      	ldrh	r3, [r3, #0]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d001      	beq.n	800bed0 <inc_lock+0xe0>
 800becc:	2300      	movs	r3, #0
 800bece:	e015      	b.n	800befc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d108      	bne.n	800bee8 <inc_lock+0xf8>
 800bed6:	4a0c      	ldr	r2, [pc, #48]	; (800bf08 <inc_lock+0x118>)
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	011b      	lsls	r3, r3, #4
 800bedc:	4413      	add	r3, r2
 800bede:	330c      	adds	r3, #12
 800bee0:	881b      	ldrh	r3, [r3, #0]
 800bee2:	3301      	adds	r3, #1
 800bee4:	b29a      	uxth	r2, r3
 800bee6:	e001      	b.n	800beec <inc_lock+0xfc>
 800bee8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800beec:	4906      	ldr	r1, [pc, #24]	; (800bf08 <inc_lock+0x118>)
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	011b      	lsls	r3, r3, #4
 800bef2:	440b      	add	r3, r1
 800bef4:	330c      	adds	r3, #12
 800bef6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	3301      	adds	r3, #1
}
 800befc:	4618      	mov	r0, r3
 800befe:	3714      	adds	r7, #20
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr
 800bf08:	240001f8 	.word	0x240001f8

0800bf0c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	b085      	sub	sp, #20
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	3b01      	subs	r3, #1
 800bf18:	607b      	str	r3, [r7, #4]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2b01      	cmp	r3, #1
 800bf1e:	d825      	bhi.n	800bf6c <dec_lock+0x60>
		n = Files[i].ctr;
 800bf20:	4a17      	ldr	r2, [pc, #92]	; (800bf80 <dec_lock+0x74>)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	011b      	lsls	r3, r3, #4
 800bf26:	4413      	add	r3, r2
 800bf28:	330c      	adds	r3, #12
 800bf2a:	881b      	ldrh	r3, [r3, #0]
 800bf2c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bf2e:	89fb      	ldrh	r3, [r7, #14]
 800bf30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf34:	d101      	bne.n	800bf3a <dec_lock+0x2e>
 800bf36:	2300      	movs	r3, #0
 800bf38:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bf3a:	89fb      	ldrh	r3, [r7, #14]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d002      	beq.n	800bf46 <dec_lock+0x3a>
 800bf40:	89fb      	ldrh	r3, [r7, #14]
 800bf42:	3b01      	subs	r3, #1
 800bf44:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bf46:	4a0e      	ldr	r2, [pc, #56]	; (800bf80 <dec_lock+0x74>)
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	011b      	lsls	r3, r3, #4
 800bf4c:	4413      	add	r3, r2
 800bf4e:	330c      	adds	r3, #12
 800bf50:	89fa      	ldrh	r2, [r7, #14]
 800bf52:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bf54:	89fb      	ldrh	r3, [r7, #14]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d105      	bne.n	800bf66 <dec_lock+0x5a>
 800bf5a:	4a09      	ldr	r2, [pc, #36]	; (800bf80 <dec_lock+0x74>)
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	011b      	lsls	r3, r3, #4
 800bf60:	4413      	add	r3, r2
 800bf62:	2200      	movs	r2, #0
 800bf64:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bf66:	2300      	movs	r3, #0
 800bf68:	737b      	strb	r3, [r7, #13]
 800bf6a:	e001      	b.n	800bf70 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bf70:	7b7b      	ldrb	r3, [r7, #13]
}
 800bf72:	4618      	mov	r0, r3
 800bf74:	3714      	adds	r7, #20
 800bf76:	46bd      	mov	sp, r7
 800bf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7c:	4770      	bx	lr
 800bf7e:	bf00      	nop
 800bf80:	240001f8 	.word	0x240001f8

0800bf84 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b085      	sub	sp, #20
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	60fb      	str	r3, [r7, #12]
 800bf90:	e010      	b.n	800bfb4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bf92:	4a0d      	ldr	r2, [pc, #52]	; (800bfc8 <clear_lock+0x44>)
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	011b      	lsls	r3, r3, #4
 800bf98:	4413      	add	r3, r2
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	687a      	ldr	r2, [r7, #4]
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d105      	bne.n	800bfae <clear_lock+0x2a>
 800bfa2:	4a09      	ldr	r2, [pc, #36]	; (800bfc8 <clear_lock+0x44>)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	011b      	lsls	r3, r3, #4
 800bfa8:	4413      	add	r3, r2
 800bfaa:	2200      	movs	r2, #0
 800bfac:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	3301      	adds	r3, #1
 800bfb2:	60fb      	str	r3, [r7, #12]
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	2b01      	cmp	r3, #1
 800bfb8:	d9eb      	bls.n	800bf92 <clear_lock+0xe>
	}
}
 800bfba:	bf00      	nop
 800bfbc:	3714      	adds	r7, #20
 800bfbe:	46bd      	mov	sp, r7
 800bfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc4:	4770      	bx	lr
 800bfc6:	bf00      	nop
 800bfc8:	240001f8 	.word	0x240001f8

0800bfcc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b086      	sub	sp, #24
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	78db      	ldrb	r3, [r3, #3]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d034      	beq.n	800c04a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfe4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	7858      	ldrb	r0, [r3, #1]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800bff0:	2301      	movs	r3, #1
 800bff2:	697a      	ldr	r2, [r7, #20]
 800bff4:	f7ff fd40 	bl	800ba78 <disk_write>
 800bff8:	4603      	mov	r3, r0
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d002      	beq.n	800c004 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bffe:	2301      	movs	r3, #1
 800c000:	73fb      	strb	r3, [r7, #15]
 800c002:	e022      	b.n	800c04a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	2200      	movs	r2, #0
 800c008:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c00e:	697a      	ldr	r2, [r7, #20]
 800c010:	1ad2      	subs	r2, r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	69db      	ldr	r3, [r3, #28]
 800c016:	429a      	cmp	r2, r3
 800c018:	d217      	bcs.n	800c04a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	789b      	ldrb	r3, [r3, #2]
 800c01e:	613b      	str	r3, [r7, #16]
 800c020:	e010      	b.n	800c044 <sync_window+0x78>
					wsect += fs->fsize;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	69db      	ldr	r3, [r3, #28]
 800c026:	697a      	ldr	r2, [r7, #20]
 800c028:	4413      	add	r3, r2
 800c02a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	7858      	ldrb	r0, [r3, #1]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c036:	2301      	movs	r3, #1
 800c038:	697a      	ldr	r2, [r7, #20]
 800c03a:	f7ff fd1d 	bl	800ba78 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c03e:	693b      	ldr	r3, [r7, #16]
 800c040:	3b01      	subs	r3, #1
 800c042:	613b      	str	r3, [r7, #16]
 800c044:	693b      	ldr	r3, [r7, #16]
 800c046:	2b01      	cmp	r3, #1
 800c048:	d8eb      	bhi.n	800c022 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c04a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c04c:	4618      	mov	r0, r3
 800c04e:	3718      	adds	r7, #24
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}

0800c054 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b084      	sub	sp, #16
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c05e:	2300      	movs	r3, #0
 800c060:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c066:	683a      	ldr	r2, [r7, #0]
 800c068:	429a      	cmp	r2, r3
 800c06a:	d01b      	beq.n	800c0a4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7ff ffad 	bl	800bfcc <sync_window>
 800c072:	4603      	mov	r3, r0
 800c074:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c076:	7bfb      	ldrb	r3, [r7, #15]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d113      	bne.n	800c0a4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	7858      	ldrb	r0, [r3, #1]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c086:	2301      	movs	r3, #1
 800c088:	683a      	ldr	r2, [r7, #0]
 800c08a:	f7ff fcd5 	bl	800ba38 <disk_read>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	d004      	beq.n	800c09e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c094:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c098:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c09a:	2301      	movs	r3, #1
 800c09c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	683a      	ldr	r2, [r7, #0]
 800c0a2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c0a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3710      	adds	r7, #16
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}
	...

0800c0b0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b084      	sub	sp, #16
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f7ff ff87 	bl	800bfcc <sync_window>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c0c2:	7bfb      	ldrb	r3, [r7, #15]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d159      	bne.n	800c17c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	781b      	ldrb	r3, [r3, #0]
 800c0cc:	2b03      	cmp	r3, #3
 800c0ce:	d149      	bne.n	800c164 <sync_fs+0xb4>
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	791b      	ldrb	r3, [r3, #4]
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d145      	bne.n	800c164 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	899b      	ldrh	r3, [r3, #12]
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	2100      	movs	r1, #0
 800c0e6:	f7ff fda8 	bl	800bc3a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	3334      	adds	r3, #52	; 0x34
 800c0ee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c0f2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7ff fd37 	bl	800bb6a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	3334      	adds	r3, #52	; 0x34
 800c100:	4921      	ldr	r1, [pc, #132]	; (800c188 <sync_fs+0xd8>)
 800c102:	4618      	mov	r0, r3
 800c104:	f7ff fd4c 	bl	800bba0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	3334      	adds	r3, #52	; 0x34
 800c10c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c110:	491e      	ldr	r1, [pc, #120]	; (800c18c <sync_fs+0xdc>)
 800c112:	4618      	mov	r0, r3
 800c114:	f7ff fd44 	bl	800bba0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	3334      	adds	r3, #52	; 0x34
 800c11c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	695b      	ldr	r3, [r3, #20]
 800c124:	4619      	mov	r1, r3
 800c126:	4610      	mov	r0, r2
 800c128:	f7ff fd3a 	bl	800bba0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	3334      	adds	r3, #52	; 0x34
 800c130:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	691b      	ldr	r3, [r3, #16]
 800c138:	4619      	mov	r1, r3
 800c13a:	4610      	mov	r0, r2
 800c13c:	f7ff fd30 	bl	800bba0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	6a1b      	ldr	r3, [r3, #32]
 800c144:	1c5a      	adds	r2, r3, #1
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	7858      	ldrb	r0, [r3, #1]
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c158:	2301      	movs	r3, #1
 800c15a:	f7ff fc8d 	bl	800ba78 <disk_write>
			fs->fsi_flag = 0;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2200      	movs	r2, #0
 800c162:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	785b      	ldrb	r3, [r3, #1]
 800c168:	2200      	movs	r2, #0
 800c16a:	2100      	movs	r1, #0
 800c16c:	4618      	mov	r0, r3
 800c16e:	f7ff fca3 	bl	800bab8 <disk_ioctl>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d001      	beq.n	800c17c <sync_fs+0xcc>
 800c178:	2301      	movs	r3, #1
 800c17a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
 800c186:	bf00      	nop
 800c188:	41615252 	.word	0x41615252
 800c18c:	61417272 	.word	0x61417272

0800c190 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c190:	b480      	push	{r7}
 800c192:	b083      	sub	sp, #12
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	3b02      	subs	r3, #2
 800c19e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	699b      	ldr	r3, [r3, #24]
 800c1a4:	3b02      	subs	r3, #2
 800c1a6:	683a      	ldr	r2, [r7, #0]
 800c1a8:	429a      	cmp	r2, r3
 800c1aa:	d301      	bcc.n	800c1b0 <clust2sect+0x20>
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	e008      	b.n	800c1c2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	895b      	ldrh	r3, [r3, #10]
 800c1b4:	461a      	mov	r2, r3
 800c1b6:	683b      	ldr	r3, [r7, #0]
 800c1b8:	fb03 f202 	mul.w	r2, r3, r2
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1c0:	4413      	add	r3, r2
}
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	370c      	adds	r7, #12
 800c1c6:	46bd      	mov	sp, r7
 800c1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1cc:	4770      	bx	lr

0800c1ce <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b086      	sub	sp, #24
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
 800c1d6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	2b01      	cmp	r3, #1
 800c1e2:	d904      	bls.n	800c1ee <get_fat+0x20>
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	699b      	ldr	r3, [r3, #24]
 800c1e8:	683a      	ldr	r2, [r7, #0]
 800c1ea:	429a      	cmp	r2, r3
 800c1ec:	d302      	bcc.n	800c1f4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c1ee:	2301      	movs	r3, #1
 800c1f0:	617b      	str	r3, [r7, #20]
 800c1f2:	e0b7      	b.n	800c364 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c1f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c1f8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	781b      	ldrb	r3, [r3, #0]
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d05a      	beq.n	800c2b8 <get_fat+0xea>
 800c202:	2b03      	cmp	r3, #3
 800c204:	d07d      	beq.n	800c302 <get_fat+0x134>
 800c206:	2b01      	cmp	r3, #1
 800c208:	f040 80a2 	bne.w	800c350 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	60fb      	str	r3, [r7, #12]
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	085b      	lsrs	r3, r3, #1
 800c214:	68fa      	ldr	r2, [r7, #12]
 800c216:	4413      	add	r3, r2
 800c218:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c21a:	693b      	ldr	r3, [r7, #16]
 800c21c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c21e:	693b      	ldr	r3, [r7, #16]
 800c220:	899b      	ldrh	r3, [r3, #12]
 800c222:	4619      	mov	r1, r3
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	fbb3 f3f1 	udiv	r3, r3, r1
 800c22a:	4413      	add	r3, r2
 800c22c:	4619      	mov	r1, r3
 800c22e:	6938      	ldr	r0, [r7, #16]
 800c230:	f7ff ff10 	bl	800c054 <move_window>
 800c234:	4603      	mov	r3, r0
 800c236:	2b00      	cmp	r3, #0
 800c238:	f040 808d 	bne.w	800c356 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	1c5a      	adds	r2, r3, #1
 800c240:	60fa      	str	r2, [r7, #12]
 800c242:	693a      	ldr	r2, [r7, #16]
 800c244:	8992      	ldrh	r2, [r2, #12]
 800c246:	fbb3 f1f2 	udiv	r1, r3, r2
 800c24a:	fb02 f201 	mul.w	r2, r2, r1
 800c24e:	1a9b      	subs	r3, r3, r2
 800c250:	693a      	ldr	r2, [r7, #16]
 800c252:	4413      	add	r3, r2
 800c254:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c258:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	899b      	ldrh	r3, [r3, #12]
 800c262:	4619      	mov	r1, r3
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	fbb3 f3f1 	udiv	r3, r3, r1
 800c26a:	4413      	add	r3, r2
 800c26c:	4619      	mov	r1, r3
 800c26e:	6938      	ldr	r0, [r7, #16]
 800c270:	f7ff fef0 	bl	800c054 <move_window>
 800c274:	4603      	mov	r3, r0
 800c276:	2b00      	cmp	r3, #0
 800c278:	d16f      	bne.n	800c35a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	899b      	ldrh	r3, [r3, #12]
 800c27e:	461a      	mov	r2, r3
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	fbb3 f1f2 	udiv	r1, r3, r2
 800c286:	fb02 f201 	mul.w	r2, r2, r1
 800c28a:	1a9b      	subs	r3, r3, r2
 800c28c:	693a      	ldr	r2, [r7, #16]
 800c28e:	4413      	add	r3, r2
 800c290:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c294:	021b      	lsls	r3, r3, #8
 800c296:	461a      	mov	r2, r3
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	4313      	orrs	r3, r2
 800c29c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	f003 0301 	and.w	r3, r3, #1
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d002      	beq.n	800c2ae <get_fat+0xe0>
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	091b      	lsrs	r3, r3, #4
 800c2ac:	e002      	b.n	800c2b4 <get_fat+0xe6>
 800c2ae:	68bb      	ldr	r3, [r7, #8]
 800c2b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2b4:	617b      	str	r3, [r7, #20]
			break;
 800c2b6:	e055      	b.n	800c364 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c2b8:	693b      	ldr	r3, [r7, #16]
 800c2ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	899b      	ldrh	r3, [r3, #12]
 800c2c0:	085b      	lsrs	r3, r3, #1
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	fbb3 f3f1 	udiv	r3, r3, r1
 800c2cc:	4413      	add	r3, r2
 800c2ce:	4619      	mov	r1, r3
 800c2d0:	6938      	ldr	r0, [r7, #16]
 800c2d2:	f7ff febf 	bl	800c054 <move_window>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d140      	bne.n	800c35e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	005b      	lsls	r3, r3, #1
 800c2e6:	693a      	ldr	r2, [r7, #16]
 800c2e8:	8992      	ldrh	r2, [r2, #12]
 800c2ea:	fbb3 f0f2 	udiv	r0, r3, r2
 800c2ee:	fb02 f200 	mul.w	r2, r2, r0
 800c2f2:	1a9b      	subs	r3, r3, r2
 800c2f4:	440b      	add	r3, r1
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f7ff fbfc 	bl	800baf4 <ld_word>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	617b      	str	r3, [r7, #20]
			break;
 800c300:	e030      	b.n	800c364 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c302:	693b      	ldr	r3, [r7, #16]
 800c304:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c306:	693b      	ldr	r3, [r7, #16]
 800c308:	899b      	ldrh	r3, [r3, #12]
 800c30a:	089b      	lsrs	r3, r3, #2
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	4619      	mov	r1, r3
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	fbb3 f3f1 	udiv	r3, r3, r1
 800c316:	4413      	add	r3, r2
 800c318:	4619      	mov	r1, r3
 800c31a:	6938      	ldr	r0, [r7, #16]
 800c31c:	f7ff fe9a 	bl	800c054 <move_window>
 800c320:	4603      	mov	r3, r0
 800c322:	2b00      	cmp	r3, #0
 800c324:	d11d      	bne.n	800c362 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	009b      	lsls	r3, r3, #2
 800c330:	693a      	ldr	r2, [r7, #16]
 800c332:	8992      	ldrh	r2, [r2, #12]
 800c334:	fbb3 f0f2 	udiv	r0, r3, r2
 800c338:	fb02 f200 	mul.w	r2, r2, r0
 800c33c:	1a9b      	subs	r3, r3, r2
 800c33e:	440b      	add	r3, r1
 800c340:	4618      	mov	r0, r3
 800c342:	f7ff fbef 	bl	800bb24 <ld_dword>
 800c346:	4603      	mov	r3, r0
 800c348:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c34c:	617b      	str	r3, [r7, #20]
			break;
 800c34e:	e009      	b.n	800c364 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c350:	2301      	movs	r3, #1
 800c352:	617b      	str	r3, [r7, #20]
 800c354:	e006      	b.n	800c364 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c356:	bf00      	nop
 800c358:	e004      	b.n	800c364 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c35a:	bf00      	nop
 800c35c:	e002      	b.n	800c364 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c35e:	bf00      	nop
 800c360:	e000      	b.n	800c364 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c362:	bf00      	nop
		}
	}

	return val;
 800c364:	697b      	ldr	r3, [r7, #20]
}
 800c366:	4618      	mov	r0, r3
 800c368:	3718      	adds	r7, #24
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c36e:	b590      	push	{r4, r7, lr}
 800c370:	b089      	sub	sp, #36	; 0x24
 800c372:	af00      	add	r7, sp, #0
 800c374:	60f8      	str	r0, [r7, #12]
 800c376:	60b9      	str	r1, [r7, #8]
 800c378:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c37a:	2302      	movs	r3, #2
 800c37c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	2b01      	cmp	r3, #1
 800c382:	f240 8106 	bls.w	800c592 <put_fat+0x224>
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	699b      	ldr	r3, [r3, #24]
 800c38a:	68ba      	ldr	r2, [r7, #8]
 800c38c:	429a      	cmp	r2, r3
 800c38e:	f080 8100 	bcs.w	800c592 <put_fat+0x224>
		switch (fs->fs_type) {
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	2b02      	cmp	r3, #2
 800c398:	f000 8088 	beq.w	800c4ac <put_fat+0x13e>
 800c39c:	2b03      	cmp	r3, #3
 800c39e:	f000 80b0 	beq.w	800c502 <put_fat+0x194>
 800c3a2:	2b01      	cmp	r3, #1
 800c3a4:	f040 80f5 	bne.w	800c592 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	61bb      	str	r3, [r7, #24]
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	085b      	lsrs	r3, r3, #1
 800c3b0:	69ba      	ldr	r2, [r7, #24]
 800c3b2:	4413      	add	r3, r2
 800c3b4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	899b      	ldrh	r3, [r3, #12]
 800c3be:	4619      	mov	r1, r3
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	fbb3 f3f1 	udiv	r3, r3, r1
 800c3c6:	4413      	add	r3, r2
 800c3c8:	4619      	mov	r1, r3
 800c3ca:	68f8      	ldr	r0, [r7, #12]
 800c3cc:	f7ff fe42 	bl	800c054 <move_window>
 800c3d0:	4603      	mov	r3, r0
 800c3d2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c3d4:	7ffb      	ldrb	r3, [r7, #31]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	f040 80d4 	bne.w	800c584 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c3e2:	69bb      	ldr	r3, [r7, #24]
 800c3e4:	1c5a      	adds	r2, r3, #1
 800c3e6:	61ba      	str	r2, [r7, #24]
 800c3e8:	68fa      	ldr	r2, [r7, #12]
 800c3ea:	8992      	ldrh	r2, [r2, #12]
 800c3ec:	fbb3 f0f2 	udiv	r0, r3, r2
 800c3f0:	fb02 f200 	mul.w	r2, r2, r0
 800c3f4:	1a9b      	subs	r3, r3, r2
 800c3f6:	440b      	add	r3, r1
 800c3f8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	f003 0301 	and.w	r3, r3, #1
 800c400:	2b00      	cmp	r3, #0
 800c402:	d00d      	beq.n	800c420 <put_fat+0xb2>
 800c404:	697b      	ldr	r3, [r7, #20]
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	b25b      	sxtb	r3, r3
 800c40a:	f003 030f 	and.w	r3, r3, #15
 800c40e:	b25a      	sxtb	r2, r3
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	b2db      	uxtb	r3, r3
 800c414:	011b      	lsls	r3, r3, #4
 800c416:	b25b      	sxtb	r3, r3
 800c418:	4313      	orrs	r3, r2
 800c41a:	b25b      	sxtb	r3, r3
 800c41c:	b2db      	uxtb	r3, r3
 800c41e:	e001      	b.n	800c424 <put_fat+0xb6>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	b2db      	uxtb	r3, r3
 800c424:	697a      	ldr	r2, [r7, #20]
 800c426:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	2201      	movs	r2, #1
 800c42c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	899b      	ldrh	r3, [r3, #12]
 800c436:	4619      	mov	r1, r3
 800c438:	69bb      	ldr	r3, [r7, #24]
 800c43a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c43e:	4413      	add	r3, r2
 800c440:	4619      	mov	r1, r3
 800c442:	68f8      	ldr	r0, [r7, #12]
 800c444:	f7ff fe06 	bl	800c054 <move_window>
 800c448:	4603      	mov	r3, r0
 800c44a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c44c:	7ffb      	ldrb	r3, [r7, #31]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	f040 809a 	bne.w	800c588 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	899b      	ldrh	r3, [r3, #12]
 800c45e:	461a      	mov	r2, r3
 800c460:	69bb      	ldr	r3, [r7, #24]
 800c462:	fbb3 f0f2 	udiv	r0, r3, r2
 800c466:	fb02 f200 	mul.w	r2, r2, r0
 800c46a:	1a9b      	subs	r3, r3, r2
 800c46c:	440b      	add	r3, r1
 800c46e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	f003 0301 	and.w	r3, r3, #1
 800c476:	2b00      	cmp	r3, #0
 800c478:	d003      	beq.n	800c482 <put_fat+0x114>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	091b      	lsrs	r3, r3, #4
 800c47e:	b2db      	uxtb	r3, r3
 800c480:	e00e      	b.n	800c4a0 <put_fat+0x132>
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	781b      	ldrb	r3, [r3, #0]
 800c486:	b25b      	sxtb	r3, r3
 800c488:	f023 030f 	bic.w	r3, r3, #15
 800c48c:	b25a      	sxtb	r2, r3
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	0a1b      	lsrs	r3, r3, #8
 800c492:	b25b      	sxtb	r3, r3
 800c494:	f003 030f 	and.w	r3, r3, #15
 800c498:	b25b      	sxtb	r3, r3
 800c49a:	4313      	orrs	r3, r2
 800c49c:	b25b      	sxtb	r3, r3
 800c49e:	b2db      	uxtb	r3, r3
 800c4a0:	697a      	ldr	r2, [r7, #20]
 800c4a2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	70da      	strb	r2, [r3, #3]
			break;
 800c4aa:	e072      	b.n	800c592 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	899b      	ldrh	r3, [r3, #12]
 800c4b4:	085b      	lsrs	r3, r3, #1
 800c4b6:	b29b      	uxth	r3, r3
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4c0:	4413      	add	r3, r2
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	68f8      	ldr	r0, [r7, #12]
 800c4c6:	f7ff fdc5 	bl	800c054 <move_window>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c4ce:	7ffb      	ldrb	r3, [r7, #31]
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d15b      	bne.n	800c58c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	005b      	lsls	r3, r3, #1
 800c4de:	68fa      	ldr	r2, [r7, #12]
 800c4e0:	8992      	ldrh	r2, [r2, #12]
 800c4e2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c4e6:	fb02 f200 	mul.w	r2, r2, r0
 800c4ea:	1a9b      	subs	r3, r3, r2
 800c4ec:	440b      	add	r3, r1
 800c4ee:	687a      	ldr	r2, [r7, #4]
 800c4f0:	b292      	uxth	r2, r2
 800c4f2:	4611      	mov	r1, r2
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	f7ff fb38 	bl	800bb6a <st_word>
			fs->wflag = 1;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2201      	movs	r2, #1
 800c4fe:	70da      	strb	r2, [r3, #3]
			break;
 800c500:	e047      	b.n	800c592 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	899b      	ldrh	r3, [r3, #12]
 800c50a:	089b      	lsrs	r3, r3, #2
 800c50c:	b29b      	uxth	r3, r3
 800c50e:	4619      	mov	r1, r3
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	fbb3 f3f1 	udiv	r3, r3, r1
 800c516:	4413      	add	r3, r2
 800c518:	4619      	mov	r1, r3
 800c51a:	68f8      	ldr	r0, [r7, #12]
 800c51c:	f7ff fd9a 	bl	800c054 <move_window>
 800c520:	4603      	mov	r3, r0
 800c522:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c524:	7ffb      	ldrb	r3, [r7, #31]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d132      	bne.n	800c590 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	009b      	lsls	r3, r3, #2
 800c53a:	68fa      	ldr	r2, [r7, #12]
 800c53c:	8992      	ldrh	r2, [r2, #12]
 800c53e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c542:	fb02 f200 	mul.w	r2, r2, r0
 800c546:	1a9b      	subs	r3, r3, r2
 800c548:	440b      	add	r3, r1
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7ff faea 	bl	800bb24 <ld_dword>
 800c550:	4603      	mov	r3, r0
 800c552:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c556:	4323      	orrs	r3, r4
 800c558:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	009b      	lsls	r3, r3, #2
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	8992      	ldrh	r2, [r2, #12]
 800c568:	fbb3 f0f2 	udiv	r0, r3, r2
 800c56c:	fb02 f200 	mul.w	r2, r2, r0
 800c570:	1a9b      	subs	r3, r3, r2
 800c572:	440b      	add	r3, r1
 800c574:	6879      	ldr	r1, [r7, #4]
 800c576:	4618      	mov	r0, r3
 800c578:	f7ff fb12 	bl	800bba0 <st_dword>
			fs->wflag = 1;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2201      	movs	r2, #1
 800c580:	70da      	strb	r2, [r3, #3]
			break;
 800c582:	e006      	b.n	800c592 <put_fat+0x224>
			if (res != FR_OK) break;
 800c584:	bf00      	nop
 800c586:	e004      	b.n	800c592 <put_fat+0x224>
			if (res != FR_OK) break;
 800c588:	bf00      	nop
 800c58a:	e002      	b.n	800c592 <put_fat+0x224>
			if (res != FR_OK) break;
 800c58c:	bf00      	nop
 800c58e:	e000      	b.n	800c592 <put_fat+0x224>
			if (res != FR_OK) break;
 800c590:	bf00      	nop
		}
	}
	return res;
 800c592:	7ffb      	ldrb	r3, [r7, #31]
}
 800c594:	4618      	mov	r0, r3
 800c596:	3724      	adds	r7, #36	; 0x24
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd90      	pop	{r4, r7, pc}

0800c59c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b088      	sub	sp, #32
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	60f8      	str	r0, [r7, #12]
 800c5a4:	60b9      	str	r1, [r7, #8]
 800c5a6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d904      	bls.n	800c5c2 <remove_chain+0x26>
 800c5b8:	69bb      	ldr	r3, [r7, #24]
 800c5ba:	699b      	ldr	r3, [r3, #24]
 800c5bc:	68ba      	ldr	r2, [r7, #8]
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	d301      	bcc.n	800c5c6 <remove_chain+0x2a>
 800c5c2:	2302      	movs	r3, #2
 800c5c4:	e04b      	b.n	800c65e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d00c      	beq.n	800c5e6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c5cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5d0:	6879      	ldr	r1, [r7, #4]
 800c5d2:	69b8      	ldr	r0, [r7, #24]
 800c5d4:	f7ff fecb 	bl	800c36e <put_fat>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c5dc:	7ffb      	ldrb	r3, [r7, #31]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d001      	beq.n	800c5e6 <remove_chain+0x4a>
 800c5e2:	7ffb      	ldrb	r3, [r7, #31]
 800c5e4:	e03b      	b.n	800c65e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c5e6:	68b9      	ldr	r1, [r7, #8]
 800c5e8:	68f8      	ldr	r0, [r7, #12]
 800c5ea:	f7ff fdf0 	bl	800c1ce <get_fat>
 800c5ee:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d031      	beq.n	800c65a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c5f6:	697b      	ldr	r3, [r7, #20]
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d101      	bne.n	800c600 <remove_chain+0x64>
 800c5fc:	2302      	movs	r3, #2
 800c5fe:	e02e      	b.n	800c65e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c600:	697b      	ldr	r3, [r7, #20]
 800c602:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c606:	d101      	bne.n	800c60c <remove_chain+0x70>
 800c608:	2301      	movs	r3, #1
 800c60a:	e028      	b.n	800c65e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c60c:	2200      	movs	r2, #0
 800c60e:	68b9      	ldr	r1, [r7, #8]
 800c610:	69b8      	ldr	r0, [r7, #24]
 800c612:	f7ff feac 	bl	800c36e <put_fat>
 800c616:	4603      	mov	r3, r0
 800c618:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c61a:	7ffb      	ldrb	r3, [r7, #31]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d001      	beq.n	800c624 <remove_chain+0x88>
 800c620:	7ffb      	ldrb	r3, [r7, #31]
 800c622:	e01c      	b.n	800c65e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c624:	69bb      	ldr	r3, [r7, #24]
 800c626:	695a      	ldr	r2, [r3, #20]
 800c628:	69bb      	ldr	r3, [r7, #24]
 800c62a:	699b      	ldr	r3, [r3, #24]
 800c62c:	3b02      	subs	r3, #2
 800c62e:	429a      	cmp	r2, r3
 800c630:	d20b      	bcs.n	800c64a <remove_chain+0xae>
			fs->free_clst++;
 800c632:	69bb      	ldr	r3, [r7, #24]
 800c634:	695b      	ldr	r3, [r3, #20]
 800c636:	1c5a      	adds	r2, r3, #1
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c63c:	69bb      	ldr	r3, [r7, #24]
 800c63e:	791b      	ldrb	r3, [r3, #4]
 800c640:	f043 0301 	orr.w	r3, r3, #1
 800c644:	b2da      	uxtb	r2, r3
 800c646:	69bb      	ldr	r3, [r7, #24]
 800c648:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c64e:	69bb      	ldr	r3, [r7, #24]
 800c650:	699b      	ldr	r3, [r3, #24]
 800c652:	68ba      	ldr	r2, [r7, #8]
 800c654:	429a      	cmp	r2, r3
 800c656:	d3c6      	bcc.n	800c5e6 <remove_chain+0x4a>
 800c658:	e000      	b.n	800c65c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c65a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c65c:	2300      	movs	r3, #0
}
 800c65e:	4618      	mov	r0, r3
 800c660:	3720      	adds	r7, #32
 800c662:	46bd      	mov	sp, r7
 800c664:	bd80      	pop	{r7, pc}

0800c666 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c666:	b580      	push	{r7, lr}
 800c668:	b088      	sub	sp, #32
 800c66a:	af00      	add	r7, sp, #0
 800c66c:	6078      	str	r0, [r7, #4]
 800c66e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d10d      	bne.n	800c698 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c682:	69bb      	ldr	r3, [r7, #24]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d004      	beq.n	800c692 <create_chain+0x2c>
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	699b      	ldr	r3, [r3, #24]
 800c68c:	69ba      	ldr	r2, [r7, #24]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d31b      	bcc.n	800c6ca <create_chain+0x64>
 800c692:	2301      	movs	r3, #1
 800c694:	61bb      	str	r3, [r7, #24]
 800c696:	e018      	b.n	800c6ca <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c698:	6839      	ldr	r1, [r7, #0]
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f7ff fd97 	bl	800c1ce <get_fat>
 800c6a0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	2b01      	cmp	r3, #1
 800c6a6:	d801      	bhi.n	800c6ac <create_chain+0x46>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	e070      	b.n	800c78e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6b2:	d101      	bne.n	800c6b8 <create_chain+0x52>
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	e06a      	b.n	800c78e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	699b      	ldr	r3, [r3, #24]
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d201      	bcs.n	800c6c6 <create_chain+0x60>
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	e063      	b.n	800c78e <create_chain+0x128>
		scl = clst;
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c6ca:	69bb      	ldr	r3, [r7, #24]
 800c6cc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	3301      	adds	r3, #1
 800c6d2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	699b      	ldr	r3, [r3, #24]
 800c6d8:	69fa      	ldr	r2, [r7, #28]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d307      	bcc.n	800c6ee <create_chain+0x88>
				ncl = 2;
 800c6de:	2302      	movs	r3, #2
 800c6e0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c6e2:	69fa      	ldr	r2, [r7, #28]
 800c6e4:	69bb      	ldr	r3, [r7, #24]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d901      	bls.n	800c6ee <create_chain+0x88>
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	e04f      	b.n	800c78e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c6ee:	69f9      	ldr	r1, [r7, #28]
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f7ff fd6c 	bl	800c1ce <get_fat>
 800c6f6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d00e      	beq.n	800c71c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	2b01      	cmp	r3, #1
 800c702:	d003      	beq.n	800c70c <create_chain+0xa6>
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c70a:	d101      	bne.n	800c710 <create_chain+0xaa>
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	e03e      	b.n	800c78e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c710:	69fa      	ldr	r2, [r7, #28]
 800c712:	69bb      	ldr	r3, [r7, #24]
 800c714:	429a      	cmp	r2, r3
 800c716:	d1da      	bne.n	800c6ce <create_chain+0x68>
 800c718:	2300      	movs	r3, #0
 800c71a:	e038      	b.n	800c78e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c71c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c71e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c722:	69f9      	ldr	r1, [r7, #28]
 800c724:	6938      	ldr	r0, [r7, #16]
 800c726:	f7ff fe22 	bl	800c36e <put_fat>
 800c72a:	4603      	mov	r3, r0
 800c72c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c72e:	7dfb      	ldrb	r3, [r7, #23]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d109      	bne.n	800c748 <create_chain+0xe2>
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d006      	beq.n	800c748 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c73a:	69fa      	ldr	r2, [r7, #28]
 800c73c:	6839      	ldr	r1, [r7, #0]
 800c73e:	6938      	ldr	r0, [r7, #16]
 800c740:	f7ff fe15 	bl	800c36e <put_fat>
 800c744:	4603      	mov	r3, r0
 800c746:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c748:	7dfb      	ldrb	r3, [r7, #23]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d116      	bne.n	800c77c <create_chain+0x116>
		fs->last_clst = ncl;
 800c74e:	693b      	ldr	r3, [r7, #16]
 800c750:	69fa      	ldr	r2, [r7, #28]
 800c752:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	695a      	ldr	r2, [r3, #20]
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	699b      	ldr	r3, [r3, #24]
 800c75c:	3b02      	subs	r3, #2
 800c75e:	429a      	cmp	r2, r3
 800c760:	d804      	bhi.n	800c76c <create_chain+0x106>
 800c762:	693b      	ldr	r3, [r7, #16]
 800c764:	695b      	ldr	r3, [r3, #20]
 800c766:	1e5a      	subs	r2, r3, #1
 800c768:	693b      	ldr	r3, [r7, #16]
 800c76a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	791b      	ldrb	r3, [r3, #4]
 800c770:	f043 0301 	orr.w	r3, r3, #1
 800c774:	b2da      	uxtb	r2, r3
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	711a      	strb	r2, [r3, #4]
 800c77a:	e007      	b.n	800c78c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c77c:	7dfb      	ldrb	r3, [r7, #23]
 800c77e:	2b01      	cmp	r3, #1
 800c780:	d102      	bne.n	800c788 <create_chain+0x122>
 800c782:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c786:	e000      	b.n	800c78a <create_chain+0x124>
 800c788:	2301      	movs	r3, #1
 800c78a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c78c:	69fb      	ldr	r3, [r7, #28]
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3720      	adds	r7, #32
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}

0800c796 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c796:	b480      	push	{r7}
 800c798:	b087      	sub	sp, #28
 800c79a:	af00      	add	r7, sp, #0
 800c79c:	6078      	str	r0, [r7, #4]
 800c79e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7aa:	3304      	adds	r3, #4
 800c7ac:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	899b      	ldrh	r3, [r3, #12]
 800c7b2:	461a      	mov	r2, r3
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7ba:	68fa      	ldr	r2, [r7, #12]
 800c7bc:	8952      	ldrh	r2, [r2, #10]
 800c7be:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7c2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	1d1a      	adds	r2, r3, #4
 800c7c8:	613a      	str	r2, [r7, #16]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d101      	bne.n	800c7d8 <clmt_clust+0x42>
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	e010      	b.n	800c7fa <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c7d8:	697a      	ldr	r2, [r7, #20]
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	429a      	cmp	r2, r3
 800c7de:	d307      	bcc.n	800c7f0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c7e0:	697a      	ldr	r2, [r7, #20]
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	1ad3      	subs	r3, r2, r3
 800c7e6:	617b      	str	r3, [r7, #20]
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	3304      	adds	r3, #4
 800c7ec:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c7ee:	e7e9      	b.n	800c7c4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c7f0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c7f2:	693b      	ldr	r3, [r7, #16]
 800c7f4:	681a      	ldr	r2, [r3, #0]
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	4413      	add	r3, r2
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	371c      	adds	r7, #28
 800c7fe:	46bd      	mov	sp, r7
 800c800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c804:	4770      	bx	lr

0800c806 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c806:	b580      	push	{r7, lr}
 800c808:	b086      	sub	sp, #24
 800c80a:	af00      	add	r7, sp, #0
 800c80c:	6078      	str	r0, [r7, #4]
 800c80e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c81c:	d204      	bcs.n	800c828 <dir_sdi+0x22>
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	f003 031f 	and.w	r3, r3, #31
 800c824:	2b00      	cmp	r3, #0
 800c826:	d001      	beq.n	800c82c <dir_sdi+0x26>
		return FR_INT_ERR;
 800c828:	2302      	movs	r3, #2
 800c82a:	e071      	b.n	800c910 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	683a      	ldr	r2, [r7, #0]
 800c830:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	689b      	ldr	r3, [r3, #8]
 800c836:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c838:	697b      	ldr	r3, [r7, #20]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d106      	bne.n	800c84c <dir_sdi+0x46>
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	781b      	ldrb	r3, [r3, #0]
 800c842:	2b02      	cmp	r3, #2
 800c844:	d902      	bls.n	800c84c <dir_sdi+0x46>
		clst = fs->dirbase;
 800c846:	693b      	ldr	r3, [r7, #16]
 800c848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c84a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c84c:	697b      	ldr	r3, [r7, #20]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d10c      	bne.n	800c86c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	095b      	lsrs	r3, r3, #5
 800c856:	693a      	ldr	r2, [r7, #16]
 800c858:	8912      	ldrh	r2, [r2, #8]
 800c85a:	4293      	cmp	r3, r2
 800c85c:	d301      	bcc.n	800c862 <dir_sdi+0x5c>
 800c85e:	2302      	movs	r3, #2
 800c860:	e056      	b.n	800c910 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800c862:	693b      	ldr	r3, [r7, #16]
 800c864:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	61da      	str	r2, [r3, #28]
 800c86a:	e02d      	b.n	800c8c8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	895b      	ldrh	r3, [r3, #10]
 800c870:	461a      	mov	r2, r3
 800c872:	693b      	ldr	r3, [r7, #16]
 800c874:	899b      	ldrh	r3, [r3, #12]
 800c876:	fb03 f302 	mul.w	r3, r3, r2
 800c87a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c87c:	e019      	b.n	800c8b2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6979      	ldr	r1, [r7, #20]
 800c882:	4618      	mov	r0, r3
 800c884:	f7ff fca3 	bl	800c1ce <get_fat>
 800c888:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c890:	d101      	bne.n	800c896 <dir_sdi+0x90>
 800c892:	2301      	movs	r3, #1
 800c894:	e03c      	b.n	800c910 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	2b01      	cmp	r3, #1
 800c89a:	d904      	bls.n	800c8a6 <dir_sdi+0xa0>
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	699b      	ldr	r3, [r3, #24]
 800c8a0:	697a      	ldr	r2, [r7, #20]
 800c8a2:	429a      	cmp	r2, r3
 800c8a4:	d301      	bcc.n	800c8aa <dir_sdi+0xa4>
 800c8a6:	2302      	movs	r3, #2
 800c8a8:	e032      	b.n	800c910 <dir_sdi+0x10a>
			ofs -= csz;
 800c8aa:	683a      	ldr	r2, [r7, #0]
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	1ad3      	subs	r3, r2, r3
 800c8b0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d2e1      	bcs.n	800c87e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800c8ba:	6979      	ldr	r1, [r7, #20]
 800c8bc:	6938      	ldr	r0, [r7, #16]
 800c8be:	f7ff fc67 	bl	800c190 <clust2sect>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	697a      	ldr	r2, [r7, #20]
 800c8cc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	69db      	ldr	r3, [r3, #28]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d101      	bne.n	800c8da <dir_sdi+0xd4>
 800c8d6:	2302      	movs	r3, #2
 800c8d8:	e01a      	b.n	800c910 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	69da      	ldr	r2, [r3, #28]
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	899b      	ldrh	r3, [r3, #12]
 800c8e2:	4619      	mov	r1, r3
 800c8e4:	683b      	ldr	r3, [r7, #0]
 800c8e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c8ea:	441a      	add	r2, r3
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	899b      	ldrh	r3, [r3, #12]
 800c8fa:	461a      	mov	r2, r3
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	fbb3 f0f2 	udiv	r0, r3, r2
 800c902:	fb02 f200 	mul.w	r2, r2, r0
 800c906:	1a9b      	subs	r3, r3, r2
 800c908:	18ca      	adds	r2, r1, r3
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c90e:	2300      	movs	r3, #0
}
 800c910:	4618      	mov	r0, r3
 800c912:	3718      	adds	r7, #24
 800c914:	46bd      	mov	sp, r7
 800c916:	bd80      	pop	{r7, pc}

0800c918 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b086      	sub	sp, #24
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	6078      	str	r0, [r7, #4]
 800c920:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	695b      	ldr	r3, [r3, #20]
 800c92c:	3320      	adds	r3, #32
 800c92e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	69db      	ldr	r3, [r3, #28]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d003      	beq.n	800c940 <dir_next+0x28>
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c93e:	d301      	bcc.n	800c944 <dir_next+0x2c>
 800c940:	2304      	movs	r3, #4
 800c942:	e0bb      	b.n	800cabc <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	899b      	ldrh	r3, [r3, #12]
 800c948:	461a      	mov	r2, r3
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c950:	fb02 f201 	mul.w	r2, r2, r1
 800c954:	1a9b      	subs	r3, r3, r2
 800c956:	2b00      	cmp	r3, #0
 800c958:	f040 809d 	bne.w	800ca96 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	69db      	ldr	r3, [r3, #28]
 800c960:	1c5a      	adds	r2, r3, #1
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	699b      	ldr	r3, [r3, #24]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d10b      	bne.n	800c986 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	095b      	lsrs	r3, r3, #5
 800c972:	68fa      	ldr	r2, [r7, #12]
 800c974:	8912      	ldrh	r2, [r2, #8]
 800c976:	4293      	cmp	r3, r2
 800c978:	f0c0 808d 	bcc.w	800ca96 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2200      	movs	r2, #0
 800c980:	61da      	str	r2, [r3, #28]
 800c982:	2304      	movs	r3, #4
 800c984:	e09a      	b.n	800cabc <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	899b      	ldrh	r3, [r3, #12]
 800c98a:	461a      	mov	r2, r3
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c992:	68fa      	ldr	r2, [r7, #12]
 800c994:	8952      	ldrh	r2, [r2, #10]
 800c996:	3a01      	subs	r2, #1
 800c998:	4013      	ands	r3, r2
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d17b      	bne.n	800ca96 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	699b      	ldr	r3, [r3, #24]
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	f7ff fc11 	bl	800c1ce <get_fat>
 800c9ac:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	d801      	bhi.n	800c9b8 <dir_next+0xa0>
 800c9b4:	2302      	movs	r3, #2
 800c9b6:	e081      	b.n	800cabc <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9be:	d101      	bne.n	800c9c4 <dir_next+0xac>
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	e07b      	b.n	800cabc <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	699b      	ldr	r3, [r3, #24]
 800c9c8:	697a      	ldr	r2, [r7, #20]
 800c9ca:	429a      	cmp	r2, r3
 800c9cc:	d359      	bcc.n	800ca82 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d104      	bne.n	800c9de <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	61da      	str	r2, [r3, #28]
 800c9da:	2304      	movs	r3, #4
 800c9dc:	e06e      	b.n	800cabc <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c9de:	687a      	ldr	r2, [r7, #4]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	699b      	ldr	r3, [r3, #24]
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	4610      	mov	r0, r2
 800c9e8:	f7ff fe3d 	bl	800c666 <create_chain>
 800c9ec:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c9ee:	697b      	ldr	r3, [r7, #20]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d101      	bne.n	800c9f8 <dir_next+0xe0>
 800c9f4:	2307      	movs	r3, #7
 800c9f6:	e061      	b.n	800cabc <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c9f8:	697b      	ldr	r3, [r7, #20]
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d101      	bne.n	800ca02 <dir_next+0xea>
 800c9fe:	2302      	movs	r3, #2
 800ca00:	e05c      	b.n	800cabc <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca08:	d101      	bne.n	800ca0e <dir_next+0xf6>
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	e056      	b.n	800cabc <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ca0e:	68f8      	ldr	r0, [r7, #12]
 800ca10:	f7ff fadc 	bl	800bfcc <sync_window>
 800ca14:	4603      	mov	r3, r0
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d001      	beq.n	800ca1e <dir_next+0x106>
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e04e      	b.n	800cabc <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	899b      	ldrh	r3, [r3, #12]
 800ca28:	461a      	mov	r2, r3
 800ca2a:	2100      	movs	r1, #0
 800ca2c:	f7ff f905 	bl	800bc3a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca30:	2300      	movs	r3, #0
 800ca32:	613b      	str	r3, [r7, #16]
 800ca34:	6979      	ldr	r1, [r7, #20]
 800ca36:	68f8      	ldr	r0, [r7, #12]
 800ca38:	f7ff fbaa 	bl	800c190 <clust2sect>
 800ca3c:	4602      	mov	r2, r0
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	631a      	str	r2, [r3, #48]	; 0x30
 800ca42:	e012      	b.n	800ca6a <dir_next+0x152>
						fs->wflag = 1;
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2201      	movs	r2, #1
 800ca48:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ca4a:	68f8      	ldr	r0, [r7, #12]
 800ca4c:	f7ff fabe 	bl	800bfcc <sync_window>
 800ca50:	4603      	mov	r3, r0
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d001      	beq.n	800ca5a <dir_next+0x142>
 800ca56:	2301      	movs	r3, #1
 800ca58:	e030      	b.n	800cabc <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	613b      	str	r3, [r7, #16]
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca64:	1c5a      	adds	r2, r3, #1
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	631a      	str	r2, [r3, #48]	; 0x30
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	895b      	ldrh	r3, [r3, #10]
 800ca6e:	461a      	mov	r2, r3
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	4293      	cmp	r3, r2
 800ca74:	d3e6      	bcc.n	800ca44 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	1ad2      	subs	r2, r2, r3
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	697a      	ldr	r2, [r7, #20]
 800ca86:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ca88:	6979      	ldr	r1, [r7, #20]
 800ca8a:	68f8      	ldr	r0, [r7, #12]
 800ca8c:	f7ff fb80 	bl	800c190 <clust2sect>
 800ca90:	4602      	mov	r2, r0
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	68ba      	ldr	r2, [r7, #8]
 800ca9a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	899b      	ldrh	r3, [r3, #12]
 800caa6:	461a      	mov	r2, r3
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	fbb3 f0f2 	udiv	r0, r3, r2
 800caae:	fb02 f200 	mul.w	r2, r2, r0
 800cab2:	1a9b      	subs	r3, r3, r2
 800cab4:	18ca      	adds	r2, r1, r3
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800caba:	2300      	movs	r3, #0
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3718      	adds	r7, #24
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}

0800cac4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b086      	sub	sp, #24
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
 800cacc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cad4:	2100      	movs	r1, #0
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f7ff fe95 	bl	800c806 <dir_sdi>
 800cadc:	4603      	mov	r3, r0
 800cade:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cae0:	7dfb      	ldrb	r3, [r7, #23]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d12b      	bne.n	800cb3e <dir_alloc+0x7a>
		n = 0;
 800cae6:	2300      	movs	r3, #0
 800cae8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	69db      	ldr	r3, [r3, #28]
 800caee:	4619      	mov	r1, r3
 800caf0:	68f8      	ldr	r0, [r7, #12]
 800caf2:	f7ff faaf 	bl	800c054 <move_window>
 800caf6:	4603      	mov	r3, r0
 800caf8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cafa:	7dfb      	ldrb	r3, [r7, #23]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d11d      	bne.n	800cb3c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6a1b      	ldr	r3, [r3, #32]
 800cb04:	781b      	ldrb	r3, [r3, #0]
 800cb06:	2be5      	cmp	r3, #229	; 0xe5
 800cb08:	d004      	beq.n	800cb14 <dir_alloc+0x50>
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	6a1b      	ldr	r3, [r3, #32]
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d107      	bne.n	800cb24 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	3301      	adds	r3, #1
 800cb18:	613b      	str	r3, [r7, #16]
 800cb1a:	693a      	ldr	r2, [r7, #16]
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	429a      	cmp	r2, r3
 800cb20:	d102      	bne.n	800cb28 <dir_alloc+0x64>
 800cb22:	e00c      	b.n	800cb3e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cb24:	2300      	movs	r3, #0
 800cb26:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cb28:	2101      	movs	r1, #1
 800cb2a:	6878      	ldr	r0, [r7, #4]
 800cb2c:	f7ff fef4 	bl	800c918 <dir_next>
 800cb30:	4603      	mov	r3, r0
 800cb32:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cb34:	7dfb      	ldrb	r3, [r7, #23]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d0d7      	beq.n	800caea <dir_alloc+0x26>
 800cb3a:	e000      	b.n	800cb3e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cb3c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cb3e:	7dfb      	ldrb	r3, [r7, #23]
 800cb40:	2b04      	cmp	r3, #4
 800cb42:	d101      	bne.n	800cb48 <dir_alloc+0x84>
 800cb44:	2307      	movs	r3, #7
 800cb46:	75fb      	strb	r3, [r7, #23]
	return res;
 800cb48:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	3718      	adds	r7, #24
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}

0800cb52 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cb52:	b580      	push	{r7, lr}
 800cb54:	b084      	sub	sp, #16
 800cb56:	af00      	add	r7, sp, #0
 800cb58:	6078      	str	r0, [r7, #4]
 800cb5a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	331a      	adds	r3, #26
 800cb60:	4618      	mov	r0, r3
 800cb62:	f7fe ffc7 	bl	800baf4 <ld_word>
 800cb66:	4603      	mov	r3, r0
 800cb68:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	781b      	ldrb	r3, [r3, #0]
 800cb6e:	2b03      	cmp	r3, #3
 800cb70:	d109      	bne.n	800cb86 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cb72:	683b      	ldr	r3, [r7, #0]
 800cb74:	3314      	adds	r3, #20
 800cb76:	4618      	mov	r0, r3
 800cb78:	f7fe ffbc 	bl	800baf4 <ld_word>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	041b      	lsls	r3, r3, #16
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	4313      	orrs	r3, r2
 800cb84:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cb86:	68fb      	ldr	r3, [r7, #12]
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3710      	adds	r7, #16
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	331a      	adds	r3, #26
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	b292      	uxth	r2, r2
 800cba4:	4611      	mov	r1, r2
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7fe ffdf 	bl	800bb6a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	2b03      	cmp	r3, #3
 800cbb2:	d109      	bne.n	800cbc8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cbb4:	68bb      	ldr	r3, [r7, #8]
 800cbb6:	f103 0214 	add.w	r2, r3, #20
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	0c1b      	lsrs	r3, r3, #16
 800cbbe:	b29b      	uxth	r3, r3
 800cbc0:	4619      	mov	r1, r3
 800cbc2:	4610      	mov	r0, r2
 800cbc4:	f7fe ffd1 	bl	800bb6a <st_word>
	}
}
 800cbc8:	bf00      	nop
 800cbca:	3710      	adds	r7, #16
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b086      	sub	sp, #24
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cbde:	2100      	movs	r1, #0
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f7ff fe10 	bl	800c806 <dir_sdi>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cbea:	7dfb      	ldrb	r3, [r7, #23]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d001      	beq.n	800cbf4 <dir_find+0x24>
 800cbf0:	7dfb      	ldrb	r3, [r7, #23]
 800cbf2:	e03e      	b.n	800cc72 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	69db      	ldr	r3, [r3, #28]
 800cbf8:	4619      	mov	r1, r3
 800cbfa:	6938      	ldr	r0, [r7, #16]
 800cbfc:	f7ff fa2a 	bl	800c054 <move_window>
 800cc00:	4603      	mov	r3, r0
 800cc02:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cc04:	7dfb      	ldrb	r3, [r7, #23]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d12f      	bne.n	800cc6a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6a1b      	ldr	r3, [r3, #32]
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cc12:	7bfb      	ldrb	r3, [r7, #15]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d102      	bne.n	800cc1e <dir_find+0x4e>
 800cc18:	2304      	movs	r3, #4
 800cc1a:	75fb      	strb	r3, [r7, #23]
 800cc1c:	e028      	b.n	800cc70 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	6a1b      	ldr	r3, [r3, #32]
 800cc22:	330b      	adds	r3, #11
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc2a:	b2da      	uxtb	r2, r3
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6a1b      	ldr	r3, [r3, #32]
 800cc34:	330b      	adds	r3, #11
 800cc36:	781b      	ldrb	r3, [r3, #0]
 800cc38:	f003 0308 	and.w	r3, r3, #8
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d10a      	bne.n	800cc56 <dir_find+0x86>
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	6a18      	ldr	r0, [r3, #32]
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	3324      	adds	r3, #36	; 0x24
 800cc48:	220b      	movs	r2, #11
 800cc4a:	4619      	mov	r1, r3
 800cc4c:	f7ff f80f 	bl	800bc6e <mem_cmp>
 800cc50:	4603      	mov	r3, r0
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d00b      	beq.n	800cc6e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cc56:	2100      	movs	r1, #0
 800cc58:	6878      	ldr	r0, [r7, #4]
 800cc5a:	f7ff fe5d 	bl	800c918 <dir_next>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cc62:	7dfb      	ldrb	r3, [r7, #23]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d0c5      	beq.n	800cbf4 <dir_find+0x24>
 800cc68:	e002      	b.n	800cc70 <dir_find+0xa0>
		if (res != FR_OK) break;
 800cc6a:	bf00      	nop
 800cc6c:	e000      	b.n	800cc70 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cc6e:	bf00      	nop

	return res;
 800cc70:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3718      	adds	r7, #24
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}

0800cc7a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cc7a:	b580      	push	{r7, lr}
 800cc7c:	b084      	sub	sp, #16
 800cc7e:	af00      	add	r7, sp, #0
 800cc80:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cc88:	2101      	movs	r1, #1
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f7ff ff1a 	bl	800cac4 <dir_alloc>
 800cc90:	4603      	mov	r3, r0
 800cc92:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cc94:	7bfb      	ldrb	r3, [r7, #15]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d11c      	bne.n	800ccd4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	69db      	ldr	r3, [r3, #28]
 800cc9e:	4619      	mov	r1, r3
 800cca0:	68b8      	ldr	r0, [r7, #8]
 800cca2:	f7ff f9d7 	bl	800c054 <move_window>
 800cca6:	4603      	mov	r3, r0
 800cca8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ccaa:	7bfb      	ldrb	r3, [r7, #15]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d111      	bne.n	800ccd4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	6a1b      	ldr	r3, [r3, #32]
 800ccb4:	2220      	movs	r2, #32
 800ccb6:	2100      	movs	r1, #0
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f7fe ffbe 	bl	800bc3a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6a18      	ldr	r0, [r3, #32]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	3324      	adds	r3, #36	; 0x24
 800ccc6:	220b      	movs	r2, #11
 800ccc8:	4619      	mov	r1, r3
 800ccca:	f7fe ff95 	bl	800bbf8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	2201      	movs	r2, #1
 800ccd2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ccd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3710      	adds	r7, #16
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}
	...

0800cce0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b088      	sub	sp, #32
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
 800cce8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800ccea:	683b      	ldr	r3, [r7, #0]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	60fb      	str	r3, [r7, #12]
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	3324      	adds	r3, #36	; 0x24
 800ccf4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800ccf6:	220b      	movs	r2, #11
 800ccf8:	2120      	movs	r1, #32
 800ccfa:	68b8      	ldr	r0, [r7, #8]
 800ccfc:	f7fe ff9d 	bl	800bc3a <mem_set>
	si = i = 0; ni = 8;
 800cd00:	2300      	movs	r3, #0
 800cd02:	613b      	str	r3, [r7, #16]
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	617b      	str	r3, [r7, #20]
 800cd08:	2308      	movs	r3, #8
 800cd0a:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cd0c:	697b      	ldr	r3, [r7, #20]
 800cd0e:	1c5a      	adds	r2, r3, #1
 800cd10:	617a      	str	r2, [r7, #20]
 800cd12:	68fa      	ldr	r2, [r7, #12]
 800cd14:	4413      	add	r3, r2
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cd1a:	7ffb      	ldrb	r3, [r7, #31]
 800cd1c:	2b20      	cmp	r3, #32
 800cd1e:	d94e      	bls.n	800cdbe <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cd20:	7ffb      	ldrb	r3, [r7, #31]
 800cd22:	2b2f      	cmp	r3, #47	; 0x2f
 800cd24:	d006      	beq.n	800cd34 <create_name+0x54>
 800cd26:	7ffb      	ldrb	r3, [r7, #31]
 800cd28:	2b5c      	cmp	r3, #92	; 0x5c
 800cd2a:	d110      	bne.n	800cd4e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cd2c:	e002      	b.n	800cd34 <create_name+0x54>
 800cd2e:	697b      	ldr	r3, [r7, #20]
 800cd30:	3301      	adds	r3, #1
 800cd32:	617b      	str	r3, [r7, #20]
 800cd34:	68fa      	ldr	r2, [r7, #12]
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	4413      	add	r3, r2
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	2b2f      	cmp	r3, #47	; 0x2f
 800cd3e:	d0f6      	beq.n	800cd2e <create_name+0x4e>
 800cd40:	68fa      	ldr	r2, [r7, #12]
 800cd42:	697b      	ldr	r3, [r7, #20]
 800cd44:	4413      	add	r3, r2
 800cd46:	781b      	ldrb	r3, [r3, #0]
 800cd48:	2b5c      	cmp	r3, #92	; 0x5c
 800cd4a:	d0f0      	beq.n	800cd2e <create_name+0x4e>
			break;
 800cd4c:	e038      	b.n	800cdc0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cd4e:	7ffb      	ldrb	r3, [r7, #31]
 800cd50:	2b2e      	cmp	r3, #46	; 0x2e
 800cd52:	d003      	beq.n	800cd5c <create_name+0x7c>
 800cd54:	693a      	ldr	r2, [r7, #16]
 800cd56:	69bb      	ldr	r3, [r7, #24]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d30c      	bcc.n	800cd76 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cd5c:	69bb      	ldr	r3, [r7, #24]
 800cd5e:	2b0b      	cmp	r3, #11
 800cd60:	d002      	beq.n	800cd68 <create_name+0x88>
 800cd62:	7ffb      	ldrb	r3, [r7, #31]
 800cd64:	2b2e      	cmp	r3, #46	; 0x2e
 800cd66:	d001      	beq.n	800cd6c <create_name+0x8c>
 800cd68:	2306      	movs	r3, #6
 800cd6a:	e044      	b.n	800cdf6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cd6c:	2308      	movs	r3, #8
 800cd6e:	613b      	str	r3, [r7, #16]
 800cd70:	230b      	movs	r3, #11
 800cd72:	61bb      	str	r3, [r7, #24]
			continue;
 800cd74:	e022      	b.n	800cdbc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cd76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	da04      	bge.n	800cd88 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cd7e:	7ffb      	ldrb	r3, [r7, #31]
 800cd80:	3b80      	subs	r3, #128	; 0x80
 800cd82:	4a1f      	ldr	r2, [pc, #124]	; (800ce00 <create_name+0x120>)
 800cd84:	5cd3      	ldrb	r3, [r2, r3]
 800cd86:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cd88:	7ffb      	ldrb	r3, [r7, #31]
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	481d      	ldr	r0, [pc, #116]	; (800ce04 <create_name+0x124>)
 800cd8e:	f7fe ff95 	bl	800bcbc <chk_chr>
 800cd92:	4603      	mov	r3, r0
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d001      	beq.n	800cd9c <create_name+0xbc>
 800cd98:	2306      	movs	r3, #6
 800cd9a:	e02c      	b.n	800cdf6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cd9c:	7ffb      	ldrb	r3, [r7, #31]
 800cd9e:	2b60      	cmp	r3, #96	; 0x60
 800cda0:	d905      	bls.n	800cdae <create_name+0xce>
 800cda2:	7ffb      	ldrb	r3, [r7, #31]
 800cda4:	2b7a      	cmp	r3, #122	; 0x7a
 800cda6:	d802      	bhi.n	800cdae <create_name+0xce>
 800cda8:	7ffb      	ldrb	r3, [r7, #31]
 800cdaa:	3b20      	subs	r3, #32
 800cdac:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	1c5a      	adds	r2, r3, #1
 800cdb2:	613a      	str	r2, [r7, #16]
 800cdb4:	68ba      	ldr	r2, [r7, #8]
 800cdb6:	4413      	add	r3, r2
 800cdb8:	7ffa      	ldrb	r2, [r7, #31]
 800cdba:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cdbc:	e7a6      	b.n	800cd0c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cdbe:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cdc0:	68fa      	ldr	r2, [r7, #12]
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	441a      	add	r2, r3
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d101      	bne.n	800cdd4 <create_name+0xf4>
 800cdd0:	2306      	movs	r3, #6
 800cdd2:	e010      	b.n	800cdf6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cdd4:	68bb      	ldr	r3, [r7, #8]
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	2be5      	cmp	r3, #229	; 0xe5
 800cdda:	d102      	bne.n	800cde2 <create_name+0x102>
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	2205      	movs	r2, #5
 800cde0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cde2:	7ffb      	ldrb	r3, [r7, #31]
 800cde4:	2b20      	cmp	r3, #32
 800cde6:	d801      	bhi.n	800cdec <create_name+0x10c>
 800cde8:	2204      	movs	r2, #4
 800cdea:	e000      	b.n	800cdee <create_name+0x10e>
 800cdec:	2200      	movs	r2, #0
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	330b      	adds	r3, #11
 800cdf2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800cdf4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3720      	adds	r7, #32
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	0800ebe0 	.word	0x0800ebe0
 800ce04:	0800eb34 	.word	0x0800eb34

0800ce08 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b086      	sub	sp, #24
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
 800ce10:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ce1c:	e002      	b.n	800ce24 <follow_path+0x1c>
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	3301      	adds	r3, #1
 800ce22:	603b      	str	r3, [r7, #0]
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	781b      	ldrb	r3, [r3, #0]
 800ce28:	2b2f      	cmp	r3, #47	; 0x2f
 800ce2a:	d0f8      	beq.n	800ce1e <follow_path+0x16>
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	2b5c      	cmp	r3, #92	; 0x5c
 800ce32:	d0f4      	beq.n	800ce1e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	2200      	movs	r2, #0
 800ce38:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	2b1f      	cmp	r3, #31
 800ce40:	d80a      	bhi.n	800ce58 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2280      	movs	r2, #128	; 0x80
 800ce46:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ce4a:	2100      	movs	r1, #0
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f7ff fcda 	bl	800c806 <dir_sdi>
 800ce52:	4603      	mov	r3, r0
 800ce54:	75fb      	strb	r3, [r7, #23]
 800ce56:	e048      	b.n	800ceea <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ce58:	463b      	mov	r3, r7
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f7ff ff3f 	bl	800cce0 <create_name>
 800ce62:	4603      	mov	r3, r0
 800ce64:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce66:	7dfb      	ldrb	r3, [r7, #23]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d139      	bne.n	800cee0 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ce6c:	6878      	ldr	r0, [r7, #4]
 800ce6e:	f7ff feaf 	bl	800cbd0 <dir_find>
 800ce72:	4603      	mov	r3, r0
 800ce74:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ce7c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ce7e:	7dfb      	ldrb	r3, [r7, #23]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d00a      	beq.n	800ce9a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ce84:	7dfb      	ldrb	r3, [r7, #23]
 800ce86:	2b04      	cmp	r3, #4
 800ce88:	d12c      	bne.n	800cee4 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ce8a:	7afb      	ldrb	r3, [r7, #11]
 800ce8c:	f003 0304 	and.w	r3, r3, #4
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d127      	bne.n	800cee4 <follow_path+0xdc>
 800ce94:	2305      	movs	r3, #5
 800ce96:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ce98:	e024      	b.n	800cee4 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ce9a:	7afb      	ldrb	r3, [r7, #11]
 800ce9c:	f003 0304 	and.w	r3, r3, #4
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d121      	bne.n	800cee8 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	799b      	ldrb	r3, [r3, #6]
 800cea8:	f003 0310 	and.w	r3, r3, #16
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d102      	bne.n	800ceb6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ceb0:	2305      	movs	r3, #5
 800ceb2:	75fb      	strb	r3, [r7, #23]
 800ceb4:	e019      	b.n	800ceea <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	695b      	ldr	r3, [r3, #20]
 800cec0:	68fa      	ldr	r2, [r7, #12]
 800cec2:	8992      	ldrh	r2, [r2, #12]
 800cec4:	fbb3 f0f2 	udiv	r0, r3, r2
 800cec8:	fb02 f200 	mul.w	r2, r2, r0
 800cecc:	1a9b      	subs	r3, r3, r2
 800cece:	440b      	add	r3, r1
 800ced0:	4619      	mov	r1, r3
 800ced2:	68f8      	ldr	r0, [r7, #12]
 800ced4:	f7ff fe3d 	bl	800cb52 <ld_clust>
 800ced8:	4602      	mov	r2, r0
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cede:	e7bb      	b.n	800ce58 <follow_path+0x50>
			if (res != FR_OK) break;
 800cee0:	bf00      	nop
 800cee2:	e002      	b.n	800ceea <follow_path+0xe2>
				break;
 800cee4:	bf00      	nop
 800cee6:	e000      	b.n	800ceea <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cee8:	bf00      	nop
			}
		}
	}

	return res;
 800ceea:	7dfb      	ldrb	r3, [r7, #23]
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3718      	adds	r7, #24
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}

0800cef4 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cef4:	b480      	push	{r7}
 800cef6:	b087      	sub	sp, #28
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cefc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cf00:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d031      	beq.n	800cf6e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	617b      	str	r3, [r7, #20]
 800cf10:	e002      	b.n	800cf18 <get_ldnumber+0x24>
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	3301      	adds	r3, #1
 800cf16:	617b      	str	r3, [r7, #20]
 800cf18:	697b      	ldr	r3, [r7, #20]
 800cf1a:	781b      	ldrb	r3, [r3, #0]
 800cf1c:	2b20      	cmp	r3, #32
 800cf1e:	d903      	bls.n	800cf28 <get_ldnumber+0x34>
 800cf20:	697b      	ldr	r3, [r7, #20]
 800cf22:	781b      	ldrb	r3, [r3, #0]
 800cf24:	2b3a      	cmp	r3, #58	; 0x3a
 800cf26:	d1f4      	bne.n	800cf12 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	2b3a      	cmp	r3, #58	; 0x3a
 800cf2e:	d11c      	bne.n	800cf6a <get_ldnumber+0x76>
			tp = *path;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	1c5a      	adds	r2, r3, #1
 800cf3a:	60fa      	str	r2, [r7, #12]
 800cf3c:	781b      	ldrb	r3, [r3, #0]
 800cf3e:	3b30      	subs	r3, #48	; 0x30
 800cf40:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cf42:	68bb      	ldr	r3, [r7, #8]
 800cf44:	2b09      	cmp	r3, #9
 800cf46:	d80e      	bhi.n	800cf66 <get_ldnumber+0x72>
 800cf48:	68fa      	ldr	r2, [r7, #12]
 800cf4a:	697b      	ldr	r3, [r7, #20]
 800cf4c:	429a      	cmp	r2, r3
 800cf4e:	d10a      	bne.n	800cf66 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d107      	bne.n	800cf66 <get_ldnumber+0x72>
					vol = (int)i;
 800cf56:	68bb      	ldr	r3, [r7, #8]
 800cf58:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	3301      	adds	r3, #1
 800cf5e:	617b      	str	r3, [r7, #20]
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	697a      	ldr	r2, [r7, #20]
 800cf64:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	e002      	b.n	800cf70 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cf6e:	693b      	ldr	r3, [r7, #16]
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	371c      	adds	r7, #28
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr

0800cf7c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b082      	sub	sp, #8
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
 800cf84:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	2200      	movs	r2, #0
 800cf8a:	70da      	strb	r2, [r3, #3]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cf92:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cf94:	6839      	ldr	r1, [r7, #0]
 800cf96:	6878      	ldr	r0, [r7, #4]
 800cf98:	f7ff f85c 	bl	800c054 <move_window>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d001      	beq.n	800cfa6 <check_fs+0x2a>
 800cfa2:	2304      	movs	r3, #4
 800cfa4:	e038      	b.n	800d018 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	3334      	adds	r3, #52	; 0x34
 800cfaa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cfae:	4618      	mov	r0, r3
 800cfb0:	f7fe fda0 	bl	800baf4 <ld_word>
 800cfb4:	4603      	mov	r3, r0
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	d001      	beq.n	800cfc4 <check_fs+0x48>
 800cfc0:	2303      	movs	r3, #3
 800cfc2:	e029      	b.n	800d018 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cfca:	2be9      	cmp	r3, #233	; 0xe9
 800cfcc:	d009      	beq.n	800cfe2 <check_fs+0x66>
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cfd4:	2beb      	cmp	r3, #235	; 0xeb
 800cfd6:	d11e      	bne.n	800d016 <check_fs+0x9a>
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800cfde:	2b90      	cmp	r3, #144	; 0x90
 800cfe0:	d119      	bne.n	800d016 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	3334      	adds	r3, #52	; 0x34
 800cfe6:	3336      	adds	r3, #54	; 0x36
 800cfe8:	4618      	mov	r0, r3
 800cfea:	f7fe fd9b 	bl	800bb24 <ld_dword>
 800cfee:	4603      	mov	r3, r0
 800cff0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cff4:	4a0a      	ldr	r2, [pc, #40]	; (800d020 <check_fs+0xa4>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d101      	bne.n	800cffe <check_fs+0x82>
 800cffa:	2300      	movs	r3, #0
 800cffc:	e00c      	b.n	800d018 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	3334      	adds	r3, #52	; 0x34
 800d002:	3352      	adds	r3, #82	; 0x52
 800d004:	4618      	mov	r0, r3
 800d006:	f7fe fd8d 	bl	800bb24 <ld_dword>
 800d00a:	4602      	mov	r2, r0
 800d00c:	4b05      	ldr	r3, [pc, #20]	; (800d024 <check_fs+0xa8>)
 800d00e:	429a      	cmp	r2, r3
 800d010:	d101      	bne.n	800d016 <check_fs+0x9a>
 800d012:	2300      	movs	r3, #0
 800d014:	e000      	b.n	800d018 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d016:	2302      	movs	r3, #2
}
 800d018:	4618      	mov	r0, r3
 800d01a:	3708      	adds	r7, #8
 800d01c:	46bd      	mov	sp, r7
 800d01e:	bd80      	pop	{r7, pc}
 800d020:	00544146 	.word	0x00544146
 800d024:	33544146 	.word	0x33544146

0800d028 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b096      	sub	sp, #88	; 0x58
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	60f8      	str	r0, [r7, #12]
 800d030:	60b9      	str	r1, [r7, #8]
 800d032:	4613      	mov	r3, r2
 800d034:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d036:	68bb      	ldr	r3, [r7, #8]
 800d038:	2200      	movs	r2, #0
 800d03a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d03c:	68f8      	ldr	r0, [r7, #12]
 800d03e:	f7ff ff59 	bl	800cef4 <get_ldnumber>
 800d042:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d046:	2b00      	cmp	r3, #0
 800d048:	da01      	bge.n	800d04e <find_volume+0x26>
 800d04a:	230b      	movs	r3, #11
 800d04c:	e265      	b.n	800d51a <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d04e:	4ab0      	ldr	r2, [pc, #704]	; (800d310 <find_volume+0x2e8>)
 800d050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d056:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d101      	bne.n	800d062 <find_volume+0x3a>
 800d05e:	230c      	movs	r3, #12
 800d060:	e25b      	b.n	800d51a <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d066:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d068:	79fb      	ldrb	r3, [r7, #7]
 800d06a:	f023 0301 	bic.w	r3, r3, #1
 800d06e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d072:	781b      	ldrb	r3, [r3, #0]
 800d074:	2b00      	cmp	r3, #0
 800d076:	d01a      	beq.n	800d0ae <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d07a:	785b      	ldrb	r3, [r3, #1]
 800d07c:	4618      	mov	r0, r3
 800d07e:	f7fe fc9b 	bl	800b9b8 <disk_status>
 800d082:	4603      	mov	r3, r0
 800d084:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d088:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d08c:	f003 0301 	and.w	r3, r3, #1
 800d090:	2b00      	cmp	r3, #0
 800d092:	d10c      	bne.n	800d0ae <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d094:	79fb      	ldrb	r3, [r7, #7]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d007      	beq.n	800d0aa <find_volume+0x82>
 800d09a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d09e:	f003 0304 	and.w	r3, r3, #4
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d001      	beq.n	800d0aa <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d0a6:	230a      	movs	r3, #10
 800d0a8:	e237      	b.n	800d51a <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	e235      	b.n	800d51a <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d0b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0b6:	b2da      	uxtb	r2, r3
 800d0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0ba:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0be:	785b      	ldrb	r3, [r3, #1]
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	f7fe fc93 	bl	800b9ec <disk_initialize>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d0cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d0d0:	f003 0301 	and.w	r3, r3, #1
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d001      	beq.n	800d0dc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d0d8:	2303      	movs	r3, #3
 800d0da:	e21e      	b.n	800d51a <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d0dc:	79fb      	ldrb	r3, [r7, #7]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d007      	beq.n	800d0f2 <find_volume+0xca>
 800d0e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d0e6:	f003 0304 	and.w	r3, r3, #4
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d001      	beq.n	800d0f2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d0ee:	230a      	movs	r3, #10
 800d0f0:	e213      	b.n	800d51a <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d0f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0f4:	7858      	ldrb	r0, [r3, #1]
 800d0f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0f8:	330c      	adds	r3, #12
 800d0fa:	461a      	mov	r2, r3
 800d0fc:	2102      	movs	r1, #2
 800d0fe:	f7fe fcdb 	bl	800bab8 <disk_ioctl>
 800d102:	4603      	mov	r3, r0
 800d104:	2b00      	cmp	r3, #0
 800d106:	d001      	beq.n	800d10c <find_volume+0xe4>
 800d108:	2301      	movs	r3, #1
 800d10a:	e206      	b.n	800d51a <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d10e:	899b      	ldrh	r3, [r3, #12]
 800d110:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d114:	d80d      	bhi.n	800d132 <find_volume+0x10a>
 800d116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d118:	899b      	ldrh	r3, [r3, #12]
 800d11a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d11e:	d308      	bcc.n	800d132 <find_volume+0x10a>
 800d120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d122:	899b      	ldrh	r3, [r3, #12]
 800d124:	461a      	mov	r2, r3
 800d126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d128:	899b      	ldrh	r3, [r3, #12]
 800d12a:	3b01      	subs	r3, #1
 800d12c:	4013      	ands	r3, r2
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d001      	beq.n	800d136 <find_volume+0x10e>
 800d132:	2301      	movs	r3, #1
 800d134:	e1f1      	b.n	800d51a <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d136:	2300      	movs	r3, #0
 800d138:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d13a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d13c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d13e:	f7ff ff1d 	bl	800cf7c <check_fs>
 800d142:	4603      	mov	r3, r0
 800d144:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d148:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d14c:	2b02      	cmp	r3, #2
 800d14e:	d14b      	bne.n	800d1e8 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d150:	2300      	movs	r3, #0
 800d152:	643b      	str	r3, [r7, #64]	; 0x40
 800d154:	e01f      	b.n	800d196 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d158:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d15c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d15e:	011b      	lsls	r3, r3, #4
 800d160:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d164:	4413      	add	r3, r2
 800d166:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d16a:	3304      	adds	r3, #4
 800d16c:	781b      	ldrb	r3, [r3, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d006      	beq.n	800d180 <find_volume+0x158>
 800d172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d174:	3308      	adds	r3, #8
 800d176:	4618      	mov	r0, r3
 800d178:	f7fe fcd4 	bl	800bb24 <ld_dword>
 800d17c:	4602      	mov	r2, r0
 800d17e:	e000      	b.n	800d182 <find_volume+0x15a>
 800d180:	2200      	movs	r2, #0
 800d182:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d184:	009b      	lsls	r3, r3, #2
 800d186:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d18a:	440b      	add	r3, r1
 800d18c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d192:	3301      	adds	r3, #1
 800d194:	643b      	str	r3, [r7, #64]	; 0x40
 800d196:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d198:	2b03      	cmp	r3, #3
 800d19a:	d9dc      	bls.n	800d156 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d19c:	2300      	movs	r3, #0
 800d19e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d1a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d002      	beq.n	800d1ac <find_volume+0x184>
 800d1a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1a8:	3b01      	subs	r3, #1
 800d1aa:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d1ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d1b4:	4413      	add	r3, r2
 800d1b6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d1ba:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d1bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d005      	beq.n	800d1ce <find_volume+0x1a6>
 800d1c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d1c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d1c6:	f7ff fed9 	bl	800cf7c <check_fs>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	e000      	b.n	800d1d0 <find_volume+0x1a8>
 800d1ce:	2303      	movs	r3, #3
 800d1d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d1d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d905      	bls.n	800d1e8 <find_volume+0x1c0>
 800d1dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1de:	3301      	adds	r3, #1
 800d1e0:	643b      	str	r3, [r7, #64]	; 0x40
 800d1e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1e4:	2b03      	cmp	r3, #3
 800d1e6:	d9e1      	bls.n	800d1ac <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d1e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1ec:	2b04      	cmp	r3, #4
 800d1ee:	d101      	bne.n	800d1f4 <find_volume+0x1cc>
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	e192      	b.n	800d51a <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d1f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1f8:	2b01      	cmp	r3, #1
 800d1fa:	d901      	bls.n	800d200 <find_volume+0x1d8>
 800d1fc:	230d      	movs	r3, #13
 800d1fe:	e18c      	b.n	800d51a <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d202:	3334      	adds	r3, #52	; 0x34
 800d204:	330b      	adds	r3, #11
 800d206:	4618      	mov	r0, r3
 800d208:	f7fe fc74 	bl	800baf4 <ld_word>
 800d20c:	4603      	mov	r3, r0
 800d20e:	461a      	mov	r2, r3
 800d210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d212:	899b      	ldrh	r3, [r3, #12]
 800d214:	429a      	cmp	r2, r3
 800d216:	d001      	beq.n	800d21c <find_volume+0x1f4>
 800d218:	230d      	movs	r3, #13
 800d21a:	e17e      	b.n	800d51a <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d21c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d21e:	3334      	adds	r3, #52	; 0x34
 800d220:	3316      	adds	r3, #22
 800d222:	4618      	mov	r0, r3
 800d224:	f7fe fc66 	bl	800baf4 <ld_word>
 800d228:	4603      	mov	r3, r0
 800d22a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d22c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d106      	bne.n	800d240 <find_volume+0x218>
 800d232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d234:	3334      	adds	r3, #52	; 0x34
 800d236:	3324      	adds	r3, #36	; 0x24
 800d238:	4618      	mov	r0, r3
 800d23a:	f7fe fc73 	bl	800bb24 <ld_dword>
 800d23e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d242:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d244:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d248:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800d24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d24e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d252:	789b      	ldrb	r3, [r3, #2]
 800d254:	2b01      	cmp	r3, #1
 800d256:	d005      	beq.n	800d264 <find_volume+0x23c>
 800d258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d25a:	789b      	ldrb	r3, [r3, #2]
 800d25c:	2b02      	cmp	r3, #2
 800d25e:	d001      	beq.n	800d264 <find_volume+0x23c>
 800d260:	230d      	movs	r3, #13
 800d262:	e15a      	b.n	800d51a <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d266:	789b      	ldrb	r3, [r3, #2]
 800d268:	461a      	mov	r2, r3
 800d26a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d26c:	fb02 f303 	mul.w	r3, r2, r3
 800d270:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d274:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d278:	b29a      	uxth	r2, r3
 800d27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d27c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d27e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d280:	895b      	ldrh	r3, [r3, #10]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d008      	beq.n	800d298 <find_volume+0x270>
 800d286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d288:	895b      	ldrh	r3, [r3, #10]
 800d28a:	461a      	mov	r2, r3
 800d28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d28e:	895b      	ldrh	r3, [r3, #10]
 800d290:	3b01      	subs	r3, #1
 800d292:	4013      	ands	r3, r2
 800d294:	2b00      	cmp	r3, #0
 800d296:	d001      	beq.n	800d29c <find_volume+0x274>
 800d298:	230d      	movs	r3, #13
 800d29a:	e13e      	b.n	800d51a <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d29c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d29e:	3334      	adds	r3, #52	; 0x34
 800d2a0:	3311      	adds	r3, #17
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f7fe fc26 	bl	800baf4 <ld_word>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d2b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2b2:	891b      	ldrh	r3, [r3, #8]
 800d2b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d2b6:	8992      	ldrh	r2, [r2, #12]
 800d2b8:	0952      	lsrs	r2, r2, #5
 800d2ba:	b292      	uxth	r2, r2
 800d2bc:	fbb3 f1f2 	udiv	r1, r3, r2
 800d2c0:	fb02 f201 	mul.w	r2, r2, r1
 800d2c4:	1a9b      	subs	r3, r3, r2
 800d2c6:	b29b      	uxth	r3, r3
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d001      	beq.n	800d2d0 <find_volume+0x2a8>
 800d2cc:	230d      	movs	r3, #13
 800d2ce:	e124      	b.n	800d51a <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d2:	3334      	adds	r3, #52	; 0x34
 800d2d4:	3313      	adds	r3, #19
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f7fe fc0c 	bl	800baf4 <ld_word>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d2e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d106      	bne.n	800d2f4 <find_volume+0x2cc>
 800d2e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2e8:	3334      	adds	r3, #52	; 0x34
 800d2ea:	3320      	adds	r3, #32
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	f7fe fc19 	bl	800bb24 <ld_dword>
 800d2f2:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2f6:	3334      	adds	r3, #52	; 0x34
 800d2f8:	330e      	adds	r3, #14
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	f7fe fbfa 	bl	800baf4 <ld_word>
 800d300:	4603      	mov	r3, r0
 800d302:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d304:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d306:	2b00      	cmp	r3, #0
 800d308:	d104      	bne.n	800d314 <find_volume+0x2ec>
 800d30a:	230d      	movs	r3, #13
 800d30c:	e105      	b.n	800d51a <find_volume+0x4f2>
 800d30e:	bf00      	nop
 800d310:	240001f0 	.word	0x240001f0

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d314:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d318:	4413      	add	r3, r2
 800d31a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d31c:	8911      	ldrh	r1, [r2, #8]
 800d31e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d320:	8992      	ldrh	r2, [r2, #12]
 800d322:	0952      	lsrs	r2, r2, #5
 800d324:	b292      	uxth	r2, r2
 800d326:	fbb1 f2f2 	udiv	r2, r1, r2
 800d32a:	b292      	uxth	r2, r2
 800d32c:	4413      	add	r3, r2
 800d32e:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d330:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d334:	429a      	cmp	r2, r3
 800d336:	d201      	bcs.n	800d33c <find_volume+0x314>
 800d338:	230d      	movs	r3, #13
 800d33a:	e0ee      	b.n	800d51a <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d33c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d33e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d340:	1ad3      	subs	r3, r2, r3
 800d342:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d344:	8952      	ldrh	r2, [r2, #10]
 800d346:	fbb3 f3f2 	udiv	r3, r3, r2
 800d34a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d34c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d101      	bne.n	800d356 <find_volume+0x32e>
 800d352:	230d      	movs	r3, #13
 800d354:	e0e1      	b.n	800d51a <find_volume+0x4f2>
		fmt = FS_FAT32;
 800d356:	2303      	movs	r3, #3
 800d358:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d35c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d35e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d362:	4293      	cmp	r3, r2
 800d364:	d802      	bhi.n	800d36c <find_volume+0x344>
 800d366:	2302      	movs	r3, #2
 800d368:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d36c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d36e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d372:	4293      	cmp	r3, r2
 800d374:	d802      	bhi.n	800d37c <find_volume+0x354>
 800d376:	2301      	movs	r3, #1
 800d378:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d37e:	1c9a      	adds	r2, r3, #2
 800d380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d382:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d386:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d388:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d38a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d38c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d38e:	441a      	add	r2, r3
 800d390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d392:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d394:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d398:	441a      	add	r2, r3
 800d39a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d39c:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800d39e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d3a2:	2b03      	cmp	r3, #3
 800d3a4:	d11e      	bne.n	800d3e4 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d3a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3a8:	3334      	adds	r3, #52	; 0x34
 800d3aa:	332a      	adds	r3, #42	; 0x2a
 800d3ac:	4618      	mov	r0, r3
 800d3ae:	f7fe fba1 	bl	800baf4 <ld_word>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d001      	beq.n	800d3bc <find_volume+0x394>
 800d3b8:	230d      	movs	r3, #13
 800d3ba:	e0ae      	b.n	800d51a <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3be:	891b      	ldrh	r3, [r3, #8]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d001      	beq.n	800d3c8 <find_volume+0x3a0>
 800d3c4:	230d      	movs	r3, #13
 800d3c6:	e0a8      	b.n	800d51a <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ca:	3334      	adds	r3, #52	; 0x34
 800d3cc:	332c      	adds	r3, #44	; 0x2c
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f7fe fba8 	bl	800bb24 <ld_dword>
 800d3d4:	4602      	mov	r2, r0
 800d3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d8:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3dc:	699b      	ldr	r3, [r3, #24]
 800d3de:	009b      	lsls	r3, r3, #2
 800d3e0:	647b      	str	r3, [r7, #68]	; 0x44
 800d3e2:	e01f      	b.n	800d424 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e6:	891b      	ldrh	r3, [r3, #8]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d101      	bne.n	800d3f0 <find_volume+0x3c8>
 800d3ec:	230d      	movs	r3, #13
 800d3ee:	e094      	b.n	800d51a <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d3f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d3f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d3f6:	441a      	add	r2, r3
 800d3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fa:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d3fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d400:	2b02      	cmp	r3, #2
 800d402:	d103      	bne.n	800d40c <find_volume+0x3e4>
 800d404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d406:	699b      	ldr	r3, [r3, #24]
 800d408:	005b      	lsls	r3, r3, #1
 800d40a:	e00a      	b.n	800d422 <find_volume+0x3fa>
 800d40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d40e:	699a      	ldr	r2, [r3, #24]
 800d410:	4613      	mov	r3, r2
 800d412:	005b      	lsls	r3, r3, #1
 800d414:	4413      	add	r3, r2
 800d416:	085a      	lsrs	r2, r3, #1
 800d418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d41a:	699b      	ldr	r3, [r3, #24]
 800d41c:	f003 0301 	and.w	r3, r3, #1
 800d420:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d422:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d426:	69da      	ldr	r2, [r3, #28]
 800d428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d42a:	899b      	ldrh	r3, [r3, #12]
 800d42c:	4619      	mov	r1, r3
 800d42e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d430:	440b      	add	r3, r1
 800d432:	3b01      	subs	r3, #1
 800d434:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d436:	8989      	ldrh	r1, [r1, #12]
 800d438:	fbb3 f3f1 	udiv	r3, r3, r1
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d201      	bcs.n	800d444 <find_volume+0x41c>
 800d440:	230d      	movs	r3, #13
 800d442:	e06a      	b.n	800d51a <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d446:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d44a:	615a      	str	r2, [r3, #20]
 800d44c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d44e:	695a      	ldr	r2, [r3, #20]
 800d450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d452:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d456:	2280      	movs	r2, #128	; 0x80
 800d458:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d45a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d45e:	2b03      	cmp	r3, #3
 800d460:	d149      	bne.n	800d4f6 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d464:	3334      	adds	r3, #52	; 0x34
 800d466:	3330      	adds	r3, #48	; 0x30
 800d468:	4618      	mov	r0, r3
 800d46a:	f7fe fb43 	bl	800baf4 <ld_word>
 800d46e:	4603      	mov	r3, r0
 800d470:	2b01      	cmp	r3, #1
 800d472:	d140      	bne.n	800d4f6 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d474:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d476:	3301      	adds	r3, #1
 800d478:	4619      	mov	r1, r3
 800d47a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d47c:	f7fe fdea 	bl	800c054 <move_window>
 800d480:	4603      	mov	r3, r0
 800d482:	2b00      	cmp	r3, #0
 800d484:	d137      	bne.n	800d4f6 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800d486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d488:	2200      	movs	r2, #0
 800d48a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d48c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d48e:	3334      	adds	r3, #52	; 0x34
 800d490:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d494:	4618      	mov	r0, r3
 800d496:	f7fe fb2d 	bl	800baf4 <ld_word>
 800d49a:	4603      	mov	r3, r0
 800d49c:	461a      	mov	r2, r3
 800d49e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d127      	bne.n	800d4f6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d4a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4a8:	3334      	adds	r3, #52	; 0x34
 800d4aa:	4618      	mov	r0, r3
 800d4ac:	f7fe fb3a 	bl	800bb24 <ld_dword>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	4b1c      	ldr	r3, [pc, #112]	; (800d524 <find_volume+0x4fc>)
 800d4b4:	429a      	cmp	r2, r3
 800d4b6:	d11e      	bne.n	800d4f6 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ba:	3334      	adds	r3, #52	; 0x34
 800d4bc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d4c0:	4618      	mov	r0, r3
 800d4c2:	f7fe fb2f 	bl	800bb24 <ld_dword>
 800d4c6:	4602      	mov	r2, r0
 800d4c8:	4b17      	ldr	r3, [pc, #92]	; (800d528 <find_volume+0x500>)
 800d4ca:	429a      	cmp	r2, r3
 800d4cc:	d113      	bne.n	800d4f6 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d4ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d0:	3334      	adds	r3, #52	; 0x34
 800d4d2:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7fe fb24 	bl	800bb24 <ld_dword>
 800d4dc:	4602      	mov	r2, r0
 800d4de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e4:	3334      	adds	r3, #52	; 0x34
 800d4e6:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7fe fb1a 	bl	800bb24 <ld_dword>
 800d4f0:	4602      	mov	r2, r0
 800d4f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d4f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f8:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d4fc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d4fe:	4b0b      	ldr	r3, [pc, #44]	; (800d52c <find_volume+0x504>)
 800d500:	881b      	ldrh	r3, [r3, #0]
 800d502:	3301      	adds	r3, #1
 800d504:	b29a      	uxth	r2, r3
 800d506:	4b09      	ldr	r3, [pc, #36]	; (800d52c <find_volume+0x504>)
 800d508:	801a      	strh	r2, [r3, #0]
 800d50a:	4b08      	ldr	r3, [pc, #32]	; (800d52c <find_volume+0x504>)
 800d50c:	881a      	ldrh	r2, [r3, #0]
 800d50e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d510:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d512:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d514:	f7fe fd36 	bl	800bf84 <clear_lock>
#endif
	return FR_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3758      	adds	r7, #88	; 0x58
 800d51e:	46bd      	mov	sp, r7
 800d520:	bd80      	pop	{r7, pc}
 800d522:	bf00      	nop
 800d524:	41615252 	.word	0x41615252
 800d528:	61417272 	.word	0x61417272
 800d52c:	240001f4 	.word	0x240001f4

0800d530 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b084      	sub	sp, #16
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d53a:	2309      	movs	r3, #9
 800d53c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d01c      	beq.n	800d57e <validate+0x4e>
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d018      	beq.n	800d57e <validate+0x4e>
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	781b      	ldrb	r3, [r3, #0]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d013      	beq.n	800d57e <validate+0x4e>
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	889a      	ldrh	r2, [r3, #4]
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	88db      	ldrh	r3, [r3, #6]
 800d560:	429a      	cmp	r2, r3
 800d562:	d10c      	bne.n	800d57e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	785b      	ldrb	r3, [r3, #1]
 800d56a:	4618      	mov	r0, r3
 800d56c:	f7fe fa24 	bl	800b9b8 <disk_status>
 800d570:	4603      	mov	r3, r0
 800d572:	f003 0301 	and.w	r3, r3, #1
 800d576:	2b00      	cmp	r3, #0
 800d578:	d101      	bne.n	800d57e <validate+0x4e>
			res = FR_OK;
 800d57a:	2300      	movs	r3, #0
 800d57c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d57e:	7bfb      	ldrb	r3, [r7, #15]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d102      	bne.n	800d58a <validate+0x5a>
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	e000      	b.n	800d58c <validate+0x5c>
 800d58a:	2300      	movs	r3, #0
 800d58c:	683a      	ldr	r2, [r7, #0]
 800d58e:	6013      	str	r3, [r2, #0]
	return res;
 800d590:	7bfb      	ldrb	r3, [r7, #15]
}
 800d592:	4618      	mov	r0, r3
 800d594:	3710      	adds	r7, #16
 800d596:	46bd      	mov	sp, r7
 800d598:	bd80      	pop	{r7, pc}
	...

0800d59c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b088      	sub	sp, #32
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	60f8      	str	r0, [r7, #12]
 800d5a4:	60b9      	str	r1, [r7, #8]
 800d5a6:	4613      	mov	r3, r2
 800d5a8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d5ae:	f107 0310 	add.w	r3, r7, #16
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f7ff fc9e 	bl	800cef4 <get_ldnumber>
 800d5b8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d5ba:	69fb      	ldr	r3, [r7, #28]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	da01      	bge.n	800d5c4 <f_mount+0x28>
 800d5c0:	230b      	movs	r3, #11
 800d5c2:	e02b      	b.n	800d61c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d5c4:	4a17      	ldr	r2, [pc, #92]	; (800d624 <f_mount+0x88>)
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5cc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d5ce:	69bb      	ldr	r3, [r7, #24]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d005      	beq.n	800d5e0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d5d4:	69b8      	ldr	r0, [r7, #24]
 800d5d6:	f7fe fcd5 	bl	800bf84 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d002      	beq.n	800d5ec <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d5ec:	68fa      	ldr	r2, [r7, #12]
 800d5ee:	490d      	ldr	r1, [pc, #52]	; (800d624 <f_mount+0x88>)
 800d5f0:	69fb      	ldr	r3, [r7, #28]
 800d5f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d002      	beq.n	800d602 <f_mount+0x66>
 800d5fc:	79fb      	ldrb	r3, [r7, #7]
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	d001      	beq.n	800d606 <f_mount+0x6a>
 800d602:	2300      	movs	r3, #0
 800d604:	e00a      	b.n	800d61c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d606:	f107 010c 	add.w	r1, r7, #12
 800d60a:	f107 0308 	add.w	r3, r7, #8
 800d60e:	2200      	movs	r2, #0
 800d610:	4618      	mov	r0, r3
 800d612:	f7ff fd09 	bl	800d028 <find_volume>
 800d616:	4603      	mov	r3, r0
 800d618:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d61a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d61c:	4618      	mov	r0, r3
 800d61e:	3720      	adds	r7, #32
 800d620:	46bd      	mov	sp, r7
 800d622:	bd80      	pop	{r7, pc}
 800d624:	240001f0 	.word	0x240001f0

0800d628 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b098      	sub	sp, #96	; 0x60
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	4613      	mov	r3, r2
 800d634:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d101      	bne.n	800d640 <f_open+0x18>
 800d63c:	2309      	movs	r3, #9
 800d63e:	e1bb      	b.n	800d9b8 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d640:	79fb      	ldrb	r3, [r7, #7]
 800d642:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d646:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d648:	79fa      	ldrb	r2, [r7, #7]
 800d64a:	f107 0110 	add.w	r1, r7, #16
 800d64e:	f107 0308 	add.w	r3, r7, #8
 800d652:	4618      	mov	r0, r3
 800d654:	f7ff fce8 	bl	800d028 <find_volume>
 800d658:	4603      	mov	r3, r0
 800d65a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d65e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d662:	2b00      	cmp	r3, #0
 800d664:	f040 819f 	bne.w	800d9a6 <f_open+0x37e>
		dj.obj.fs = fs;
 800d668:	693b      	ldr	r3, [r7, #16]
 800d66a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d66c:	68ba      	ldr	r2, [r7, #8]
 800d66e:	f107 0314 	add.w	r3, r7, #20
 800d672:	4611      	mov	r1, r2
 800d674:	4618      	mov	r0, r3
 800d676:	f7ff fbc7 	bl	800ce08 <follow_path>
 800d67a:	4603      	mov	r3, r0
 800d67c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d680:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d684:	2b00      	cmp	r3, #0
 800d686:	d11a      	bne.n	800d6be <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d688:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d68c:	b25b      	sxtb	r3, r3
 800d68e:	2b00      	cmp	r3, #0
 800d690:	da03      	bge.n	800d69a <f_open+0x72>
				res = FR_INVALID_NAME;
 800d692:	2306      	movs	r3, #6
 800d694:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d698:	e011      	b.n	800d6be <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d69a:	79fb      	ldrb	r3, [r7, #7]
 800d69c:	f023 0301 	bic.w	r3, r3, #1
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	bf14      	ite	ne
 800d6a4:	2301      	movne	r3, #1
 800d6a6:	2300      	moveq	r3, #0
 800d6a8:	b2db      	uxtb	r3, r3
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	f107 0314 	add.w	r3, r7, #20
 800d6b0:	4611      	mov	r1, r2
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f7fe fb1e 	bl	800bcf4 <chk_lock>
 800d6b8:	4603      	mov	r3, r0
 800d6ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d6be:	79fb      	ldrb	r3, [r7, #7]
 800d6c0:	f003 031c 	and.w	r3, r3, #28
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d07f      	beq.n	800d7c8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d6c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d017      	beq.n	800d700 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d6d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6d4:	2b04      	cmp	r3, #4
 800d6d6:	d10e      	bne.n	800d6f6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d6d8:	f7fe fb68 	bl	800bdac <enq_lock>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d006      	beq.n	800d6f0 <f_open+0xc8>
 800d6e2:	f107 0314 	add.w	r3, r7, #20
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7ff fac7 	bl	800cc7a <dir_register>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	e000      	b.n	800d6f2 <f_open+0xca>
 800d6f0:	2312      	movs	r3, #18
 800d6f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d6f6:	79fb      	ldrb	r3, [r7, #7]
 800d6f8:	f043 0308 	orr.w	r3, r3, #8
 800d6fc:	71fb      	strb	r3, [r7, #7]
 800d6fe:	e010      	b.n	800d722 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d700:	7ebb      	ldrb	r3, [r7, #26]
 800d702:	f003 0311 	and.w	r3, r3, #17
 800d706:	2b00      	cmp	r3, #0
 800d708:	d003      	beq.n	800d712 <f_open+0xea>
					res = FR_DENIED;
 800d70a:	2307      	movs	r3, #7
 800d70c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d710:	e007      	b.n	800d722 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d712:	79fb      	ldrb	r3, [r7, #7]
 800d714:	f003 0304 	and.w	r3, r3, #4
 800d718:	2b00      	cmp	r3, #0
 800d71a:	d002      	beq.n	800d722 <f_open+0xfa>
 800d71c:	2308      	movs	r3, #8
 800d71e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d722:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d726:	2b00      	cmp	r3, #0
 800d728:	d168      	bne.n	800d7fc <f_open+0x1d4>
 800d72a:	79fb      	ldrb	r3, [r7, #7]
 800d72c:	f003 0308 	and.w	r3, r3, #8
 800d730:	2b00      	cmp	r3, #0
 800d732:	d063      	beq.n	800d7fc <f_open+0x1d4>
				dw = GET_FATTIME();
 800d734:	f7fb fa58 	bl	8008be8 <get_fattime>
 800d738:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d73a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d73c:	330e      	adds	r3, #14
 800d73e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d740:	4618      	mov	r0, r3
 800d742:	f7fe fa2d 	bl	800bba0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d748:	3316      	adds	r3, #22
 800d74a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d74c:	4618      	mov	r0, r3
 800d74e:	f7fe fa27 	bl	800bba0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d754:	330b      	adds	r3, #11
 800d756:	2220      	movs	r2, #32
 800d758:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d75a:	693b      	ldr	r3, [r7, #16]
 800d75c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d75e:	4611      	mov	r1, r2
 800d760:	4618      	mov	r0, r3
 800d762:	f7ff f9f6 	bl	800cb52 <ld_clust>
 800d766:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d768:	693b      	ldr	r3, [r7, #16]
 800d76a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d76c:	2200      	movs	r2, #0
 800d76e:	4618      	mov	r0, r3
 800d770:	f7ff fa0e 	bl	800cb90 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d776:	331c      	adds	r3, #28
 800d778:	2100      	movs	r1, #0
 800d77a:	4618      	mov	r0, r3
 800d77c:	f7fe fa10 	bl	800bba0 <st_dword>
					fs->wflag = 1;
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	2201      	movs	r2, #1
 800d784:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d037      	beq.n	800d7fc <f_open+0x1d4>
						dw = fs->winsect;
 800d78c:	693b      	ldr	r3, [r7, #16]
 800d78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d790:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d792:	f107 0314 	add.w	r3, r7, #20
 800d796:	2200      	movs	r2, #0
 800d798:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d79a:	4618      	mov	r0, r3
 800d79c:	f7fe fefe 	bl	800c59c <remove_chain>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800d7a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d126      	bne.n	800d7fc <f_open+0x1d4>
							res = move_window(fs, dw);
 800d7ae:	693b      	ldr	r3, [r7, #16]
 800d7b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	f7fe fc4e 	bl	800c054 <move_window>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d7c2:	3a01      	subs	r2, #1
 800d7c4:	611a      	str	r2, [r3, #16]
 800d7c6:	e019      	b.n	800d7fc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d7c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d115      	bne.n	800d7fc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d7d0:	7ebb      	ldrb	r3, [r7, #26]
 800d7d2:	f003 0310 	and.w	r3, r3, #16
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d003      	beq.n	800d7e2 <f_open+0x1ba>
					res = FR_NO_FILE;
 800d7da:	2304      	movs	r3, #4
 800d7dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d7e0:	e00c      	b.n	800d7fc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d7e2:	79fb      	ldrb	r3, [r7, #7]
 800d7e4:	f003 0302 	and.w	r3, r3, #2
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d007      	beq.n	800d7fc <f_open+0x1d4>
 800d7ec:	7ebb      	ldrb	r3, [r7, #26]
 800d7ee:	f003 0301 	and.w	r3, r3, #1
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d002      	beq.n	800d7fc <f_open+0x1d4>
						res = FR_DENIED;
 800d7f6:	2307      	movs	r3, #7
 800d7f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d7fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d800:	2b00      	cmp	r3, #0
 800d802:	d128      	bne.n	800d856 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d804:	79fb      	ldrb	r3, [r7, #7]
 800d806:	f003 0308 	and.w	r3, r3, #8
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d003      	beq.n	800d816 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800d80e:	79fb      	ldrb	r3, [r7, #7]
 800d810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d814:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d816:	693b      	ldr	r3, [r7, #16]
 800d818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d81e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d824:	79fb      	ldrb	r3, [r7, #7]
 800d826:	f023 0301 	bic.w	r3, r3, #1
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	bf14      	ite	ne
 800d82e:	2301      	movne	r3, #1
 800d830:	2300      	moveq	r3, #0
 800d832:	b2db      	uxtb	r3, r3
 800d834:	461a      	mov	r2, r3
 800d836:	f107 0314 	add.w	r3, r7, #20
 800d83a:	4611      	mov	r1, r2
 800d83c:	4618      	mov	r0, r3
 800d83e:	f7fe fad7 	bl	800bdf0 <inc_lock>
 800d842:	4602      	mov	r2, r0
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	691b      	ldr	r3, [r3, #16]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d102      	bne.n	800d856 <f_open+0x22e>
 800d850:	2302      	movs	r3, #2
 800d852:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d856:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	f040 80a3 	bne.w	800d9a6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d860:	693b      	ldr	r3, [r7, #16]
 800d862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d864:	4611      	mov	r1, r2
 800d866:	4618      	mov	r0, r3
 800d868:	f7ff f973 	bl	800cb52 <ld_clust>
 800d86c:	4602      	mov	r2, r0
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d874:	331c      	adds	r3, #28
 800d876:	4618      	mov	r0, r3
 800d878:	f7fe f954 	bl	800bb24 <ld_dword>
 800d87c:	4602      	mov	r2, r0
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d888:	693a      	ldr	r2, [r7, #16]
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	88da      	ldrh	r2, [r3, #6]
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	79fa      	ldrb	r2, [r7, #7]
 800d89a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2200      	movs	r2, #0
 800d8a6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	3330      	adds	r3, #48	; 0x30
 800d8b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d8b6:	2100      	movs	r1, #0
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f7fe f9be 	bl	800bc3a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d8be:	79fb      	ldrb	r3, [r7, #7]
 800d8c0:	f003 0320 	and.w	r3, r3, #32
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d06e      	beq.n	800d9a6 <f_open+0x37e>
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	68db      	ldr	r3, [r3, #12]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d06a      	beq.n	800d9a6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	68da      	ldr	r2, [r3, #12]
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d8d8:	693b      	ldr	r3, [r7, #16]
 800d8da:	895b      	ldrh	r3, [r3, #10]
 800d8dc:	461a      	mov	r2, r3
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	899b      	ldrh	r3, [r3, #12]
 800d8e2:	fb03 f302 	mul.w	r3, r3, r2
 800d8e6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	689b      	ldr	r3, [r3, #8]
 800d8ec:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	68db      	ldr	r3, [r3, #12]
 800d8f2:	657b      	str	r3, [r7, #84]	; 0x54
 800d8f4:	e016      	b.n	800d924 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7fe fc67 	bl	800c1ce <get_fat>
 800d900:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d902:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d904:	2b01      	cmp	r3, #1
 800d906:	d802      	bhi.n	800d90e <f_open+0x2e6>
 800d908:	2302      	movs	r3, #2
 800d90a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d90e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d910:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d914:	d102      	bne.n	800d91c <f_open+0x2f4>
 800d916:	2301      	movs	r3, #1
 800d918:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d91c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d91e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d920:	1ad3      	subs	r3, r2, r3
 800d922:	657b      	str	r3, [r7, #84]	; 0x54
 800d924:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d103      	bne.n	800d934 <f_open+0x30c>
 800d92c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d92e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d930:	429a      	cmp	r2, r3
 800d932:	d8e0      	bhi.n	800d8f6 <f_open+0x2ce>
				}
				fp->clust = clst;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d938:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d93a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d131      	bne.n	800d9a6 <f_open+0x37e>
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	899b      	ldrh	r3, [r3, #12]
 800d946:	461a      	mov	r2, r3
 800d948:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d94a:	fbb3 f1f2 	udiv	r1, r3, r2
 800d94e:	fb02 f201 	mul.w	r2, r2, r1
 800d952:	1a9b      	subs	r3, r3, r2
 800d954:	2b00      	cmp	r3, #0
 800d956:	d026      	beq.n	800d9a6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d958:	693b      	ldr	r3, [r7, #16]
 800d95a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d95c:	4618      	mov	r0, r3
 800d95e:	f7fe fc17 	bl	800c190 <clust2sect>
 800d962:	6478      	str	r0, [r7, #68]	; 0x44
 800d964:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d966:	2b00      	cmp	r3, #0
 800d968:	d103      	bne.n	800d972 <f_open+0x34a>
						res = FR_INT_ERR;
 800d96a:	2302      	movs	r3, #2
 800d96c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d970:	e019      	b.n	800d9a6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d972:	693b      	ldr	r3, [r7, #16]
 800d974:	899b      	ldrh	r3, [r3, #12]
 800d976:	461a      	mov	r2, r3
 800d978:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d97a:	fbb3 f2f2 	udiv	r2, r3, r2
 800d97e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d980:	441a      	add	r2, r3
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d986:	693b      	ldr	r3, [r7, #16]
 800d988:	7858      	ldrb	r0, [r3, #1]
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	6a1a      	ldr	r2, [r3, #32]
 800d994:	2301      	movs	r3, #1
 800d996:	f7fe f84f 	bl	800ba38 <disk_read>
 800d99a:	4603      	mov	r3, r0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d002      	beq.n	800d9a6 <f_open+0x37e>
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d9a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d002      	beq.n	800d9b4 <f_open+0x38c>
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d9b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3760      	adds	r7, #96	; 0x60
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}

0800d9c0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b08c      	sub	sp, #48	; 0x30
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	60b9      	str	r1, [r7, #8]
 800d9ca:	607a      	str	r2, [r7, #4]
 800d9cc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d9d2:	683b      	ldr	r3, [r7, #0]
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	f107 0210 	add.w	r2, r7, #16
 800d9de:	4611      	mov	r1, r2
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	f7ff fda5 	bl	800d530 <validate>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d9ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d107      	bne.n	800da04 <f_write+0x44>
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	7d5b      	ldrb	r3, [r3, #21]
 800d9f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d9fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da00:	2b00      	cmp	r3, #0
 800da02:	d002      	beq.n	800da0a <f_write+0x4a>
 800da04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800da08:	e16a      	b.n	800dce0 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	7d1b      	ldrb	r3, [r3, #20]
 800da0e:	f003 0302 	and.w	r3, r3, #2
 800da12:	2b00      	cmp	r3, #0
 800da14:	d101      	bne.n	800da1a <f_write+0x5a>
 800da16:	2307      	movs	r3, #7
 800da18:	e162      	b.n	800dce0 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	699a      	ldr	r2, [r3, #24]
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	441a      	add	r2, r3
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	699b      	ldr	r3, [r3, #24]
 800da26:	429a      	cmp	r2, r3
 800da28:	f080 814c 	bcs.w	800dcc4 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	699b      	ldr	r3, [r3, #24]
 800da30:	43db      	mvns	r3, r3
 800da32:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800da34:	e146      	b.n	800dcc4 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	699b      	ldr	r3, [r3, #24]
 800da3a:	693a      	ldr	r2, [r7, #16]
 800da3c:	8992      	ldrh	r2, [r2, #12]
 800da3e:	fbb3 f1f2 	udiv	r1, r3, r2
 800da42:	fb02 f201 	mul.w	r2, r2, r1
 800da46:	1a9b      	subs	r3, r3, r2
 800da48:	2b00      	cmp	r3, #0
 800da4a:	f040 80f1 	bne.w	800dc30 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	699b      	ldr	r3, [r3, #24]
 800da52:	693a      	ldr	r2, [r7, #16]
 800da54:	8992      	ldrh	r2, [r2, #12]
 800da56:	fbb3 f3f2 	udiv	r3, r3, r2
 800da5a:	693a      	ldr	r2, [r7, #16]
 800da5c:	8952      	ldrh	r2, [r2, #10]
 800da5e:	3a01      	subs	r2, #1
 800da60:	4013      	ands	r3, r2
 800da62:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800da64:	69bb      	ldr	r3, [r7, #24]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d143      	bne.n	800daf2 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	699b      	ldr	r3, [r3, #24]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d10c      	bne.n	800da8c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	689b      	ldr	r3, [r3, #8]
 800da76:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800da78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d11a      	bne.n	800dab4 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2100      	movs	r1, #0
 800da82:	4618      	mov	r0, r3
 800da84:	f7fe fdef 	bl	800c666 <create_chain>
 800da88:	62b8      	str	r0, [r7, #40]	; 0x28
 800da8a:	e013      	b.n	800dab4 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da90:	2b00      	cmp	r3, #0
 800da92:	d007      	beq.n	800daa4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	699b      	ldr	r3, [r3, #24]
 800da98:	4619      	mov	r1, r3
 800da9a:	68f8      	ldr	r0, [r7, #12]
 800da9c:	f7fe fe7b 	bl	800c796 <clmt_clust>
 800daa0:	62b8      	str	r0, [r7, #40]	; 0x28
 800daa2:	e007      	b.n	800dab4 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800daa4:	68fa      	ldr	r2, [r7, #12]
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	69db      	ldr	r3, [r3, #28]
 800daaa:	4619      	mov	r1, r3
 800daac:	4610      	mov	r0, r2
 800daae:	f7fe fdda 	bl	800c666 <create_chain>
 800dab2:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	f000 8109 	beq.w	800dcce <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dabc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dabe:	2b01      	cmp	r3, #1
 800dac0:	d104      	bne.n	800dacc <f_write+0x10c>
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	2202      	movs	r2, #2
 800dac6:	755a      	strb	r2, [r3, #21]
 800dac8:	2302      	movs	r3, #2
 800daca:	e109      	b.n	800dce0 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dacc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dace:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dad2:	d104      	bne.n	800dade <f_write+0x11e>
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2201      	movs	r2, #1
 800dad8:	755a      	strb	r2, [r3, #21]
 800dada:	2301      	movs	r3, #1
 800dadc:	e100      	b.n	800dce0 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dae2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d102      	bne.n	800daf2 <f_write+0x132>
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800daf0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	7d1b      	ldrb	r3, [r3, #20]
 800daf6:	b25b      	sxtb	r3, r3
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	da18      	bge.n	800db2e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dafc:	693b      	ldr	r3, [r7, #16]
 800dafe:	7858      	ldrb	r0, [r3, #1]
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	6a1a      	ldr	r2, [r3, #32]
 800db0a:	2301      	movs	r3, #1
 800db0c:	f7fd ffb4 	bl	800ba78 <disk_write>
 800db10:	4603      	mov	r3, r0
 800db12:	2b00      	cmp	r3, #0
 800db14:	d004      	beq.n	800db20 <f_write+0x160>
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	2201      	movs	r2, #1
 800db1a:	755a      	strb	r2, [r3, #21]
 800db1c:	2301      	movs	r3, #1
 800db1e:	e0df      	b.n	800dce0 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	7d1b      	ldrb	r3, [r3, #20]
 800db24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db28:	b2da      	uxtb	r2, r3
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800db2e:	693a      	ldr	r2, [r7, #16]
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	69db      	ldr	r3, [r3, #28]
 800db34:	4619      	mov	r1, r3
 800db36:	4610      	mov	r0, r2
 800db38:	f7fe fb2a 	bl	800c190 <clust2sect>
 800db3c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800db3e:	697b      	ldr	r3, [r7, #20]
 800db40:	2b00      	cmp	r3, #0
 800db42:	d104      	bne.n	800db4e <f_write+0x18e>
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2202      	movs	r2, #2
 800db48:	755a      	strb	r2, [r3, #21]
 800db4a:	2302      	movs	r3, #2
 800db4c:	e0c8      	b.n	800dce0 <f_write+0x320>
			sect += csect;
 800db4e:	697a      	ldr	r2, [r7, #20]
 800db50:	69bb      	ldr	r3, [r7, #24]
 800db52:	4413      	add	r3, r2
 800db54:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800db56:	693b      	ldr	r3, [r7, #16]
 800db58:	899b      	ldrh	r3, [r3, #12]
 800db5a:	461a      	mov	r2, r3
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	fbb3 f3f2 	udiv	r3, r3, r2
 800db62:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800db64:	6a3b      	ldr	r3, [r7, #32]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d043      	beq.n	800dbf2 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800db6a:	69ba      	ldr	r2, [r7, #24]
 800db6c:	6a3b      	ldr	r3, [r7, #32]
 800db6e:	4413      	add	r3, r2
 800db70:	693a      	ldr	r2, [r7, #16]
 800db72:	8952      	ldrh	r2, [r2, #10]
 800db74:	4293      	cmp	r3, r2
 800db76:	d905      	bls.n	800db84 <f_write+0x1c4>
					cc = fs->csize - csect;
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	895b      	ldrh	r3, [r3, #10]
 800db7c:	461a      	mov	r2, r3
 800db7e:	69bb      	ldr	r3, [r7, #24]
 800db80:	1ad3      	subs	r3, r2, r3
 800db82:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800db84:	693b      	ldr	r3, [r7, #16]
 800db86:	7858      	ldrb	r0, [r3, #1]
 800db88:	6a3b      	ldr	r3, [r7, #32]
 800db8a:	697a      	ldr	r2, [r7, #20]
 800db8c:	69f9      	ldr	r1, [r7, #28]
 800db8e:	f7fd ff73 	bl	800ba78 <disk_write>
 800db92:	4603      	mov	r3, r0
 800db94:	2b00      	cmp	r3, #0
 800db96:	d004      	beq.n	800dba2 <f_write+0x1e2>
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	2201      	movs	r2, #1
 800db9c:	755a      	strb	r2, [r3, #21]
 800db9e:	2301      	movs	r3, #1
 800dba0:	e09e      	b.n	800dce0 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	6a1a      	ldr	r2, [r3, #32]
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	1ad3      	subs	r3, r2, r3
 800dbaa:	6a3a      	ldr	r2, [r7, #32]
 800dbac:	429a      	cmp	r2, r3
 800dbae:	d918      	bls.n	800dbe2 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	6a1a      	ldr	r2, [r3, #32]
 800dbba:	697b      	ldr	r3, [r7, #20]
 800dbbc:	1ad3      	subs	r3, r2, r3
 800dbbe:	693a      	ldr	r2, [r7, #16]
 800dbc0:	8992      	ldrh	r2, [r2, #12]
 800dbc2:	fb02 f303 	mul.w	r3, r2, r3
 800dbc6:	69fa      	ldr	r2, [r7, #28]
 800dbc8:	18d1      	adds	r1, r2, r3
 800dbca:	693b      	ldr	r3, [r7, #16]
 800dbcc:	899b      	ldrh	r3, [r3, #12]
 800dbce:	461a      	mov	r2, r3
 800dbd0:	f7fe f812 	bl	800bbf8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	7d1b      	ldrb	r3, [r3, #20]
 800dbd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbdc:	b2da      	uxtb	r2, r3
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800dbe2:	693b      	ldr	r3, [r7, #16]
 800dbe4:	899b      	ldrh	r3, [r3, #12]
 800dbe6:	461a      	mov	r2, r3
 800dbe8:	6a3b      	ldr	r3, [r7, #32]
 800dbea:	fb02 f303 	mul.w	r3, r2, r3
 800dbee:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800dbf0:	e04b      	b.n	800dc8a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	6a1b      	ldr	r3, [r3, #32]
 800dbf6:	697a      	ldr	r2, [r7, #20]
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d016      	beq.n	800dc2a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	699a      	ldr	r2, [r3, #24]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d210      	bcs.n	800dc2a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	7858      	ldrb	r0, [r3, #1]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc12:	2301      	movs	r3, #1
 800dc14:	697a      	ldr	r2, [r7, #20]
 800dc16:	f7fd ff0f 	bl	800ba38 <disk_read>
 800dc1a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d004      	beq.n	800dc2a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	2201      	movs	r2, #1
 800dc24:	755a      	strb	r2, [r3, #21]
 800dc26:	2301      	movs	r3, #1
 800dc28:	e05a      	b.n	800dce0 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	697a      	ldr	r2, [r7, #20]
 800dc2e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	899b      	ldrh	r3, [r3, #12]
 800dc34:	4618      	mov	r0, r3
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	699b      	ldr	r3, [r3, #24]
 800dc3a:	693a      	ldr	r2, [r7, #16]
 800dc3c:	8992      	ldrh	r2, [r2, #12]
 800dc3e:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc42:	fb02 f201 	mul.w	r2, r2, r1
 800dc46:	1a9b      	subs	r3, r3, r2
 800dc48:	1ac3      	subs	r3, r0, r3
 800dc4a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800dc4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	429a      	cmp	r2, r3
 800dc52:	d901      	bls.n	800dc58 <f_write+0x298>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	699b      	ldr	r3, [r3, #24]
 800dc62:	693a      	ldr	r2, [r7, #16]
 800dc64:	8992      	ldrh	r2, [r2, #12]
 800dc66:	fbb3 f0f2 	udiv	r0, r3, r2
 800dc6a:	fb02 f200 	mul.w	r2, r2, r0
 800dc6e:	1a9b      	subs	r3, r3, r2
 800dc70:	440b      	add	r3, r1
 800dc72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc74:	69f9      	ldr	r1, [r7, #28]
 800dc76:	4618      	mov	r0, r3
 800dc78:	f7fd ffbe 	bl	800bbf8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	7d1b      	ldrb	r3, [r3, #20]
 800dc80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dc84:	b2da      	uxtb	r2, r3
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800dc8a:	69fa      	ldr	r2, [r7, #28]
 800dc8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc8e:	4413      	add	r3, r2
 800dc90:	61fb      	str	r3, [r7, #28]
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	699a      	ldr	r2, [r3, #24]
 800dc96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc98:	441a      	add	r2, r3
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	619a      	str	r2, [r3, #24]
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	68da      	ldr	r2, [r3, #12]
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	699b      	ldr	r3, [r3, #24]
 800dca6:	429a      	cmp	r2, r3
 800dca8:	bf38      	it	cc
 800dcaa:	461a      	movcc	r2, r3
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	60da      	str	r2, [r3, #12]
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	681a      	ldr	r2, [r3, #0]
 800dcb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb6:	441a      	add	r2, r3
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	601a      	str	r2, [r3, #0]
 800dcbc:	687a      	ldr	r2, [r7, #4]
 800dcbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcc0:	1ad3      	subs	r3, r2, r3
 800dcc2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	f47f aeb5 	bne.w	800da36 <f_write+0x76>
 800dccc:	e000      	b.n	800dcd0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dcce:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	7d1b      	ldrb	r3, [r3, #20]
 800dcd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcd8:	b2da      	uxtb	r2, r3
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800dcde:	2300      	movs	r3, #0
}
 800dce0:	4618      	mov	r0, r3
 800dce2:	3730      	adds	r7, #48	; 0x30
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}

0800dce8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b086      	sub	sp, #24
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f107 0208 	add.w	r2, r7, #8
 800dcf6:	4611      	mov	r1, r2
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	f7ff fc19 	bl	800d530 <validate>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dd02:	7dfb      	ldrb	r3, [r7, #23]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d168      	bne.n	800ddda <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	7d1b      	ldrb	r3, [r3, #20]
 800dd0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d062      	beq.n	800ddda <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	7d1b      	ldrb	r3, [r3, #20]
 800dd18:	b25b      	sxtb	r3, r3
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	da15      	bge.n	800dd4a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800dd1e:	68bb      	ldr	r3, [r7, #8]
 800dd20:	7858      	ldrb	r0, [r3, #1]
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	6a1a      	ldr	r2, [r3, #32]
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	f7fd fea3 	bl	800ba78 <disk_write>
 800dd32:	4603      	mov	r3, r0
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d001      	beq.n	800dd3c <f_sync+0x54>
 800dd38:	2301      	movs	r3, #1
 800dd3a:	e04f      	b.n	800dddc <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	7d1b      	ldrb	r3, [r3, #20]
 800dd40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd44:	b2da      	uxtb	r2, r3
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dd4a:	f7fa ff4d 	bl	8008be8 <get_fattime>
 800dd4e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dd50:	68ba      	ldr	r2, [r7, #8]
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd56:	4619      	mov	r1, r3
 800dd58:	4610      	mov	r0, r2
 800dd5a:	f7fe f97b 	bl	800c054 <move_window>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800dd62:	7dfb      	ldrb	r3, [r7, #23]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d138      	bne.n	800ddda <f_sync+0xf2>
					dir = fp->dir_ptr;
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd6c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	330b      	adds	r3, #11
 800dd72:	781a      	ldrb	r2, [r3, #0]
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	330b      	adds	r3, #11
 800dd78:	f042 0220 	orr.w	r2, r2, #32
 800dd7c:	b2d2      	uxtb	r2, r2
 800dd7e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	6818      	ldr	r0, [r3, #0]
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	689b      	ldr	r3, [r3, #8]
 800dd88:	461a      	mov	r2, r3
 800dd8a:	68f9      	ldr	r1, [r7, #12]
 800dd8c:	f7fe ff00 	bl	800cb90 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	f103 021c 	add.w	r2, r3, #28
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	68db      	ldr	r3, [r3, #12]
 800dd9a:	4619      	mov	r1, r3
 800dd9c:	4610      	mov	r0, r2
 800dd9e:	f7fd feff 	bl	800bba0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	3316      	adds	r3, #22
 800dda6:	6939      	ldr	r1, [r7, #16]
 800dda8:	4618      	mov	r0, r3
 800ddaa:	f7fd fef9 	bl	800bba0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	3312      	adds	r3, #18
 800ddb2:	2100      	movs	r1, #0
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	f7fd fed8 	bl	800bb6a <st_word>
					fs->wflag = 1;
 800ddba:	68bb      	ldr	r3, [r7, #8]
 800ddbc:	2201      	movs	r2, #1
 800ddbe:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ddc0:	68bb      	ldr	r3, [r7, #8]
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f7fe f974 	bl	800c0b0 <sync_fs>
 800ddc8:	4603      	mov	r3, r0
 800ddca:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	7d1b      	ldrb	r3, [r3, #20]
 800ddd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddd4:	b2da      	uxtb	r2, r3
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ddda:	7dfb      	ldrb	r3, [r7, #23]
}
 800dddc:	4618      	mov	r0, r3
 800ddde:	3718      	adds	r7, #24
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}

0800dde4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b084      	sub	sp, #16
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f7ff ff7b 	bl	800dce8 <f_sync>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ddf6:	7bfb      	ldrb	r3, [r7, #15]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d118      	bne.n	800de2e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f107 0208 	add.w	r2, r7, #8
 800de02:	4611      	mov	r1, r2
 800de04:	4618      	mov	r0, r3
 800de06:	f7ff fb93 	bl	800d530 <validate>
 800de0a:	4603      	mov	r3, r0
 800de0c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800de0e:	7bfb      	ldrb	r3, [r7, #15]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d10c      	bne.n	800de2e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	691b      	ldr	r3, [r3, #16]
 800de18:	4618      	mov	r0, r3
 800de1a:	f7fe f877 	bl	800bf0c <dec_lock>
 800de1e:	4603      	mov	r3, r0
 800de20:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800de22:	7bfb      	ldrb	r3, [r7, #15]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d102      	bne.n	800de2e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2200      	movs	r2, #0
 800de2c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800de2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800de30:	4618      	mov	r0, r3
 800de32:	3710      	adds	r7, #16
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}

0800de38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800de38:	b480      	push	{r7}
 800de3a:	b087      	sub	sp, #28
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	60f8      	str	r0, [r7, #12]
 800de40:	60b9      	str	r1, [r7, #8]
 800de42:	4613      	mov	r3, r2
 800de44:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800de46:	2301      	movs	r3, #1
 800de48:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800de4a:	2300      	movs	r3, #0
 800de4c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800de4e:	4b1f      	ldr	r3, [pc, #124]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de50:	7a5b      	ldrb	r3, [r3, #9]
 800de52:	b2db      	uxtb	r3, r3
 800de54:	2b00      	cmp	r3, #0
 800de56:	d131      	bne.n	800debc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800de58:	4b1c      	ldr	r3, [pc, #112]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de5a:	7a5b      	ldrb	r3, [r3, #9]
 800de5c:	b2db      	uxtb	r3, r3
 800de5e:	461a      	mov	r2, r3
 800de60:	4b1a      	ldr	r3, [pc, #104]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de62:	2100      	movs	r1, #0
 800de64:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800de66:	4b19      	ldr	r3, [pc, #100]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de68:	7a5b      	ldrb	r3, [r3, #9]
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	4a17      	ldr	r2, [pc, #92]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de6e:	009b      	lsls	r3, r3, #2
 800de70:	4413      	add	r3, r2
 800de72:	68fa      	ldr	r2, [r7, #12]
 800de74:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800de76:	4b15      	ldr	r3, [pc, #84]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de78:	7a5b      	ldrb	r3, [r3, #9]
 800de7a:	b2db      	uxtb	r3, r3
 800de7c:	461a      	mov	r2, r3
 800de7e:	4b13      	ldr	r3, [pc, #76]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de80:	4413      	add	r3, r2
 800de82:	79fa      	ldrb	r2, [r7, #7]
 800de84:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800de86:	4b11      	ldr	r3, [pc, #68]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de88:	7a5b      	ldrb	r3, [r3, #9]
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	1c5a      	adds	r2, r3, #1
 800de8e:	b2d1      	uxtb	r1, r2
 800de90:	4a0e      	ldr	r2, [pc, #56]	; (800decc <FATFS_LinkDriverEx+0x94>)
 800de92:	7251      	strb	r1, [r2, #9]
 800de94:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800de96:	7dbb      	ldrb	r3, [r7, #22]
 800de98:	3330      	adds	r3, #48	; 0x30
 800de9a:	b2da      	uxtb	r2, r3
 800de9c:	68bb      	ldr	r3, [r7, #8]
 800de9e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800dea0:	68bb      	ldr	r3, [r7, #8]
 800dea2:	3301      	adds	r3, #1
 800dea4:	223a      	movs	r2, #58	; 0x3a
 800dea6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	3302      	adds	r3, #2
 800deac:	222f      	movs	r2, #47	; 0x2f
 800deae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	3303      	adds	r3, #3
 800deb4:	2200      	movs	r2, #0
 800deb6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800deb8:	2300      	movs	r3, #0
 800deba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800debc:	7dfb      	ldrb	r3, [r7, #23]
}
 800debe:	4618      	mov	r0, r3
 800dec0:	371c      	adds	r7, #28
 800dec2:	46bd      	mov	sp, r7
 800dec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec8:	4770      	bx	lr
 800deca:	bf00      	nop
 800decc:	24000218 	.word	0x24000218

0800ded0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b082      	sub	sp, #8
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
 800ded8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800deda:	2200      	movs	r2, #0
 800dedc:	6839      	ldr	r1, [r7, #0]
 800dede:	6878      	ldr	r0, [r7, #4]
 800dee0:	f7ff ffaa 	bl	800de38 <FATFS_LinkDriverEx>
 800dee4:	4603      	mov	r3, r0
}
 800dee6:	4618      	mov	r0, r3
 800dee8:	3708      	adds	r7, #8
 800deea:	46bd      	mov	sp, r7
 800deec:	bd80      	pop	{r7, pc}
	...

0800def0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800def0:	b580      	push	{r7, lr}
 800def2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800def4:	2200      	movs	r2, #0
 800def6:	4913      	ldr	r1, [pc, #76]	; (800df44 <MX_USB_DEVICE_Init+0x54>)
 800def8:	4813      	ldr	r0, [pc, #76]	; (800df48 <MX_USB_DEVICE_Init+0x58>)
 800defa:	f7fc fc76 	bl	800a7ea <USBD_Init>
 800defe:	4603      	mov	r3, r0
 800df00:	2b00      	cmp	r3, #0
 800df02:	d001      	beq.n	800df08 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800df04:	f7f2 fbb6 	bl	8000674 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800df08:	4910      	ldr	r1, [pc, #64]	; (800df4c <MX_USB_DEVICE_Init+0x5c>)
 800df0a:	480f      	ldr	r0, [pc, #60]	; (800df48 <MX_USB_DEVICE_Init+0x58>)
 800df0c:	f7fc fca3 	bl	800a856 <USBD_RegisterClass>
 800df10:	4603      	mov	r3, r0
 800df12:	2b00      	cmp	r3, #0
 800df14:	d001      	beq.n	800df1a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800df16:	f7f2 fbad 	bl	8000674 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800df1a:	490d      	ldr	r1, [pc, #52]	; (800df50 <MX_USB_DEVICE_Init+0x60>)
 800df1c:	480a      	ldr	r0, [pc, #40]	; (800df48 <MX_USB_DEVICE_Init+0x58>)
 800df1e:	f7fb f99f 	bl	8009260 <USBD_MSC_RegisterStorage>
 800df22:	4603      	mov	r3, r0
 800df24:	2b00      	cmp	r3, #0
 800df26:	d001      	beq.n	800df2c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800df28:	f7f2 fba4 	bl	8000674 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800df2c:	4806      	ldr	r0, [pc, #24]	; (800df48 <MX_USB_DEVICE_Init+0x58>)
 800df2e:	f7fc fcb3 	bl	800a898 <USBD_Start>
 800df32:	4603      	mov	r3, r0
 800df34:	2b00      	cmp	r3, #0
 800df36:	d001      	beq.n	800df3c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800df38:	f7f2 fb9c 	bl	8000674 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800df3c:	f7f4 fb42 	bl	80025c4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800df40:	bf00      	nop
 800df42:	bd80      	pop	{r7, pc}
 800df44:	240000f8 	.word	0x240000f8
 800df48:	24004384 	.word	0x24004384
 800df4c:	24000010 	.word	0x24000010
 800df50:	24000148 	.word	0x24000148

0800df54 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df54:	b480      	push	{r7}
 800df56:	b083      	sub	sp, #12
 800df58:	af00      	add	r7, sp, #0
 800df5a:	4603      	mov	r3, r0
 800df5c:	6039      	str	r1, [r7, #0]
 800df5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	2212      	movs	r2, #18
 800df64:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800df66:	4b03      	ldr	r3, [pc, #12]	; (800df74 <USBD_FS_DeviceDescriptor+0x20>)
}
 800df68:	4618      	mov	r0, r3
 800df6a:	370c      	adds	r7, #12
 800df6c:	46bd      	mov	sp, r7
 800df6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df72:	4770      	bx	lr
 800df74:	24000114 	.word	0x24000114

0800df78 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df78:	b480      	push	{r7}
 800df7a:	b083      	sub	sp, #12
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	4603      	mov	r3, r0
 800df80:	6039      	str	r1, [r7, #0]
 800df82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	2204      	movs	r2, #4
 800df88:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800df8a:	4b03      	ldr	r3, [pc, #12]	; (800df98 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800df8c:	4618      	mov	r0, r3
 800df8e:	370c      	adds	r7, #12
 800df90:	46bd      	mov	sp, r7
 800df92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df96:	4770      	bx	lr
 800df98:	24000128 	.word	0x24000128

0800df9c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b082      	sub	sp, #8
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	6039      	str	r1, [r7, #0]
 800dfa6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dfa8:	79fb      	ldrb	r3, [r7, #7]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d105      	bne.n	800dfba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dfae:	683a      	ldr	r2, [r7, #0]
 800dfb0:	4907      	ldr	r1, [pc, #28]	; (800dfd0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dfb2:	4808      	ldr	r0, [pc, #32]	; (800dfd4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dfb4:	f7fd fc3d 	bl	800b832 <USBD_GetString>
 800dfb8:	e004      	b.n	800dfc4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dfba:	683a      	ldr	r2, [r7, #0]
 800dfbc:	4904      	ldr	r1, [pc, #16]	; (800dfd0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dfbe:	4805      	ldr	r0, [pc, #20]	; (800dfd4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dfc0:	f7fd fc37 	bl	800b832 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dfc4:	4b02      	ldr	r3, [pc, #8]	; (800dfd0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	3708      	adds	r7, #8
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bd80      	pop	{r7, pc}
 800dfce:	bf00      	nop
 800dfd0:	24004654 	.word	0x24004654
 800dfd4:	0800eb78 	.word	0x0800eb78

0800dfd8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b082      	sub	sp, #8
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	4603      	mov	r3, r0
 800dfe0:	6039      	str	r1, [r7, #0]
 800dfe2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dfe4:	683a      	ldr	r2, [r7, #0]
 800dfe6:	4904      	ldr	r1, [pc, #16]	; (800dff8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dfe8:	4804      	ldr	r0, [pc, #16]	; (800dffc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dfea:	f7fd fc22 	bl	800b832 <USBD_GetString>
  return USBD_StrDesc;
 800dfee:	4b02      	ldr	r3, [pc, #8]	; (800dff8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	3708      	adds	r7, #8
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}
 800dff8:	24004654 	.word	0x24004654
 800dffc:	0800eb8c 	.word	0x0800eb8c

0800e000 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b082      	sub	sp, #8
 800e004:	af00      	add	r7, sp, #0
 800e006:	4603      	mov	r3, r0
 800e008:	6039      	str	r1, [r7, #0]
 800e00a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	221a      	movs	r2, #26
 800e010:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e012:	f000 f843 	bl	800e09c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e016:	4b02      	ldr	r3, [pc, #8]	; (800e020 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e018:	4618      	mov	r0, r3
 800e01a:	3708      	adds	r7, #8
 800e01c:	46bd      	mov	sp, r7
 800e01e:	bd80      	pop	{r7, pc}
 800e020:	2400012c 	.word	0x2400012c

0800e024 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e024:	b580      	push	{r7, lr}
 800e026:	b082      	sub	sp, #8
 800e028:	af00      	add	r7, sp, #0
 800e02a:	4603      	mov	r3, r0
 800e02c:	6039      	str	r1, [r7, #0]
 800e02e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e030:	79fb      	ldrb	r3, [r7, #7]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d105      	bne.n	800e042 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e036:	683a      	ldr	r2, [r7, #0]
 800e038:	4907      	ldr	r1, [pc, #28]	; (800e058 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e03a:	4808      	ldr	r0, [pc, #32]	; (800e05c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e03c:	f7fd fbf9 	bl	800b832 <USBD_GetString>
 800e040:	e004      	b.n	800e04c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e042:	683a      	ldr	r2, [r7, #0]
 800e044:	4904      	ldr	r1, [pc, #16]	; (800e058 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e046:	4805      	ldr	r0, [pc, #20]	; (800e05c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e048:	f7fd fbf3 	bl	800b832 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e04c:	4b02      	ldr	r3, [pc, #8]	; (800e058 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3708      	adds	r7, #8
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}
 800e056:	bf00      	nop
 800e058:	24004654 	.word	0x24004654
 800e05c:	0800eba0 	.word	0x0800eba0

0800e060 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b082      	sub	sp, #8
 800e064:	af00      	add	r7, sp, #0
 800e066:	4603      	mov	r3, r0
 800e068:	6039      	str	r1, [r7, #0]
 800e06a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e06c:	79fb      	ldrb	r3, [r7, #7]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d105      	bne.n	800e07e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e072:	683a      	ldr	r2, [r7, #0]
 800e074:	4907      	ldr	r1, [pc, #28]	; (800e094 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e076:	4808      	ldr	r0, [pc, #32]	; (800e098 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e078:	f7fd fbdb 	bl	800b832 <USBD_GetString>
 800e07c:	e004      	b.n	800e088 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e07e:	683a      	ldr	r2, [r7, #0]
 800e080:	4904      	ldr	r1, [pc, #16]	; (800e094 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e082:	4805      	ldr	r0, [pc, #20]	; (800e098 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e084:	f7fd fbd5 	bl	800b832 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e088:	4b02      	ldr	r3, [pc, #8]	; (800e094 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e08a:	4618      	mov	r0, r3
 800e08c:	3708      	adds	r7, #8
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}
 800e092:	bf00      	nop
 800e094:	24004654 	.word	0x24004654
 800e098:	0800ebac 	.word	0x0800ebac

0800e09c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b084      	sub	sp, #16
 800e0a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e0a2:	4b0f      	ldr	r3, [pc, #60]	; (800e0e0 <Get_SerialNum+0x44>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e0a8:	4b0e      	ldr	r3, [pc, #56]	; (800e0e4 <Get_SerialNum+0x48>)
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e0ae:	4b0e      	ldr	r3, [pc, #56]	; (800e0e8 <Get_SerialNum+0x4c>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	4413      	add	r3, r2
 800e0ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d009      	beq.n	800e0d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e0c2:	2208      	movs	r2, #8
 800e0c4:	4909      	ldr	r1, [pc, #36]	; (800e0ec <Get_SerialNum+0x50>)
 800e0c6:	68f8      	ldr	r0, [r7, #12]
 800e0c8:	f000 f814 	bl	800e0f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e0cc:	2204      	movs	r2, #4
 800e0ce:	4908      	ldr	r1, [pc, #32]	; (800e0f0 <Get_SerialNum+0x54>)
 800e0d0:	68b8      	ldr	r0, [r7, #8]
 800e0d2:	f000 f80f 	bl	800e0f4 <IntToUnicode>
  }
}
 800e0d6:	bf00      	nop
 800e0d8:	3710      	adds	r7, #16
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}
 800e0de:	bf00      	nop
 800e0e0:	1ff1e800 	.word	0x1ff1e800
 800e0e4:	1ff1e804 	.word	0x1ff1e804
 800e0e8:	1ff1e808 	.word	0x1ff1e808
 800e0ec:	2400012e 	.word	0x2400012e
 800e0f0:	2400013e 	.word	0x2400013e

0800e0f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	b087      	sub	sp, #28
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	60f8      	str	r0, [r7, #12]
 800e0fc:	60b9      	str	r1, [r7, #8]
 800e0fe:	4613      	mov	r3, r2
 800e100:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e102:	2300      	movs	r3, #0
 800e104:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e106:	2300      	movs	r3, #0
 800e108:	75fb      	strb	r3, [r7, #23]
 800e10a:	e027      	b.n	800e15c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	0f1b      	lsrs	r3, r3, #28
 800e110:	2b09      	cmp	r3, #9
 800e112:	d80b      	bhi.n	800e12c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	0f1b      	lsrs	r3, r3, #28
 800e118:	b2da      	uxtb	r2, r3
 800e11a:	7dfb      	ldrb	r3, [r7, #23]
 800e11c:	005b      	lsls	r3, r3, #1
 800e11e:	4619      	mov	r1, r3
 800e120:	68bb      	ldr	r3, [r7, #8]
 800e122:	440b      	add	r3, r1
 800e124:	3230      	adds	r2, #48	; 0x30
 800e126:	b2d2      	uxtb	r2, r2
 800e128:	701a      	strb	r2, [r3, #0]
 800e12a:	e00a      	b.n	800e142 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	0f1b      	lsrs	r3, r3, #28
 800e130:	b2da      	uxtb	r2, r3
 800e132:	7dfb      	ldrb	r3, [r7, #23]
 800e134:	005b      	lsls	r3, r3, #1
 800e136:	4619      	mov	r1, r3
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	440b      	add	r3, r1
 800e13c:	3237      	adds	r2, #55	; 0x37
 800e13e:	b2d2      	uxtb	r2, r2
 800e140:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	011b      	lsls	r3, r3, #4
 800e146:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e148:	7dfb      	ldrb	r3, [r7, #23]
 800e14a:	005b      	lsls	r3, r3, #1
 800e14c:	3301      	adds	r3, #1
 800e14e:	68ba      	ldr	r2, [r7, #8]
 800e150:	4413      	add	r3, r2
 800e152:	2200      	movs	r2, #0
 800e154:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e156:	7dfb      	ldrb	r3, [r7, #23]
 800e158:	3301      	adds	r3, #1
 800e15a:	75fb      	strb	r3, [r7, #23]
 800e15c:	7dfa      	ldrb	r2, [r7, #23]
 800e15e:	79fb      	ldrb	r3, [r7, #7]
 800e160:	429a      	cmp	r2, r3
 800e162:	d3d3      	bcc.n	800e10c <IntToUnicode+0x18>
  }
}
 800e164:	bf00      	nop
 800e166:	371c      	adds	r7, #28
 800e168:	46bd      	mov	sp, r7
 800e16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16e:	4770      	bx	lr

0800e170 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800e170:	b480      	push	{r7}
 800e172:	b083      	sub	sp, #12
 800e174:	af00      	add	r7, sp, #0
 800e176:	4603      	mov	r3, r0
 800e178:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 800e17a:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800e17c:	4618      	mov	r0, r3
 800e17e:	370c      	adds	r7, #12
 800e180:	46bd      	mov	sp, r7
 800e182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e186:	4770      	bx	lr

0800e188 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b08e      	sub	sp, #56	; 0x38
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	4603      	mov	r3, r0
 800e190:	60b9      	str	r1, [r7, #8]
 800e192:	607a      	str	r2, [r7, #4]
 800e194:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  HAL_SD_CardInfoTypeDef info;
  int8_t ret = -1;
 800e196:	23ff      	movs	r3, #255	; 0xff
 800e198:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  HAL_SD_GetCardInfo(&hsd1, &info);
 800e19c:	f107 0310 	add.w	r3, r7, #16
 800e1a0:	4619      	mov	r1, r3
 800e1a2:	480a      	ldr	r0, [pc, #40]	; (800e1cc <STORAGE_GetCapacity_FS+0x44>)
 800e1a4:	f7f7 feec 	bl	8005f80 <HAL_SD_GetCardInfo>

  *block_num =  info.LogBlockNbr  - 1;
 800e1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1aa:	1e5a      	subs	r2, r3, #1
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	601a      	str	r2, [r3, #0]
  *block_size = info.LogBlockSize;
 800e1b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1b2:	b29a      	uxth	r2, r3
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	801a      	strh	r2, [r3, #0]
  ret = 0;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  return ret;
 800e1be:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END 3 */
}
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	3738      	adds	r7, #56	; 0x38
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}
 800e1ca:	bf00      	nop
 800e1cc:	2400125c 	.word	0x2400125c

0800e1d0 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800e1d0:	b480      	push	{r7}
 800e1d2:	b083      	sub	sp, #12
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
		return (USBD_OK);
 800e1da:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e1dc:	4618      	mov	r0, r3
 800e1de:	370c      	adds	r7, #12
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr

0800e1e8 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800e1e8:	b480      	push	{r7}
 800e1ea:	b083      	sub	sp, #12
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	4603      	mov	r3, r0
 800e1f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800e1f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	370c      	adds	r7, #12
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1fe:	4770      	bx	lr

0800e200 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800e200:	b580      	push	{r7, lr}
 800e202:	b088      	sub	sp, #32
 800e204:	af02      	add	r7, sp, #8
 800e206:	60b9      	str	r1, [r7, #8]
 800e208:	607a      	str	r2, [r7, #4]
 800e20a:	461a      	mov	r2, r3
 800e20c:	4603      	mov	r3, r0
 800e20e:	73fb      	strb	r3, [r7, #15]
 800e210:	4613      	mov	r3, r2
 800e212:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  
//  memcpy(buf, &buffer[blk_addr*STORAGE_BLK_SIZ], blk_len*STORAGE_BLK_SIZ);
  
  
   int8_t ret = -1;
 800e214:	23ff      	movs	r3, #255	; 0xff
 800e216:	75fb      	strb	r3, [r7, #23]

  HAL_SD_ReadBlocks(&hsd1, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 800e218:	89ba      	ldrh	r2, [r7, #12]
 800e21a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e21e:	9300      	str	r3, [sp, #0]
 800e220:	4613      	mov	r3, r2
 800e222:	687a      	ldr	r2, [r7, #4]
 800e224:	68b9      	ldr	r1, [r7, #8]
 800e226:	4809      	ldr	r0, [pc, #36]	; (800e24c <STORAGE_Read_FS+0x4c>)
 800e228:	f7f7 f92c 	bl	8005484 <HAL_SD_ReadBlocks>

  /* Wait until SD card is ready to use for new operation */
  while (HAL_SD_GetCardState(&hsd1) != HAL_SD_CARD_TRANSFER){}
 800e22c:	bf00      	nop
 800e22e:	4807      	ldr	r0, [pc, #28]	; (800e24c <STORAGE_Read_FS+0x4c>)
 800e230:	f7f7 ff7c 	bl	800612c <HAL_SD_GetCardState>
 800e234:	4603      	mov	r3, r0
 800e236:	2b04      	cmp	r3, #4
 800e238:	d1f9      	bne.n	800e22e <STORAGE_Read_FS+0x2e>
  ret = 0;
 800e23a:	2300      	movs	r3, #0
 800e23c:	75fb      	strb	r3, [r7, #23]
  return ret;
 800e23e:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 6 */
}
 800e242:	4618      	mov	r0, r3
 800e244:	3718      	adds	r7, #24
 800e246:	46bd      	mov	sp, r7
 800e248:	bd80      	pop	{r7, pc}
 800e24a:	bf00      	nop
 800e24c:	2400125c 	.word	0x2400125c

0800e250 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800e250:	b580      	push	{r7, lr}
 800e252:	b088      	sub	sp, #32
 800e254:	af02      	add	r7, sp, #8
 800e256:	60b9      	str	r1, [r7, #8]
 800e258:	607a      	str	r2, [r7, #4]
 800e25a:	461a      	mov	r2, r3
 800e25c:	4603      	mov	r3, r0
 800e25e:	73fb      	strb	r3, [r7, #15]
 800e260:	4613      	mov	r3, r2
 800e262:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */

//  memcpy(&buffer[blk_addr*STORAGE_BLK_SIZ], buf, blk_len*STORAGE_BLK_SIZ);
  
  int8_t ret = -1;
 800e264:	23ff      	movs	r3, #255	; 0xff
 800e266:	75fb      	strb	r3, [r7, #23]

   HAL_SD_WriteBlocks(&hsd1, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 800e268:	89ba      	ldrh	r2, [r7, #12]
 800e26a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e26e:	9300      	str	r3, [sp, #0]
 800e270:	4613      	mov	r3, r2
 800e272:	687a      	ldr	r2, [r7, #4]
 800e274:	68b9      	ldr	r1, [r7, #8]
 800e276:	4809      	ldr	r0, [pc, #36]	; (800e29c <STORAGE_Write_FS+0x4c>)
 800e278:	f7f7 fa8e 	bl	8005798 <HAL_SD_WriteBlocks>


  /* Wait until SD card is ready to use for new operation */
  while (HAL_SD_GetCardState(&hsd1) != HAL_SD_CARD_TRANSFER){}
 800e27c:	bf00      	nop
 800e27e:	4807      	ldr	r0, [pc, #28]	; (800e29c <STORAGE_Write_FS+0x4c>)
 800e280:	f7f7 ff54 	bl	800612c <HAL_SD_GetCardState>
 800e284:	4603      	mov	r3, r0
 800e286:	2b04      	cmp	r3, #4
 800e288:	d1f9      	bne.n	800e27e <STORAGE_Write_FS+0x2e>
  ret = 0;
 800e28a:	2300      	movs	r3, #0
 800e28c:	75fb      	strb	r3, [r7, #23]
  return ret;
 800e28e:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 7 */
}
 800e292:	4618      	mov	r0, r3
 800e294:	3718      	adds	r7, #24
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}
 800e29a:	bf00      	nop
 800e29c:	2400125c 	.word	0x2400125c

0800e2a0 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800e2a0:	b480      	push	{r7}
 800e2a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800e2a4:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ae:	4770      	bx	lr

0800e2b0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e2b0:	b580      	push	{r7, lr}
 800e2b2:	b08a      	sub	sp, #40	; 0x28
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e2b8:	f107 0314 	add.w	r3, r7, #20
 800e2bc:	2200      	movs	r2, #0
 800e2be:	601a      	str	r2, [r3, #0]
 800e2c0:	605a      	str	r2, [r3, #4]
 800e2c2:	609a      	str	r2, [r3, #8]
 800e2c4:	60da      	str	r2, [r3, #12]
 800e2c6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4a1e      	ldr	r2, [pc, #120]	; (800e348 <HAL_PCD_MspInit+0x98>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d136      	bne.n	800e340 <HAL_PCD_MspInit+0x90>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e2d2:	4b1e      	ldr	r3, [pc, #120]	; (800e34c <HAL_PCD_MspInit+0x9c>)
 800e2d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2d8:	4a1c      	ldr	r2, [pc, #112]	; (800e34c <HAL_PCD_MspInit+0x9c>)
 800e2da:	f043 0301 	orr.w	r3, r3, #1
 800e2de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e2e2:	4b1a      	ldr	r3, [pc, #104]	; (800e34c <HAL_PCD_MspInit+0x9c>)
 800e2e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2e8:	f003 0301 	and.w	r3, r3, #1
 800e2ec:	613b      	str	r3, [r7, #16]
 800e2ee:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e2f0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e2f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2f6:	2302      	movs	r3, #2
 800e2f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2fe:	2300      	movs	r3, #0
 800e300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800e302:	230a      	movs	r3, #10
 800e304:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e306:	f107 0314 	add.w	r3, r7, #20
 800e30a:	4619      	mov	r1, r3
 800e30c:	4810      	ldr	r0, [pc, #64]	; (800e350 <HAL_PCD_MspInit+0xa0>)
 800e30e:	f7f2 fd33 	bl	8000d78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e312:	4b0e      	ldr	r3, [pc, #56]	; (800e34c <HAL_PCD_MspInit+0x9c>)
 800e314:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800e318:	4a0c      	ldr	r2, [pc, #48]	; (800e34c <HAL_PCD_MspInit+0x9c>)
 800e31a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e31e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800e322:	4b0a      	ldr	r3, [pc, #40]	; (800e34c <HAL_PCD_MspInit+0x9c>)
 800e324:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800e328:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e32c:	60fb      	str	r3, [r7, #12]
 800e32e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e330:	2200      	movs	r2, #0
 800e332:	2100      	movs	r1, #0
 800e334:	2065      	movs	r0, #101	; 0x65
 800e336:	f7f2 fcea 	bl	8000d0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e33a:	2065      	movs	r0, #101	; 0x65
 800e33c:	f7f2 fd01 	bl	8000d42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e340:	bf00      	nop
 800e342:	3728      	adds	r7, #40	; 0x28
 800e344:	46bd      	mov	sp, r7
 800e346:	bd80      	pop	{r7, pc}
 800e348:	40080000 	.word	0x40080000
 800e34c:	58024400 	.word	0x58024400
 800e350:	58020000 	.word	0x58020000

0800e354 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b082      	sub	sp, #8
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e368:	4619      	mov	r1, r3
 800e36a:	4610      	mov	r0, r2
 800e36c:	f7fc fadf 	bl	800a92e <USBD_LL_SetupStage>
}
 800e370:	bf00      	nop
 800e372:	3708      	adds	r7, #8
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}

0800e378 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b082      	sub	sp, #8
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	460b      	mov	r3, r1
 800e382:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e38a:	78fa      	ldrb	r2, [r7, #3]
 800e38c:	6879      	ldr	r1, [r7, #4]
 800e38e:	4613      	mov	r3, r2
 800e390:	00db      	lsls	r3, r3, #3
 800e392:	1a9b      	subs	r3, r3, r2
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	440b      	add	r3, r1
 800e398:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e39c:	681a      	ldr	r2, [r3, #0]
 800e39e:	78fb      	ldrb	r3, [r7, #3]
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	f7fc fb17 	bl	800a9d4 <USBD_LL_DataOutStage>
}
 800e3a6:	bf00      	nop
 800e3a8:	3708      	adds	r7, #8
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}

0800e3ae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3ae:	b580      	push	{r7, lr}
 800e3b0:	b082      	sub	sp, #8
 800e3b2:	af00      	add	r7, sp, #0
 800e3b4:	6078      	str	r0, [r7, #4]
 800e3b6:	460b      	mov	r3, r1
 800e3b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e3c0:	78fa      	ldrb	r2, [r7, #3]
 800e3c2:	6879      	ldr	r1, [r7, #4]
 800e3c4:	4613      	mov	r3, r2
 800e3c6:	00db      	lsls	r3, r3, #3
 800e3c8:	1a9b      	subs	r3, r3, r2
 800e3ca:	009b      	lsls	r3, r3, #2
 800e3cc:	440b      	add	r3, r1
 800e3ce:	3348      	adds	r3, #72	; 0x48
 800e3d0:	681a      	ldr	r2, [r3, #0]
 800e3d2:	78fb      	ldrb	r3, [r7, #3]
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	f7fc fb60 	bl	800aa9a <USBD_LL_DataInStage>
}
 800e3da:	bf00      	nop
 800e3dc:	3708      	adds	r7, #8
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}

0800e3e2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3e2:	b580      	push	{r7, lr}
 800e3e4:	b082      	sub	sp, #8
 800e3e6:	af00      	add	r7, sp, #0
 800e3e8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	f7fc fc64 	bl	800acbe <USBD_LL_SOF>
}
 800e3f6:	bf00      	nop
 800e3f8:	3708      	adds	r7, #8
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}

0800e3fe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3fe:	b580      	push	{r7, lr}
 800e400:	b084      	sub	sp, #16
 800e402:	af00      	add	r7, sp, #0
 800e404:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e406:	2301      	movs	r3, #1
 800e408:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	68db      	ldr	r3, [r3, #12]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d102      	bne.n	800e418 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e412:	2300      	movs	r3, #0
 800e414:	73fb      	strb	r3, [r7, #15]
 800e416:	e008      	b.n	800e42a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	68db      	ldr	r3, [r3, #12]
 800e41c:	2b02      	cmp	r3, #2
 800e41e:	d102      	bne.n	800e426 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e420:	2301      	movs	r3, #1
 800e422:	73fb      	strb	r3, [r7, #15]
 800e424:	e001      	b.n	800e42a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e426:	f7f2 f925 	bl	8000674 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e430:	7bfa      	ldrb	r2, [r7, #15]
 800e432:	4611      	mov	r1, r2
 800e434:	4618      	mov	r0, r3
 800e436:	f7fc fc07 	bl	800ac48 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e440:	4618      	mov	r0, r3
 800e442:	f7fc fbc0 	bl	800abc6 <USBD_LL_Reset>
}
 800e446:	bf00      	nop
 800e448:	3710      	adds	r7, #16
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}
	...

0800e450 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e450:	b580      	push	{r7, lr}
 800e452:	b082      	sub	sp, #8
 800e454:	af00      	add	r7, sp, #0
 800e456:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e45e:	4618      	mov	r0, r3
 800e460:	f7fc fc02 	bl	800ac68 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	687a      	ldr	r2, [r7, #4]
 800e470:	6812      	ldr	r2, [r2, #0]
 800e472:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e476:	f043 0301 	orr.w	r3, r3, #1
 800e47a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	6a1b      	ldr	r3, [r3, #32]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d005      	beq.n	800e490 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e484:	4b04      	ldr	r3, [pc, #16]	; (800e498 <HAL_PCD_SuspendCallback+0x48>)
 800e486:	691b      	ldr	r3, [r3, #16]
 800e488:	4a03      	ldr	r2, [pc, #12]	; (800e498 <HAL_PCD_SuspendCallback+0x48>)
 800e48a:	f043 0306 	orr.w	r3, r3, #6
 800e48e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e490:	bf00      	nop
 800e492:	3708      	adds	r7, #8
 800e494:	46bd      	mov	sp, r7
 800e496:	bd80      	pop	{r7, pc}
 800e498:	e000ed00 	.word	0xe000ed00

0800e49c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b082      	sub	sp, #8
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f7fc fbf1 	bl	800ac92 <USBD_LL_Resume>
}
 800e4b0:	bf00      	nop
 800e4b2:	3708      	adds	r7, #8
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	bd80      	pop	{r7, pc}

0800e4b8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	b082      	sub	sp, #8
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	6078      	str	r0, [r7, #4]
 800e4c0:	460b      	mov	r3, r1
 800e4c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4ca:	78fa      	ldrb	r2, [r7, #3]
 800e4cc:	4611      	mov	r1, r2
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	f7fc fc1c 	bl	800ad0c <USBD_LL_IsoOUTIncomplete>
}
 800e4d4:	bf00      	nop
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bd80      	pop	{r7, pc}

0800e4dc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4dc:	b580      	push	{r7, lr}
 800e4de:	b082      	sub	sp, #8
 800e4e0:	af00      	add	r7, sp, #0
 800e4e2:	6078      	str	r0, [r7, #4]
 800e4e4:	460b      	mov	r3, r1
 800e4e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4ee:	78fa      	ldrb	r2, [r7, #3]
 800e4f0:	4611      	mov	r1, r2
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f7fc fbfd 	bl	800acf2 <USBD_LL_IsoINIncomplete>
}
 800e4f8:	bf00      	nop
 800e4fa:	3708      	adds	r7, #8
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	bd80      	pop	{r7, pc}

0800e500 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e500:	b580      	push	{r7, lr}
 800e502:	b082      	sub	sp, #8
 800e504:	af00      	add	r7, sp, #0
 800e506:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e50e:	4618      	mov	r0, r3
 800e510:	f7fc fc09 	bl	800ad26 <USBD_LL_DevConnected>
}
 800e514:	bf00      	nop
 800e516:	3708      	adds	r7, #8
 800e518:	46bd      	mov	sp, r7
 800e51a:	bd80      	pop	{r7, pc}

0800e51c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b082      	sub	sp, #8
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e52a:	4618      	mov	r0, r3
 800e52c:	f7fc fc06 	bl	800ad3c <USBD_LL_DevDisconnected>
}
 800e530:	bf00      	nop
 800e532:	3708      	adds	r7, #8
 800e534:	46bd      	mov	sp, r7
 800e536:	bd80      	pop	{r7, pc}

0800e538 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	781b      	ldrb	r3, [r3, #0]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d13e      	bne.n	800e5c6 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e548:	4a21      	ldr	r2, [pc, #132]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	4a1f      	ldr	r2, [pc, #124]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e554:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e558:	4b1d      	ldr	r3, [pc, #116]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e55a:	4a1e      	ldr	r2, [pc, #120]	; (800e5d4 <USBD_LL_Init+0x9c>)
 800e55c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800e55e:	4b1c      	ldr	r3, [pc, #112]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e560:	2209      	movs	r2, #9
 800e562:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e564:	4b1a      	ldr	r3, [pc, #104]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e566:	2202      	movs	r2, #2
 800e568:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e56a:	4b19      	ldr	r3, [pc, #100]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e56c:	2200      	movs	r2, #0
 800e56e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e570:	4b17      	ldr	r3, [pc, #92]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e572:	2202      	movs	r2, #2
 800e574:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e576:	4b16      	ldr	r3, [pc, #88]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e578:	2200      	movs	r2, #0
 800e57a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e57c:	4b14      	ldr	r3, [pc, #80]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e57e:	2200      	movs	r2, #0
 800e580:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e582:	4b13      	ldr	r3, [pc, #76]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e584:	2200      	movs	r2, #0
 800e586:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800e588:	4b11      	ldr	r3, [pc, #68]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e58a:	2200      	movs	r2, #0
 800e58c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e58e:	4b10      	ldr	r3, [pc, #64]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e590:	2200      	movs	r2, #0
 800e592:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e594:	4b0e      	ldr	r3, [pc, #56]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e596:	2200      	movs	r2, #0
 800e598:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e59a:	480d      	ldr	r0, [pc, #52]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e59c:	f7f2 fdd0 	bl	8001140 <HAL_PCD_Init>
 800e5a0:	4603      	mov	r3, r0
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	d001      	beq.n	800e5aa <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e5a6:	f7f2 f865 	bl	8000674 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e5aa:	2180      	movs	r1, #128	; 0x80
 800e5ac:	4808      	ldr	r0, [pc, #32]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e5ae:	f7f3 ff8e 	bl	80024ce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e5b2:	2240      	movs	r2, #64	; 0x40
 800e5b4:	2100      	movs	r1, #0
 800e5b6:	4806      	ldr	r0, [pc, #24]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e5b8:	f7f3 ff42 	bl	8002440 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e5bc:	2280      	movs	r2, #128	; 0x80
 800e5be:	2101      	movs	r1, #1
 800e5c0:	4803      	ldr	r0, [pc, #12]	; (800e5d0 <USBD_LL_Init+0x98>)
 800e5c2:	f7f3 ff3d 	bl	8002440 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e5c6:	2300      	movs	r3, #0
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3708      	adds	r7, #8
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}
 800e5d0:	24004854 	.word	0x24004854
 800e5d4:	40080000 	.word	0x40080000

0800e5d8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e5d8:	b580      	push	{r7, lr}
 800e5da:	b084      	sub	sp, #16
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f7f2 feca 	bl	8001388 <HAL_PCD_Start>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5f8:	7bfb      	ldrb	r3, [r7, #15]
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	f000 f94a 	bl	800e894 <USBD_Get_USB_Status>
 800e600:	4603      	mov	r3, r0
 800e602:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e604:	7bbb      	ldrb	r3, [r7, #14]
}
 800e606:	4618      	mov	r0, r3
 800e608:	3710      	adds	r7, #16
 800e60a:	46bd      	mov	sp, r7
 800e60c:	bd80      	pop	{r7, pc}

0800e60e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e60e:	b580      	push	{r7, lr}
 800e610:	b084      	sub	sp, #16
 800e612:	af00      	add	r7, sp, #0
 800e614:	6078      	str	r0, [r7, #4]
 800e616:	4608      	mov	r0, r1
 800e618:	4611      	mov	r1, r2
 800e61a:	461a      	mov	r2, r3
 800e61c:	4603      	mov	r3, r0
 800e61e:	70fb      	strb	r3, [r7, #3]
 800e620:	460b      	mov	r3, r1
 800e622:	70bb      	strb	r3, [r7, #2]
 800e624:	4613      	mov	r3, r2
 800e626:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e628:	2300      	movs	r3, #0
 800e62a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e62c:	2300      	movs	r3, #0
 800e62e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e636:	78bb      	ldrb	r3, [r7, #2]
 800e638:	883a      	ldrh	r2, [r7, #0]
 800e63a:	78f9      	ldrb	r1, [r7, #3]
 800e63c:	f7f3 fadb 	bl	8001bf6 <HAL_PCD_EP_Open>
 800e640:	4603      	mov	r3, r0
 800e642:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e644:	7bfb      	ldrb	r3, [r7, #15]
 800e646:	4618      	mov	r0, r3
 800e648:	f000 f924 	bl	800e894 <USBD_Get_USB_Status>
 800e64c:	4603      	mov	r3, r0
 800e64e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e650:	7bbb      	ldrb	r3, [r7, #14]
}
 800e652:	4618      	mov	r0, r3
 800e654:	3710      	adds	r7, #16
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}

0800e65a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b084      	sub	sp, #16
 800e65e:	af00      	add	r7, sp, #0
 800e660:	6078      	str	r0, [r7, #4]
 800e662:	460b      	mov	r3, r1
 800e664:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e666:	2300      	movs	r3, #0
 800e668:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e66a:	2300      	movs	r3, #0
 800e66c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e674:	78fa      	ldrb	r2, [r7, #3]
 800e676:	4611      	mov	r1, r2
 800e678:	4618      	mov	r0, r3
 800e67a:	f7f3 fb24 	bl	8001cc6 <HAL_PCD_EP_Close>
 800e67e:	4603      	mov	r3, r0
 800e680:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e682:	7bfb      	ldrb	r3, [r7, #15]
 800e684:	4618      	mov	r0, r3
 800e686:	f000 f905 	bl	800e894 <USBD_Get_USB_Status>
 800e68a:	4603      	mov	r3, r0
 800e68c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e68e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e690:	4618      	mov	r0, r3
 800e692:	3710      	adds	r7, #16
 800e694:	46bd      	mov	sp, r7
 800e696:	bd80      	pop	{r7, pc}

0800e698 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b084      	sub	sp, #16
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
 800e6a0:	460b      	mov	r3, r1
 800e6a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e6b2:	78fa      	ldrb	r2, [r7, #3]
 800e6b4:	4611      	mov	r1, r2
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	f7f3 fcb6 	bl	8002028 <HAL_PCD_EP_Flush>
 800e6bc:	4603      	mov	r3, r0
 800e6be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6c0:	7bfb      	ldrb	r3, [r7, #15]
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	f000 f8e6 	bl	800e894 <USBD_Get_USB_Status>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	3710      	adds	r7, #16
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}

0800e6d6 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6d6:	b580      	push	{r7, lr}
 800e6d8:	b084      	sub	sp, #16
 800e6da:	af00      	add	r7, sp, #0
 800e6dc:	6078      	str	r0, [r7, #4]
 800e6de:	460b      	mov	r3, r1
 800e6e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6e2:	2300      	movs	r3, #0
 800e6e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e6f0:	78fa      	ldrb	r2, [r7, #3]
 800e6f2:	4611      	mov	r1, r2
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	f7f3 fbdd 	bl	8001eb4 <HAL_PCD_EP_SetStall>
 800e6fa:	4603      	mov	r3, r0
 800e6fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6fe:	7bfb      	ldrb	r3, [r7, #15]
 800e700:	4618      	mov	r0, r3
 800e702:	f000 f8c7 	bl	800e894 <USBD_Get_USB_Status>
 800e706:	4603      	mov	r3, r0
 800e708:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e70a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e70c:	4618      	mov	r0, r3
 800e70e:	3710      	adds	r7, #16
 800e710:	46bd      	mov	sp, r7
 800e712:	bd80      	pop	{r7, pc}

0800e714 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	460b      	mov	r3, r1
 800e71e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e720:	2300      	movs	r3, #0
 800e722:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e724:	2300      	movs	r3, #0
 800e726:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e72e:	78fa      	ldrb	r2, [r7, #3]
 800e730:	4611      	mov	r1, r2
 800e732:	4618      	mov	r0, r3
 800e734:	f7f3 fc22 	bl	8001f7c <HAL_PCD_EP_ClrStall>
 800e738:	4603      	mov	r3, r0
 800e73a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e73c:	7bfb      	ldrb	r3, [r7, #15]
 800e73e:	4618      	mov	r0, r3
 800e740:	f000 f8a8 	bl	800e894 <USBD_Get_USB_Status>
 800e744:	4603      	mov	r3, r0
 800e746:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e748:	7bbb      	ldrb	r3, [r7, #14]
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3710      	adds	r7, #16
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}

0800e752 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e752:	b480      	push	{r7}
 800e754:	b085      	sub	sp, #20
 800e756:	af00      	add	r7, sp, #0
 800e758:	6078      	str	r0, [r7, #4]
 800e75a:	460b      	mov	r3, r1
 800e75c:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e764:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e766:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	da0b      	bge.n	800e786 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e76e:	78fb      	ldrb	r3, [r7, #3]
 800e770:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e774:	68f9      	ldr	r1, [r7, #12]
 800e776:	4613      	mov	r3, r2
 800e778:	00db      	lsls	r3, r3, #3
 800e77a:	1a9b      	subs	r3, r3, r2
 800e77c:	009b      	lsls	r3, r3, #2
 800e77e:	440b      	add	r3, r1
 800e780:	333e      	adds	r3, #62	; 0x3e
 800e782:	781b      	ldrb	r3, [r3, #0]
 800e784:	e00b      	b.n	800e79e <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e786:	78fb      	ldrb	r3, [r7, #3]
 800e788:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e78c:	68f9      	ldr	r1, [r7, #12]
 800e78e:	4613      	mov	r3, r2
 800e790:	00db      	lsls	r3, r3, #3
 800e792:	1a9b      	subs	r3, r3, r2
 800e794:	009b      	lsls	r3, r3, #2
 800e796:	440b      	add	r3, r1
 800e798:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e79c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	3714      	adds	r7, #20
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a8:	4770      	bx	lr

0800e7aa <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e7aa:	b580      	push	{r7, lr}
 800e7ac:	b084      	sub	sp, #16
 800e7ae:	af00      	add	r7, sp, #0
 800e7b0:	6078      	str	r0, [r7, #4]
 800e7b2:	460b      	mov	r3, r1
 800e7b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e7c4:	78fa      	ldrb	r2, [r7, #3]
 800e7c6:	4611      	mov	r1, r2
 800e7c8:	4618      	mov	r0, r3
 800e7ca:	f7f3 f9ef 	bl	8001bac <HAL_PCD_SetAddress>
 800e7ce:	4603      	mov	r3, r0
 800e7d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7d2:	7bfb      	ldrb	r3, [r7, #15]
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	f000 f85d 	bl	800e894 <USBD_Get_USB_Status>
 800e7da:	4603      	mov	r3, r0
 800e7dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7de:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	3710      	adds	r7, #16
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	bd80      	pop	{r7, pc}

0800e7e8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e7e8:	b580      	push	{r7, lr}
 800e7ea:	b086      	sub	sp, #24
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	60f8      	str	r0, [r7, #12]
 800e7f0:	607a      	str	r2, [r7, #4]
 800e7f2:	603b      	str	r3, [r7, #0]
 800e7f4:	460b      	mov	r3, r1
 800e7f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7fc:	2300      	movs	r3, #0
 800e7fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e806:	7af9      	ldrb	r1, [r7, #11]
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	687a      	ldr	r2, [r7, #4]
 800e80c:	f7f3 fb08 	bl	8001e20 <HAL_PCD_EP_Transmit>
 800e810:	4603      	mov	r3, r0
 800e812:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e814:	7dfb      	ldrb	r3, [r7, #23]
 800e816:	4618      	mov	r0, r3
 800e818:	f000 f83c 	bl	800e894 <USBD_Get_USB_Status>
 800e81c:	4603      	mov	r3, r0
 800e81e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e820:	7dbb      	ldrb	r3, [r7, #22]
}
 800e822:	4618      	mov	r0, r3
 800e824:	3718      	adds	r7, #24
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}

0800e82a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e82a:	b580      	push	{r7, lr}
 800e82c:	b086      	sub	sp, #24
 800e82e:	af00      	add	r7, sp, #0
 800e830:	60f8      	str	r0, [r7, #12]
 800e832:	607a      	str	r2, [r7, #4]
 800e834:	603b      	str	r3, [r7, #0]
 800e836:	460b      	mov	r3, r1
 800e838:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e83a:	2300      	movs	r3, #0
 800e83c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e83e:	2300      	movs	r3, #0
 800e840:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e848:	7af9      	ldrb	r1, [r7, #11]
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	687a      	ldr	r2, [r7, #4]
 800e84e:	f7f3 fa84 	bl	8001d5a <HAL_PCD_EP_Receive>
 800e852:	4603      	mov	r3, r0
 800e854:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e856:	7dfb      	ldrb	r3, [r7, #23]
 800e858:	4618      	mov	r0, r3
 800e85a:	f000 f81b 	bl	800e894 <USBD_Get_USB_Status>
 800e85e:	4603      	mov	r3, r0
 800e860:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e862:	7dbb      	ldrb	r3, [r7, #22]
}
 800e864:	4618      	mov	r0, r3
 800e866:	3718      	adds	r7, #24
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b082      	sub	sp, #8
 800e870:	af00      	add	r7, sp, #0
 800e872:	6078      	str	r0, [r7, #4]
 800e874:	460b      	mov	r3, r1
 800e876:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e87e:	78fa      	ldrb	r2, [r7, #3]
 800e880:	4611      	mov	r1, r2
 800e882:	4618      	mov	r0, r3
 800e884:	f7f3 fab4 	bl	8001df0 <HAL_PCD_EP_GetRxCount>
 800e888:	4603      	mov	r3, r0
}
 800e88a:	4618      	mov	r0, r3
 800e88c:	3708      	adds	r7, #8
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
	...

0800e894 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e894:	b480      	push	{r7}
 800e896:	b085      	sub	sp, #20
 800e898:	af00      	add	r7, sp, #0
 800e89a:	4603      	mov	r3, r0
 800e89c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e89e:	2300      	movs	r3, #0
 800e8a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e8a2:	79fb      	ldrb	r3, [r7, #7]
 800e8a4:	2b03      	cmp	r3, #3
 800e8a6:	d817      	bhi.n	800e8d8 <USBD_Get_USB_Status+0x44>
 800e8a8:	a201      	add	r2, pc, #4	; (adr r2, 800e8b0 <USBD_Get_USB_Status+0x1c>)
 800e8aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ae:	bf00      	nop
 800e8b0:	0800e8c1 	.word	0x0800e8c1
 800e8b4:	0800e8c7 	.word	0x0800e8c7
 800e8b8:	0800e8cd 	.word	0x0800e8cd
 800e8bc:	0800e8d3 	.word	0x0800e8d3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e8c0:	2300      	movs	r3, #0
 800e8c2:	73fb      	strb	r3, [r7, #15]
    break;
 800e8c4:	e00b      	b.n	800e8de <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e8c6:	2303      	movs	r3, #3
 800e8c8:	73fb      	strb	r3, [r7, #15]
    break;
 800e8ca:	e008      	b.n	800e8de <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e8cc:	2301      	movs	r3, #1
 800e8ce:	73fb      	strb	r3, [r7, #15]
    break;
 800e8d0:	e005      	b.n	800e8de <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e8d2:	2303      	movs	r3, #3
 800e8d4:	73fb      	strb	r3, [r7, #15]
    break;
 800e8d6:	e002      	b.n	800e8de <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e8d8:	2303      	movs	r3, #3
 800e8da:	73fb      	strb	r3, [r7, #15]
    break;
 800e8dc:	bf00      	nop
  }
  return usb_status;
 800e8de:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	3714      	adds	r7, #20
 800e8e4:	46bd      	mov	sp, r7
 800e8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ea:	4770      	bx	lr

0800e8ec <__errno>:
 800e8ec:	4b01      	ldr	r3, [pc, #4]	; (800e8f4 <__errno+0x8>)
 800e8ee:	6818      	ldr	r0, [r3, #0]
 800e8f0:	4770      	bx	lr
 800e8f2:	bf00      	nop
 800e8f4:	24000168 	.word	0x24000168

0800e8f8 <__libc_init_array>:
 800e8f8:	b570      	push	{r4, r5, r6, lr}
 800e8fa:	4e0d      	ldr	r6, [pc, #52]	; (800e930 <__libc_init_array+0x38>)
 800e8fc:	4c0d      	ldr	r4, [pc, #52]	; (800e934 <__libc_init_array+0x3c>)
 800e8fe:	1ba4      	subs	r4, r4, r6
 800e900:	10a4      	asrs	r4, r4, #2
 800e902:	2500      	movs	r5, #0
 800e904:	42a5      	cmp	r5, r4
 800e906:	d109      	bne.n	800e91c <__libc_init_array+0x24>
 800e908:	4e0b      	ldr	r6, [pc, #44]	; (800e938 <__libc_init_array+0x40>)
 800e90a:	4c0c      	ldr	r4, [pc, #48]	; (800e93c <__libc_init_array+0x44>)
 800e90c:	f000 f8ea 	bl	800eae4 <_init>
 800e910:	1ba4      	subs	r4, r4, r6
 800e912:	10a4      	asrs	r4, r4, #2
 800e914:	2500      	movs	r5, #0
 800e916:	42a5      	cmp	r5, r4
 800e918:	d105      	bne.n	800e926 <__libc_init_array+0x2e>
 800e91a:	bd70      	pop	{r4, r5, r6, pc}
 800e91c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e920:	4798      	blx	r3
 800e922:	3501      	adds	r5, #1
 800e924:	e7ee      	b.n	800e904 <__libc_init_array+0xc>
 800e926:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e92a:	4798      	blx	r3
 800e92c:	3501      	adds	r5, #1
 800e92e:	e7f2      	b.n	800e916 <__libc_init_array+0x1e>
 800e930:	0800ec84 	.word	0x0800ec84
 800e934:	0800ec84 	.word	0x0800ec84
 800e938:	0800ec84 	.word	0x0800ec84
 800e93c:	0800ec88 	.word	0x0800ec88

0800e940 <malloc>:
 800e940:	4b02      	ldr	r3, [pc, #8]	; (800e94c <malloc+0xc>)
 800e942:	4601      	mov	r1, r0
 800e944:	6818      	ldr	r0, [r3, #0]
 800e946:	f000 b861 	b.w	800ea0c <_malloc_r>
 800e94a:	bf00      	nop
 800e94c:	24000168 	.word	0x24000168

0800e950 <free>:
 800e950:	4b02      	ldr	r3, [pc, #8]	; (800e95c <free+0xc>)
 800e952:	4601      	mov	r1, r0
 800e954:	6818      	ldr	r0, [r3, #0]
 800e956:	f000 b80b 	b.w	800e970 <_free_r>
 800e95a:	bf00      	nop
 800e95c:	24000168 	.word	0x24000168

0800e960 <memset>:
 800e960:	4402      	add	r2, r0
 800e962:	4603      	mov	r3, r0
 800e964:	4293      	cmp	r3, r2
 800e966:	d100      	bne.n	800e96a <memset+0xa>
 800e968:	4770      	bx	lr
 800e96a:	f803 1b01 	strb.w	r1, [r3], #1
 800e96e:	e7f9      	b.n	800e964 <memset+0x4>

0800e970 <_free_r>:
 800e970:	b538      	push	{r3, r4, r5, lr}
 800e972:	4605      	mov	r5, r0
 800e974:	2900      	cmp	r1, #0
 800e976:	d045      	beq.n	800ea04 <_free_r+0x94>
 800e978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e97c:	1f0c      	subs	r4, r1, #4
 800e97e:	2b00      	cmp	r3, #0
 800e980:	bfb8      	it	lt
 800e982:	18e4      	addlt	r4, r4, r3
 800e984:	f000 f8ac 	bl	800eae0 <__malloc_lock>
 800e988:	4a1f      	ldr	r2, [pc, #124]	; (800ea08 <_free_r+0x98>)
 800e98a:	6813      	ldr	r3, [r2, #0]
 800e98c:	4610      	mov	r0, r2
 800e98e:	b933      	cbnz	r3, 800e99e <_free_r+0x2e>
 800e990:	6063      	str	r3, [r4, #4]
 800e992:	6014      	str	r4, [r2, #0]
 800e994:	4628      	mov	r0, r5
 800e996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e99a:	f000 b8a2 	b.w	800eae2 <__malloc_unlock>
 800e99e:	42a3      	cmp	r3, r4
 800e9a0:	d90c      	bls.n	800e9bc <_free_r+0x4c>
 800e9a2:	6821      	ldr	r1, [r4, #0]
 800e9a4:	1862      	adds	r2, r4, r1
 800e9a6:	4293      	cmp	r3, r2
 800e9a8:	bf04      	itt	eq
 800e9aa:	681a      	ldreq	r2, [r3, #0]
 800e9ac:	685b      	ldreq	r3, [r3, #4]
 800e9ae:	6063      	str	r3, [r4, #4]
 800e9b0:	bf04      	itt	eq
 800e9b2:	1852      	addeq	r2, r2, r1
 800e9b4:	6022      	streq	r2, [r4, #0]
 800e9b6:	6004      	str	r4, [r0, #0]
 800e9b8:	e7ec      	b.n	800e994 <_free_r+0x24>
 800e9ba:	4613      	mov	r3, r2
 800e9bc:	685a      	ldr	r2, [r3, #4]
 800e9be:	b10a      	cbz	r2, 800e9c4 <_free_r+0x54>
 800e9c0:	42a2      	cmp	r2, r4
 800e9c2:	d9fa      	bls.n	800e9ba <_free_r+0x4a>
 800e9c4:	6819      	ldr	r1, [r3, #0]
 800e9c6:	1858      	adds	r0, r3, r1
 800e9c8:	42a0      	cmp	r0, r4
 800e9ca:	d10b      	bne.n	800e9e4 <_free_r+0x74>
 800e9cc:	6820      	ldr	r0, [r4, #0]
 800e9ce:	4401      	add	r1, r0
 800e9d0:	1858      	adds	r0, r3, r1
 800e9d2:	4282      	cmp	r2, r0
 800e9d4:	6019      	str	r1, [r3, #0]
 800e9d6:	d1dd      	bne.n	800e994 <_free_r+0x24>
 800e9d8:	6810      	ldr	r0, [r2, #0]
 800e9da:	6852      	ldr	r2, [r2, #4]
 800e9dc:	605a      	str	r2, [r3, #4]
 800e9de:	4401      	add	r1, r0
 800e9e0:	6019      	str	r1, [r3, #0]
 800e9e2:	e7d7      	b.n	800e994 <_free_r+0x24>
 800e9e4:	d902      	bls.n	800e9ec <_free_r+0x7c>
 800e9e6:	230c      	movs	r3, #12
 800e9e8:	602b      	str	r3, [r5, #0]
 800e9ea:	e7d3      	b.n	800e994 <_free_r+0x24>
 800e9ec:	6820      	ldr	r0, [r4, #0]
 800e9ee:	1821      	adds	r1, r4, r0
 800e9f0:	428a      	cmp	r2, r1
 800e9f2:	bf04      	itt	eq
 800e9f4:	6811      	ldreq	r1, [r2, #0]
 800e9f6:	6852      	ldreq	r2, [r2, #4]
 800e9f8:	6062      	str	r2, [r4, #4]
 800e9fa:	bf04      	itt	eq
 800e9fc:	1809      	addeq	r1, r1, r0
 800e9fe:	6021      	streq	r1, [r4, #0]
 800ea00:	605c      	str	r4, [r3, #4]
 800ea02:	e7c7      	b.n	800e994 <_free_r+0x24>
 800ea04:	bd38      	pop	{r3, r4, r5, pc}
 800ea06:	bf00      	nop
 800ea08:	24000224 	.word	0x24000224

0800ea0c <_malloc_r>:
 800ea0c:	b570      	push	{r4, r5, r6, lr}
 800ea0e:	1ccd      	adds	r5, r1, #3
 800ea10:	f025 0503 	bic.w	r5, r5, #3
 800ea14:	3508      	adds	r5, #8
 800ea16:	2d0c      	cmp	r5, #12
 800ea18:	bf38      	it	cc
 800ea1a:	250c      	movcc	r5, #12
 800ea1c:	2d00      	cmp	r5, #0
 800ea1e:	4606      	mov	r6, r0
 800ea20:	db01      	blt.n	800ea26 <_malloc_r+0x1a>
 800ea22:	42a9      	cmp	r1, r5
 800ea24:	d903      	bls.n	800ea2e <_malloc_r+0x22>
 800ea26:	230c      	movs	r3, #12
 800ea28:	6033      	str	r3, [r6, #0]
 800ea2a:	2000      	movs	r0, #0
 800ea2c:	bd70      	pop	{r4, r5, r6, pc}
 800ea2e:	f000 f857 	bl	800eae0 <__malloc_lock>
 800ea32:	4a21      	ldr	r2, [pc, #132]	; (800eab8 <_malloc_r+0xac>)
 800ea34:	6814      	ldr	r4, [r2, #0]
 800ea36:	4621      	mov	r1, r4
 800ea38:	b991      	cbnz	r1, 800ea60 <_malloc_r+0x54>
 800ea3a:	4c20      	ldr	r4, [pc, #128]	; (800eabc <_malloc_r+0xb0>)
 800ea3c:	6823      	ldr	r3, [r4, #0]
 800ea3e:	b91b      	cbnz	r3, 800ea48 <_malloc_r+0x3c>
 800ea40:	4630      	mov	r0, r6
 800ea42:	f000 f83d 	bl	800eac0 <_sbrk_r>
 800ea46:	6020      	str	r0, [r4, #0]
 800ea48:	4629      	mov	r1, r5
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	f000 f838 	bl	800eac0 <_sbrk_r>
 800ea50:	1c43      	adds	r3, r0, #1
 800ea52:	d124      	bne.n	800ea9e <_malloc_r+0x92>
 800ea54:	230c      	movs	r3, #12
 800ea56:	6033      	str	r3, [r6, #0]
 800ea58:	4630      	mov	r0, r6
 800ea5a:	f000 f842 	bl	800eae2 <__malloc_unlock>
 800ea5e:	e7e4      	b.n	800ea2a <_malloc_r+0x1e>
 800ea60:	680b      	ldr	r3, [r1, #0]
 800ea62:	1b5b      	subs	r3, r3, r5
 800ea64:	d418      	bmi.n	800ea98 <_malloc_r+0x8c>
 800ea66:	2b0b      	cmp	r3, #11
 800ea68:	d90f      	bls.n	800ea8a <_malloc_r+0x7e>
 800ea6a:	600b      	str	r3, [r1, #0]
 800ea6c:	50cd      	str	r5, [r1, r3]
 800ea6e:	18cc      	adds	r4, r1, r3
 800ea70:	4630      	mov	r0, r6
 800ea72:	f000 f836 	bl	800eae2 <__malloc_unlock>
 800ea76:	f104 000b 	add.w	r0, r4, #11
 800ea7a:	1d23      	adds	r3, r4, #4
 800ea7c:	f020 0007 	bic.w	r0, r0, #7
 800ea80:	1ac3      	subs	r3, r0, r3
 800ea82:	d0d3      	beq.n	800ea2c <_malloc_r+0x20>
 800ea84:	425a      	negs	r2, r3
 800ea86:	50e2      	str	r2, [r4, r3]
 800ea88:	e7d0      	b.n	800ea2c <_malloc_r+0x20>
 800ea8a:	428c      	cmp	r4, r1
 800ea8c:	684b      	ldr	r3, [r1, #4]
 800ea8e:	bf16      	itet	ne
 800ea90:	6063      	strne	r3, [r4, #4]
 800ea92:	6013      	streq	r3, [r2, #0]
 800ea94:	460c      	movne	r4, r1
 800ea96:	e7eb      	b.n	800ea70 <_malloc_r+0x64>
 800ea98:	460c      	mov	r4, r1
 800ea9a:	6849      	ldr	r1, [r1, #4]
 800ea9c:	e7cc      	b.n	800ea38 <_malloc_r+0x2c>
 800ea9e:	1cc4      	adds	r4, r0, #3
 800eaa0:	f024 0403 	bic.w	r4, r4, #3
 800eaa4:	42a0      	cmp	r0, r4
 800eaa6:	d005      	beq.n	800eab4 <_malloc_r+0xa8>
 800eaa8:	1a21      	subs	r1, r4, r0
 800eaaa:	4630      	mov	r0, r6
 800eaac:	f000 f808 	bl	800eac0 <_sbrk_r>
 800eab0:	3001      	adds	r0, #1
 800eab2:	d0cf      	beq.n	800ea54 <_malloc_r+0x48>
 800eab4:	6025      	str	r5, [r4, #0]
 800eab6:	e7db      	b.n	800ea70 <_malloc_r+0x64>
 800eab8:	24000224 	.word	0x24000224
 800eabc:	24000228 	.word	0x24000228

0800eac0 <_sbrk_r>:
 800eac0:	b538      	push	{r3, r4, r5, lr}
 800eac2:	4c06      	ldr	r4, [pc, #24]	; (800eadc <_sbrk_r+0x1c>)
 800eac4:	2300      	movs	r3, #0
 800eac6:	4605      	mov	r5, r0
 800eac8:	4608      	mov	r0, r1
 800eaca:	6023      	str	r3, [r4, #0]
 800eacc:	f7f1 fe98 	bl	8000800 <_sbrk>
 800ead0:	1c43      	adds	r3, r0, #1
 800ead2:	d102      	bne.n	800eada <_sbrk_r+0x1a>
 800ead4:	6823      	ldr	r3, [r4, #0]
 800ead6:	b103      	cbz	r3, 800eada <_sbrk_r+0x1a>
 800ead8:	602b      	str	r3, [r5, #0]
 800eada:	bd38      	pop	{r3, r4, r5, pc}
 800eadc:	24004c5c 	.word	0x24004c5c

0800eae0 <__malloc_lock>:
 800eae0:	4770      	bx	lr

0800eae2 <__malloc_unlock>:
 800eae2:	4770      	bx	lr

0800eae4 <_init>:
 800eae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eae6:	bf00      	nop
 800eae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaea:	bc08      	pop	{r3}
 800eaec:	469e      	mov	lr, r3
 800eaee:	4770      	bx	lr

0800eaf0 <_fini>:
 800eaf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eaf2:	bf00      	nop
 800eaf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaf6:	bc08      	pop	{r3}
 800eaf8:	469e      	mov	lr, r3
 800eafa:	4770      	bx	lr
