<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Varun's Verilog</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/verilog.css">
    </head>
    <body>
        
        <div id="container--main">

            <a href="index.html">&#x2190; Home</a>
            <h1>VERILOG <div class="line-start"></div></h1>
            <div class ="line-break"></div>
            <section id="section--page">
                    <h1><strong> Gate- level Modelling</strong></h1>
                    <ul>
                        <li>Easy to describe the digital design</li>
                        <li>Premitive of true combinational logic gates are to describe the design</li>
                        <ul id="qualifications--list"><li>Such as <strong>not, and, or, nand, nor</strong> 26 different premitives are available in Verilog Library</li></ul>
                        <li>Also describes the interconnection of wires</li>
                    </ul>
            </section>
        </div>
    </body>
</html>