{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:58:54 2009 " "Info: Processing started: Tue Mar 10 19:58:54 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register Idecode:ID\|register_array\[2\]\[29\] memory Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a18~porta_address_reg2 31.723 ns " "Info: Slack time is 31.723 ns for clock \"clock\" between source register \"Idecode:ID\|register_array\[2\]\[29\]\" and destination memory \"Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a18~porta_address_reg2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "27.36 MHz 36.554 ns " "Info: Fmax is 27.36 MHz (period= 36.554 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "49.689 ns + Largest register memory " "Info: + Largest register to memory requirement is 49.689 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "50.000 ns + " "Info: + Setup relationship between source and destination is 50.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 50.000 ns " "Info: - Launch edge is 50.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 100.000 ns 50.000 ns inverted 50 " "Info: Clock period of Source clock \"clock\" is 100.000 ns with inverted offset of 50.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.066 ns + Largest " "Info: + Largest clock skew is -0.066 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.404 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.556 ns) 2.404 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a18~porta_address_reg2 2 MEM M4K_X49_Y19 14 " "Info: 2: + IC(0.718 ns) + CELL(0.556 ns) = 2.404 ns; Loc. = M4K_X49_Y19; Fanout = 14; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a18~porta_address_reg2'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "altsyncram_7me3.tdf" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/db/altsyncram_7me3.tdf" 385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 70.13 % ) " "Info: Total cell delay = 1.686 ns ( 70.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.87 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.470 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.547 ns) 2.470 ns Idecode:ID\|register_array\[2\]\[29\] 2 REG LC_X27_Y24_N4 2 " "Info: 2: + IC(0.793 ns) + CELL(0.547 ns) = 2.470 ns; Loc. = LC_X27_Y24_N4; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[2\]\[29\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { clock Idecode:ID|register_array[2][29] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 67.89 % ) " "Info: Total cell delay = 1.677 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.793 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Idecode:ID|register_array[2][29] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Idecode:ID|register_array[2][29] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Idecode:ID|register_array[2][29] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Idecode:ID|register_array[2][29] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns - " "Info: - Micro setup delay of destination is 0.072 ns" {  } { { "altsyncram_7me3.tdf" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/db/altsyncram_7me3.tdf" 385 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Idecode:ID|register_array[2][29] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Idecode:ID|register_array[2][29] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.966 ns - Longest register memory " "Info: - Longest register to memory delay is 17.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Idecode:ID\|register_array\[2\]\[29\] 1 REG LC_X27_Y24_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y24_N4; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[2\]\[29\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Idecode:ID|register_array[2][29] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.340 ns) 1.655 ns Idecode:ID\|D_read_data_1\[29\]~6444 2 COMB LC_X27_Y19_N2 1 " "Info: 2: + IC(1.315 ns) + CELL(0.340 ns) = 1.655 ns; Loc. = LC_X27_Y19_N2; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[29\]~6444'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { Idecode:ID|register_array[2][29] Idecode:ID|D_read_data_1[29]~6444 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.340 ns) 3.485 ns Idecode:ID\|D_read_data_1\[29\]~6445 3 COMB LC_X27_Y24_N3 1 " "Info: 3: + IC(1.490 ns) + CELL(0.340 ns) = 3.485 ns; Loc. = LC_X27_Y24_N3; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[29\]~6445'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { Idecode:ID|D_read_data_1[29]~6444 Idecode:ID|D_read_data_1[29]~6445 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.225 ns) 4.670 ns Idecode:ID\|D_read_data_1\[29\]~6453 4 COMB LC_X28_Y21_N2 1 " "Info: 4: + IC(0.960 ns) + CELL(0.225 ns) = 4.670 ns; Loc. = LC_X28_Y21_N2; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[29\]~6453'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { Idecode:ID|D_read_data_1[29]~6445 Idecode:ID|D_read_data_1[29]~6453 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.454 ns) 7.168 ns Idecode:ID\|D_read_data_1\[29\]~6454 5 COMB LC_X39_Y28_N1 1 " "Info: 5: + IC(2.044 ns) + CELL(0.454 ns) = 7.168 ns; Loc. = LC_X39_Y28_N1; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[29\]~6454'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { Idecode:ID|D_read_data_1[29]~6453 Idecode:ID|D_read_data_1[29]~6454 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.454 ns) 8.471 ns Idecode:ID\|D_read_data_1\[29\]~6465 6 COMB LC_X39_Y28_N7 2 " "Info: 6: + IC(0.849 ns) + CELL(0.454 ns) = 8.471 ns; Loc. = LC_X39_Y28_N7; Fanout = 2; COMB Node = 'Idecode:ID\|D_read_data_1\[29\]~6465'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { Idecode:ID|D_read_data_1[29]~6454 Idecode:ID|D_read_data_1[29]~6465 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.225 ns) 10.568 ns Idecode:ID\|D_read_data_1\[29\]~6466 7 COMB LC_X42_Y17_N6 1 " "Info: 7: + IC(1.872 ns) + CELL(0.225 ns) = 10.568 ns; Loc. = LC_X42_Y17_N6; Fanout = 1; COMB Node = 'Idecode:ID\|D_read_data_1\[29\]~6466'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { Idecode:ID|D_read_data_1[29]~6465 Idecode:ID|D_read_data_1[29]~6466 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.454 ns) 11.352 ns Idecode:ID\|Equal15~523 8 COMB LC_X42_Y17_N8 1 " "Info: 8: + IC(0.330 ns) + CELL(0.454 ns) = 11.352 ns; Loc. = LC_X42_Y17_N8; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~523'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Idecode:ID|D_read_data_1[29]~6466 Idecode:ID|Equal15~523 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.340 ns) 12.614 ns Idecode:ID\|Equal15~524 9 COMB LC_X41_Y19_N5 1 " "Info: 9: + IC(0.922 ns) + CELL(0.340 ns) = 12.614 ns; Loc. = LC_X41_Y19_N5; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~524'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 13.260 ns Idecode:ID\|Equal15~535 10 COMB LC_X41_Y19_N9 34 " "Info: 10: + IC(0.306 ns) + CELL(0.340 ns) = 13.260 ns; Loc. = LC_X41_Y19_N9; Fanout = 34; COMB Node = 'Idecode:ID\|Equal15~535'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.088 ns) 14.830 ns Ifetch:IFE\|process0~0 11 COMB LC_X48_Y20_N6 16 " "Info: 11: + IC(1.482 ns) + CELL(0.088 ns) = 14.830 ns; Loc. = LC_X48_Y20_N6; Fanout = 16; COMB Node = 'Ifetch:IFE\|process0~0'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.454 ns) 16.304 ns Ifetch:IFE\|PC~180 12 COMB LC_X51_Y20_N2 2 " "Info: 12: + IC(1.020 ns) + CELL(0.454 ns) = 16.304 ns; Loc. = LC_X51_Y20_N2; Fanout = 2; COMB Node = 'Ifetch:IFE\|PC~180'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { Ifetch:IFE|process0~0 Ifetch:IFE|PC~180 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.295 ns) 17.966 ns Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a18~porta_address_reg2 13 MEM M4K_X49_Y19 14 " "Info: 13: + IC(1.367 ns) + CELL(0.295 ns) = 17.966 ns; Loc. = M4K_X49_Y19; Fanout = 14; MEM Node = 'Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_7me3:auto_generated\|ram_block1a18~porta_address_reg2'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { Ifetch:IFE|PC~180 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "altsyncram_7me3.tdf" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/db/altsyncram_7me3.tdf" 385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.009 ns ( 22.31 % ) " "Info: Total cell delay = 4.009 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.957 ns ( 77.69 % ) " "Info: Total interconnect delay = 13.957 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.966 ns" { Idecode:ID|register_array[2][29] Idecode:ID|D_read_data_1[29]~6444 Idecode:ID|D_read_data_1[29]~6445 Idecode:ID|D_read_data_1[29]~6453 Idecode:ID|D_read_data_1[29]~6454 Idecode:ID|D_read_data_1[29]~6465 Idecode:ID|D_read_data_1[29]~6466 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~180 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "17.966 ns" { Idecode:ID|register_array[2][29] Idecode:ID|D_read_data_1[29]~6444 Idecode:ID|D_read_data_1[29]~6445 Idecode:ID|D_read_data_1[29]~6453 Idecode:ID|D_read_data_1[29]~6454 Idecode:ID|D_read_data_1[29]~6465 Idecode:ID|D_read_data_1[29]~6466 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~180 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } { 0.000ns 1.315ns 1.490ns 0.960ns 2.044ns 0.849ns 1.872ns 0.330ns 0.922ns 0.306ns 1.482ns 1.020ns 1.367ns } { 0.000ns 0.340ns 0.340ns 0.225ns 0.454ns 0.454ns 0.225ns 0.454ns 0.340ns 0.340ns 0.088ns 0.454ns 0.295ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clock Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { clock clock~out0 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.556ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { clock Idecode:ID|register_array[2][29] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { clock clock~out0 Idecode:ID|register_array[2][29] } { 0.000ns 0.000ns 0.793ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "17.966 ns" { Idecode:ID|register_array[2][29] Idecode:ID|D_read_data_1[29]~6444 Idecode:ID|D_read_data_1[29]~6445 Idecode:ID|D_read_data_1[29]~6453 Idecode:ID|D_read_data_1[29]~6454 Idecode:ID|D_read_data_1[29]~6465 Idecode:ID|D_read_data_1[29]~6466 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~180 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "17.966 ns" { Idecode:ID|register_array[2][29] Idecode:ID|D_read_data_1[29]~6444 Idecode:ID|D_read_data_1[29]~6445 Idecode:ID|D_read_data_1[29]~6453 Idecode:ID|D_read_data_1[29]~6454 Idecode:ID|D_read_data_1[29]~6465 Idecode:ID|D_read_data_1[29]~6466 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Ifetch:IFE|process0~0 Ifetch:IFE|PC~180 Ifetch:IFE|altsyncram:inst_memory|altsyncram_7me3:auto_generated|ram_block1a18~porta_address_reg2 } { 0.000ns 1.315ns 1.490ns 0.960ns 2.044ns 0.849ns 1.872ns 0.330ns 0.922ns 0.306ns 1.482ns 1.020ns 1.367ns } { 0.000ns 0.340ns 0.340ns 0.225ns 0.454ns 0.454ns 0.225ns 0.454ns 0.340ns 0.340ns 0.088ns 0.454ns 0.295ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register Ifetch:IFE\|Instruction\[10\] register Idecode:ID\|Sign_extend\[10\] 670 ps " "Info: Minimum slack time is 670 ps for clock \"clock\" between source register \"Ifetch:IFE\|Instruction\[10\]\" and destination register \"Idecode:ID\|Sign_extend\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.509 ns + Shortest register register " "Info: + Shortest register to register delay is 0.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ifetch:IFE\|Instruction\[10\] 1 REG LC_X47_Y20_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y20_N4; Fanout = 2; REG Node = 'Ifetch:IFE\|Instruction\[10\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ifetch:IFE|Instruction[10] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.089 ns) 0.509 ns Idecode:ID\|Sign_extend\[10\] 2 REG LC_X47_Y20_N6 1 " "Info: 2: + IC(0.420 ns) + CELL(0.089 ns) = 0.509 ns; Loc. = LC_X47_Y20_N6; Fanout = 1; REG Node = 'Idecode:ID\|Sign_extend\[10\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { Ifetch:IFE|Instruction[10] Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.089 ns ( 17.49 % ) " "Info: Total cell delay = 0.089 ns ( 17.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.420 ns ( 82.51 % ) " "Info: Total interconnect delay = 0.420 ns ( 82.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { Ifetch:IFE|Instruction[10] Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "0.509 ns" { Ifetch:IFE|Instruction[10] Idecode:ID|Sign_extend[10] } { 0.000ns 0.420ns } { 0.000ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.161 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.161 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.395 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns Idecode:ID\|Sign_extend\[10\] 2 REG LC_X47_Y20_N6 1 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X47_Y20_N6; Fanout = 1; REG Node = 'Idecode:ID\|Sign_extend\[10\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clock Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Idecode:ID|Sign_extend[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.395 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns Ifetch:IFE\|Instruction\[10\] 2 REG LC_X47_Y20_N4 2 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X47_Y20_N4; Fanout = 2; REG Node = 'Ifetch:IFE\|Instruction\[10\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clock Ifetch:IFE|Instruction[10] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Ifetch:IFE|Instruction[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Ifetch:IFE|Instruction[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Idecode:ID|Sign_extend[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Ifetch:IFE|Instruction[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Ifetch:IFE|Instruction[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Idecode:ID|Sign_extend[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Ifetch:IFE|Instruction[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Ifetch:IFE|Instruction[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { Ifetch:IFE|Instruction[10] Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "0.509 ns" { Ifetch:IFE|Instruction[10] Idecode:ID|Sign_extend[10] } { 0.000ns 0.420ns } { 0.000ns 0.089ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Idecode:ID|Sign_extend[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Idecode:ID|Sign_extend[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Ifetch:IFE|Instruction[10] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Ifetch:IFE|Instruction[10] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Idecode:ID\|register_array\[13\]\[17\] reset clock 11.794 ns register " "Info: tsu for register \"Idecode:ID\|register_array\[13\]\[17\]\" (data pin = \"reset\", clock pin = \"clock\") is 11.794 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.157 ns + Longest pin register " "Info: + Longest pin to register delay is 14.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns reset 1 PIN PIN_E13 164 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_E13; Fanout = 164; PIN Node = 'reset'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.043 ns) + CELL(0.340 ns) 8.518 ns Idecode:ID\|register_array\[13\]\[17\]~40333 2 COMB LC_X34_Y27_N6 32 " "Info: 2: + IC(7.043 ns) + CELL(0.340 ns) = 8.518 ns; Loc. = LC_X34_Y27_N6; Fanout = 32; COMB Node = 'Idecode:ID\|register_array\[13\]\[17\]~40333'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.383 ns" { reset Idecode:ID|register_array[13][17]~40333 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.972 ns) + CELL(0.667 ns) 14.157 ns Idecode:ID\|register_array\[13\]\[17\] 3 REG LC_X39_Y16_N3 2 " "Info: 3: + IC(4.972 ns) + CELL(0.667 ns) = 14.157 ns; Loc. = LC_X39_Y16_N3; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[13\]\[17\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.639 ns" { Idecode:ID|register_array[13][17]~40333 Idecode:ID|register_array[13][17] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 15.13 % ) " "Info: Total cell delay = 2.142 ns ( 15.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.015 ns ( 84.87 % ) " "Info: Total interconnect delay = 12.015 ns ( 84.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.157 ns" { reset Idecode:ID|register_array[13][17]~40333 Idecode:ID|register_array[13][17] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "14.157 ns" { reset reset~out0 Idecode:ID|register_array[13][17]~40333 Idecode:ID|register_array[13][17] } { 0.000ns 0.000ns 7.043ns 4.972ns } { 0.000ns 1.135ns 0.340ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.392 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.547 ns) 2.392 ns Idecode:ID\|register_array\[13\]\[17\] 2 REG LC_X39_Y16_N3 2 " "Info: 2: + IC(0.715 ns) + CELL(0.547 ns) = 2.392 ns; Loc. = LC_X39_Y16_N3; Fanout = 2; REG Node = 'Idecode:ID\|register_array\[13\]\[17\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clock Idecode:ID|register_array[13][17] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.11 % ) " "Info: Total cell delay = 1.677 ns ( 70.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.715 ns ( 29.89 % ) " "Info: Total interconnect delay = 0.715 ns ( 29.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { clock Idecode:ID|register_array[13][17] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.392 ns" { clock clock~out0 Idecode:ID|register_array[13][17] } { 0.000ns 0.000ns 0.715ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.157 ns" { reset Idecode:ID|register_array[13][17]~40333 Idecode:ID|register_array[13][17] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "14.157 ns" { reset reset~out0 Idecode:ID|register_array[13][17]~40333 Idecode:ID|register_array[13][17] } { 0.000ns 0.000ns 7.043ns 4.972ns } { 0.000ns 1.135ns 0.340ns 0.667ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { clock Idecode:ID|register_array[13][17] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.392 ns" { clock clock~out0 Idecode:ID|register_array[13][17] } { 0.000ns 0.000ns 0.715ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Zero_out Idecode:ID\|DD_write_register_address\[0\] 25.011 ns register " "Info: tco from clock \"clock\" to destination pin \"Zero_out\" through register \"Idecode:ID\|DD_write_register_address\[0\]\" is 25.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.395 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns Idecode:ID\|DD_write_register_address\[0\] 2 REG LC_X41_Y22_N4 5 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X41_Y22_N4; Fanout = 5; REG Node = 'Idecode:ID\|DD_write_register_address\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clock Idecode:ID|DD_write_register_address[0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Idecode:ID|DD_write_register_address[0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Idecode:ID|DD_write_register_address[0] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.443 ns + Longest register pin " "Info: + Longest register to pin delay is 22.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Idecode:ID\|DD_write_register_address\[0\] 1 REG LC_X41_Y22_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y22_N4; Fanout = 5; REG Node = 'Idecode:ID\|DD_write_register_address\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Idecode:ID|DD_write_register_address[0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.072 ns) + CELL(0.340 ns) 2.412 ns Idecode:ID\|process0~365 2 COMB LC_X35_Y27_N4 2 " "Info: 2: + IC(2.072 ns) + CELL(0.340 ns) = 2.412 ns; Loc. = LC_X35_Y27_N4; Fanout = 2; COMB Node = 'Idecode:ID\|process0~365'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { Idecode:ID|DD_write_register_address[0] Idecode:ID|process0~365 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.340 ns) 4.527 ns Idecode:ID\|process0~373 3 COMB LC_X41_Y22_N7 1 " "Info: 3: + IC(1.775 ns) + CELL(0.340 ns) = 4.527 ns; Loc. = LC_X41_Y22_N7; Fanout = 1; COMB Node = 'Idecode:ID\|process0~373'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { Idecode:ID|process0~365 Idecode:ID|process0~373 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.225 ns) 5.093 ns Idecode:ID\|process0~6 4 COMB LC_X41_Y22_N6 66 " "Info: 4: + IC(0.341 ns) + CELL(0.225 ns) = 5.093 ns; Loc. = LC_X41_Y22_N6; Fanout = 66; COMB Node = 'Idecode:ID\|process0~6'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { Idecode:ID|process0~373 Idecode:ID|process0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.225 ns) 7.214 ns Idecode:ID\|DD_read_data_2\[27\]~6062 5 COMB LC_X34_Y28_N6 48 " "Info: 5: + IC(1.896 ns) + CELL(0.225 ns) = 7.214 ns; Loc. = LC_X34_Y28_N6; Fanout = 48; COMB Node = 'Idecode:ID\|DD_read_data_2\[27\]~6062'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { Idecode:ID|process0~6 Idecode:ID|DD_read_data_2[27]~6062 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.347 ns) + CELL(0.454 ns) 11.015 ns Idecode:ID\|DD_read_data_2\[22\]~6408 6 COMB LC_X41_Y18_N3 1 " "Info: 6: + IC(3.347 ns) + CELL(0.454 ns) = 11.015 ns; Loc. = LC_X41_Y18_N3; Fanout = 1; COMB Node = 'Idecode:ID\|DD_read_data_2\[22\]~6408'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { Idecode:ID|DD_read_data_2[27]~6062 Idecode:ID|DD_read_data_2[22]~6408 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.088 ns) 12.671 ns Idecode:ID\|DD_read_data_2\[22\]~6419 7 COMB LC_X39_Y26_N8 2 " "Info: 7: + IC(1.568 ns) + CELL(0.088 ns) = 12.671 ns; Loc. = LC_X39_Y26_N8; Fanout = 2; COMB Node = 'Idecode:ID\|DD_read_data_2\[22\]~6419'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(0.088 ns) 14.641 ns Idecode:ID\|DD_read_data_2\[22\]~6420 8 COMB LC_X42_Y17_N7 1 " "Info: 8: + IC(1.882 ns) + CELL(0.088 ns) = 14.641 ns; Loc. = LC_X42_Y17_N7; Fanout = 1; COMB Node = 'Idecode:ID\|DD_read_data_2\[22\]~6420'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.225 ns) 15.214 ns Idecode:ID\|Equal15~523 9 COMB LC_X42_Y17_N8 1 " "Info: 9: + IC(0.348 ns) + CELL(0.225 ns) = 15.214 ns; Loc. = LC_X42_Y17_N8; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~523'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.340 ns) 16.476 ns Idecode:ID\|Equal15~524 10 COMB LC_X41_Y19_N5 1 " "Info: 10: + IC(0.922 ns) + CELL(0.340 ns) = 16.476 ns; Loc. = LC_X41_Y19_N5; Fanout = 1; COMB Node = 'Idecode:ID\|Equal15~524'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 17.122 ns Idecode:ID\|Equal15~535 11 COMB LC_X41_Y19_N9 34 " "Info: 11: + IC(0.306 ns) + CELL(0.340 ns) = 17.122 ns; Loc. = LC_X41_Y19_N9; Fanout = 34; COMB Node = 'Idecode:ID\|Equal15~535'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 } "NODE_NAME" } } { "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/appl/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.699 ns) + CELL(1.622 ns) 22.443 ns Zero_out 12 PIN PIN_B14 0 " "Info: 12: + IC(3.699 ns) + CELL(1.622 ns) = 22.443 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'Zero_out'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.321 ns" { Idecode:ID|Equal15~535 Zero_out } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.287 ns ( 19.10 % ) " "Info: Total cell delay = 4.287 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.156 ns ( 80.90 % ) " "Info: Total interconnect delay = 18.156 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "22.443 ns" { Idecode:ID|DD_write_register_address[0] Idecode:ID|process0~365 Idecode:ID|process0~373 Idecode:ID|process0~6 Idecode:ID|DD_read_data_2[27]~6062 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "22.443 ns" { Idecode:ID|DD_write_register_address[0] Idecode:ID|process0~365 Idecode:ID|process0~373 Idecode:ID|process0~6 Idecode:ID|DD_read_data_2[27]~6062 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } { 0.000ns 2.072ns 1.775ns 0.341ns 1.896ns 3.347ns 1.568ns 1.882ns 0.348ns 0.922ns 0.306ns 3.699ns } { 0.000ns 0.340ns 0.340ns 0.225ns 0.225ns 0.454ns 0.088ns 0.088ns 0.225ns 0.340ns 0.340ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock Idecode:ID|DD_write_register_address[0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 Idecode:ID|DD_write_register_address[0] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "22.443 ns" { Idecode:ID|DD_write_register_address[0] Idecode:ID|process0~365 Idecode:ID|process0~373 Idecode:ID|process0~6 Idecode:ID|DD_read_data_2[27]~6062 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "22.443 ns" { Idecode:ID|DD_write_register_address[0] Idecode:ID|process0~365 Idecode:ID|process0~373 Idecode:ID|process0~6 Idecode:ID|DD_read_data_2[27]~6062 Idecode:ID|DD_read_data_2[22]~6408 Idecode:ID|DD_read_data_2[22]~6419 Idecode:ID|DD_read_data_2[22]~6420 Idecode:ID|Equal15~523 Idecode:ID|Equal15~524 Idecode:ID|Equal15~535 Zero_out } { 0.000ns 2.072ns 1.775ns 0.341ns 1.896ns 3.347ns 1.568ns 1.882ns 0.348ns 0.922ns 0.306ns 3.699ns } { 0.000ns 0.340ns 0.340ns 0.225ns 0.225ns 0.454ns 0.088ns 0.088ns 0.225ns 0.340ns 0.340ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "control:CTL\|ALUop\[0\] reset clock -4.387 ns register " "Info: th for register \"control:CTL\|ALUop\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -4.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.395 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clock 1 CLK PIN_K6 1468 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 1468; CLK Node = 'clock'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.547 ns) 2.395 ns control:CTL\|ALUop\[0\] 2 REG LC_X48_Y20_N2 36 " "Info: 2: + IC(0.718 ns) + CELL(0.547 ns) = 2.395 ns; Loc. = LC_X48_Y20_N2; Fanout = 36; REG Node = 'control:CTL\|ALUop\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { clock control:CTL|ALUop[0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 70.02 % ) " "Info: Total cell delay = 1.677 ns ( 70.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.718 ns ( 29.98 % ) " "Info: Total interconnect delay = 0.718 ns ( 29.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock control:CTL|ALUop[0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 control:CTL|ALUop[0] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" 84 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.794 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns reset 1 PIN PIN_E13 164 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_E13; Fanout = 164; PIN Node = 'reset'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.421 ns) + CELL(0.238 ns) 6.794 ns control:CTL\|ALUop\[0\] 2 REG LC_X48_Y20_N2 36 " "Info: 2: + IC(5.421 ns) + CELL(0.238 ns) = 6.794 ns; Loc. = LC_X48_Y20_N2; Fanout = 36; REG Node = 'control:CTL\|ALUop\[0\]'" {  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.659 ns" { reset control:CTL|ALUop[0] } "NODE_NAME" } } { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 20.21 % ) " "Info: Total cell delay = 1.373 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.421 ns ( 79.79 % ) " "Info: Total interconnect delay = 5.421 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { reset control:CTL|ALUop[0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { reset reset~out0 control:CTL|ALUop[0] } { 0.000ns 0.000ns 5.421ns } { 0.000ns 1.135ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { clock control:CTL|ALUop[0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "2.395 ns" { clock clock~out0 control:CTL|ALUop[0] } { 0.000ns 0.000ns 0.718ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { reset control:CTL|ALUop[0] } "NODE_NAME" } } { "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/appl/altera/71/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { reset reset~out0 control:CTL|ALUop[0] } { 0.000ns 0.000ns 5.421ns } { 0.000ns 1.135ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 19:59:01 2009 " "Info: Processing ended: Tue Mar 10 19:59:01 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
