--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml ps2.twx ps2.ncd -o ps2.twr ps2.pcf -ucf pines_prueba2.ucf

Design file:              ps2.ncd
Physical constraint file: ps2.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 273 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.373ns.
--------------------------------------------------------------------------------

Paths for end point b_reg_3 (SLICE_X34Y2.C3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_1 (FF)
  Destination:          b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_1 to b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.BQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_1
    SLICE_X20Y12.D2      net (fanout=3)        1.218   filtro_reg<1>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.C3       net (fanout=14)       2.098   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_3_rstpot
                                                       b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (1.050ns logic, 3.316ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_0 (FF)
  Destination:          b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_0 to b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_0
    SLICE_X20Y12.D3      net (fanout=2)        1.159   filtro_reg<0>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.C3       net (fanout=14)       2.098   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_3_rstpot
                                                       b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.050ns logic, 3.257ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_2 (FF)
  Destination:          b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_2 to b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.CQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_2
    SLICE_X20Y12.D1      net (fanout=3)        0.764   filtro_reg<2>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.C3       net (fanout=14)       2.098   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_3_rstpot
                                                       b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.050ns logic, 2.862ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_4 (SLICE_X34Y2.D4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_1 (FF)
  Destination:          b_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_1 to b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.BQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_1
    SLICE_X20Y12.D2      net (fanout=3)        1.218   filtro_reg<1>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.D4       net (fanout=14)       2.029   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_4_rstpot
                                                       b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (1.050ns logic, 3.247ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_0 (FF)
  Destination:          b_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_0 to b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_0
    SLICE_X20Y12.D3      net (fanout=2)        1.159   filtro_reg<0>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.D4       net (fanout=14)       2.029   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_4_rstpot
                                                       b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.050ns logic, 3.188ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_2 (FF)
  Destination:          b_reg_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_2 to b_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.CQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_2
    SLICE_X20Y12.D1      net (fanout=3)        0.764   filtro_reg<2>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.D4       net (fanout=14)       2.029   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_4_rstpot
                                                       b_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.050ns logic, 2.793ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_1 (SLICE_X34Y2.A6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_1 (FF)
  Destination:          b_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.131ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_1 to b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.BQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_1
    SLICE_X20Y12.D2      net (fanout=3)        1.218   filtro_reg<1>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.A6       net (fanout=14)       1.863   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_1_rstpot
                                                       b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.050ns logic, 3.081ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_0 (FF)
  Destination:          b_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_0 to b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.AQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_0
    SLICE_X20Y12.D3      net (fanout=2)        1.159   filtro_reg<0>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.A6       net (fanout=14)       1.863   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_1_rstpot
                                                       b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (1.050ns logic, 3.022ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               filtro_reg_2 (FF)
  Destination:          b_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 2)
  Clock Path Skew:      0.028ns (0.345 - 0.317)
  Source Clock:         clk_i_BUFGP rising at 0.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: filtro_reg_2 to b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.CQ      Tcko                  0.476   filtro_reg<3>
                                                       filtro_reg_2
    SLICE_X20Y12.D1      net (fanout=3)        0.764   filtro_reg<2>
    SLICE_X20Y12.D       Tilo                  0.235   filtro_reg<3>
                                                       Mmux_f_ps2c_sgt11
    SLICE_X34Y2.A6       net (fanout=14)       1.863   Mmux_f_ps2c_sgt1
    SLICE_X34Y2.CLK      Tas                   0.339   b_reg<4>
                                                       b_reg_1_rstpot
                                                       b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.050ns logic, 2.627ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point b_reg_8 (SLICE_X28Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_8 (FF)
  Destination:          b_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_BUFGP rising at 10.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_reg_8 to b_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y2.DQ       Tcko                  0.200   b_reg<8>
                                                       b_reg_8
    SLICE_X28Y2.D6       net (fanout=3)        0.031   b_reg<8>
    SLICE_X28Y2.CLK      Tah         (-Th)    -0.190   b_reg<8>
                                                       b_reg_8_rstpot
                                                       b_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point estado_actl_FSM_FFd1 (SLICE_X20Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               estado_actl_FSM_FFd1 (FF)
  Destination:          estado_actl_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_BUFGP rising at 10.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: estado_actl_FSM_FFd1 to estado_actl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.AQ      Tcko                  0.200   estado_actl_FSM_FFd2
                                                       estado_actl_FSM_FFd1
    SLICE_X20Y10.A6      net (fanout=7)        0.049   estado_actl_FSM_FFd1
    SLICE_X20Y10.CLK     Tah         (-Th)    -0.190   estado_actl_FSM_FFd2
                                                       estado_actl_FSM_FFd1-In
                                                       estado_actl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.390ns logic, 0.049ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Paths for end point filtro_reg_3 (SLICE_X20Y12.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               filtro_reg_4 (FF)
  Destination:          filtro_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_i_BUFGP rising at 10.000ns
  Destination Clock:    clk_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: filtro_reg_4 to filtro_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.AQ      Tcko                  0.198   filtro_reg<7>
                                                       filtro_reg_4
    SLICE_X20Y12.DX      net (fanout=3)        0.211   filtro_reg<4>
    SLICE_X20Y12.CLK     Tckdi       (-Th)    -0.048   filtro_reg<3>
                                                       filtro_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.246ns logic, 0.211ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_i_BUFGP/BUFG/I0
  Logical resource: clk_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: n_reg<2>/CLK
  Logical resource: n_reg_1/CK
  Location pin: SLICE_X18Y10.CLK
  Clock network: clk_i_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: n_reg<2>/SR
  Logical resource: n_reg_1/SR
  Location pin: SLICE_X18Y10.SR
  Clock network: rst_i_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.373|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 273 paths, 0 nets, and 149 connections

Design statistics:
   Minimum period:   4.373ns{1}   (Maximum frequency: 228.676MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 10 13:56:13 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



