// Seed: 352604844
module module_0 (
    input uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri0 id_5,
    output uwire id_6,
    input uwire id_7,
    output tri0 id_8
);
  wire  id_10;
  uwire id_11 = (id_3);
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    output tri0  id_3
);
  initial id_3 = 1'b0;
  id_5(
      1
  );
  assign id_0 = -1 - id_1;
  id_6(
      .id_0(-1), .id_1(), .id_2(id_0)
  );
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.type_2 = 0;
endmodule
