// Seed: 755105314
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  module_0 modCall_1 ();
  generate
    always begin : LABEL_0
      if (1) id_3 <= -1;
    end
  endgenerate
  assign id_1 = id_3;
  parameter id_4 = 1;
endmodule
module module_2 #(
    parameter id_30 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    _id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  output wire id_36;
  module_0 modCall_1 ();
  output wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire _id_30;
  inout logic [7:0] id_29;
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
