

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt_MIV # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                          10 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_MIV # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000001c2000 	high:21 low:13
addr_dec_mask[ROW]   = 00000001ffe00000 	high:33 low:21
addr_dec_mask[COL]   = 000000000003c0ff 	high:18 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46
37727529be98a619d07dc0d3aca4d20a  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_I9DwiX"
Parsing file _cuobjdump_complete_output_I9DwiX
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_OPs8Gx"
Running: cat _ptx_OPs8Gx | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FmuN57
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FmuN57 --output-file  /dev/null 2> _ptx_OPs8Gxinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_OPs8Gx _ptx2_FmuN57 _ptx_OPs8Gxinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404400, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Q6IrQI"
Running: cat _ptx_Q6IrQI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BR69Aj
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BR69Aj --output-file  /dev/null 2> _ptx_Q6IrQIinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Q6IrQI _ptx2_BR69Aj _ptx_Q6IrQIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043f0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402c00, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cf0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402de0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bd0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_PpD3AU"
Running: cat _ptx_PpD3AU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4REZAv
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4REZAv --output-file  /dev/null 2> _ptx_PpD3AUinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_PpD3AU _ptx2_4REZAv _ptx_PpD3AUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404be0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b80, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nZVZR6"
Running: cat _ptx_nZVZR6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cSeL9H
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cSeL9H --output-file  /dev/null 2> _ptx_nZVZR6info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nZVZR6 _ptx2_cSeL9H _ptx_nZVZR6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b70, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x4065b0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_1tTZIj"
Running: cat _ptx_1tTZIj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_51MWiV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_51MWiV --output-file  /dev/null 2> _ptx_1tTZIjinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_1tTZIj _ptx2_51MWiV _ptx_1tTZIjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406530, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x4064a0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 9216 (ipc=18.4) sim_rate=9216 (inst/sec) elapsed = 0:0:00:01 / Fri Jul 27 18:19:51 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 527712 (ipc=95.9) sim_rate=263856 (inst/sec) elapsed = 0:0:00:02 / Fri Jul 27 18:19:53 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5759,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7912,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 7994
gpu_sim_insn = 692480
gpu_ipc =      86.6250
gpu_tot_sim_cycle = 7994
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      86.6250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 20
gpu_total_sim_rate=346240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14701
	L1I_total_cache_misses = 293
	L1I_total_cache_miss_rate = 0.0199
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 293
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:620	W0_Idle:5802	W0_Scoreboard:10936	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 312 
averagemflatency = 175 
max_icnt2mem_latency = 30 
max_icnt2sh_latency = 7993 
mrq_lat_table:645 	327 	885 	94 	131 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1070 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	845 	269 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	28 	22 	15 	24 	4 	0 	0 	0 	405 	595 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1972      1938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1978      2223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1976      2458         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1985      2632         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1984      2242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1991      2471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1951      2655         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1955      2843         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1957      3026         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1977      2171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1981      2294         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1964      2414         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1985      2181         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1819      2488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1623      2678         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1172      2199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1208      2530         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1989      2764         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1973      2157         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1995      2446         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1993      1936         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2001      1934         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      1999      1938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2002      1949         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1921      1943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1925      1942         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1926      1947         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1930      1946         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1936      1956         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1934      1964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1946      1963         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1939      1968         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 17.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 18.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 34.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/68 = 30.852942
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        18         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        18        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 37/34 = 1.09
number of total write accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 32/30 = 1.07
average mf latency per bank:
dram[0]:        105        92    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         91        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         94        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         91        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         94        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         92        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         93        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         90        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         92        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         96        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         93        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         95        84    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         94        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         93        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         86        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         88        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         86        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         93        86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         95        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         90        85    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         96        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         90        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         93        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         94        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         92        94    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         91        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         92        95    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         93        99    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         92        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         93        98    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         91        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         93        99    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        279       216         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        201       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        273       190         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        199       180         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        262       174         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        203       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        254       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        193       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        254       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        312       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        250       194         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        267       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        260       187         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        267       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        198       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        270       188         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        206       209         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        274       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        206       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        306       247         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        206       197         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        281       196         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        288       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        231       272         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        207       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        233       276         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        237       309         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        193       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        238       308         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        199       203         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        242       312         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5945 n_act=3 n_pre=1 n_req=69 n_rd=74 n_write=64 bw_util=0.04534
n_activity=757 dram_eff=0.3646
bk0: 38a 5771i bk1: 36a 5738i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025957
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=709 dram_eff=0.3724
bk0: 36a 5755i bk1: 32a 5780i bk2: 0a 6087i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0313783
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=717 dram_eff=0.3682
bk0: 36a 5776i bk1: 32a 5768i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6086i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6088i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0356497
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=707 dram_eff=0.3734
bk0: 36a 5769i bk1: 32a 5767i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0228356
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=707 dram_eff=0.3734
bk0: 36a 5758i bk1: 32a 5784i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0272712
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=702 dram_eff=0.3761
bk0: 36a 5746i bk1: 32a 5754i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0468211
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=691 dram_eff=0.3821
bk0: 36a 5757i bk1: 32a 5747i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6086i bk7: 0a 6086i bk8: 0a 6086i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6088i bk12: 0a 6088i bk13: 0a 6088i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.034664
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=702 dram_eff=0.3761
bk0: 36a 5761i bk1: 32a 5742i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6086i bk7: 0a 6086i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6088i bk13: 0a 6088i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0292426
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=721 dram_eff=0.3662
bk0: 36a 5773i bk1: 32a 5775i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6086i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6088i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0274355
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=719 dram_eff=0.3672
bk0: 36a 5760i bk1: 32a 5764i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0359783
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=722 dram_eff=0.3657
bk0: 36a 5755i bk1: 32a 5786i bk2: 0a 6087i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0366355
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=722 dram_eff=0.3657
bk0: 36a 5747i bk1: 32a 5794i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6086i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6088i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.041564
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=710 dram_eff=0.3718
bk0: 36a 5743i bk1: 32a 5748i bk2: 0a 6087i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0372926
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5949 n_act=3 n_pre=1 n_req=67 n_rd=70 n_write=64 bw_util=0.04403
n_activity=713 dram_eff=0.3759
bk0: 38a 5731i bk1: 32a 5764i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0445211
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5947 n_act=3 n_pre=1 n_req=68 n_rd=72 n_write=64 bw_util=0.04469
n_activity=725 dram_eff=0.3752
bk0: 40a 5738i bk1: 32a 5759i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0354855
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents
MSHR: tag=0x80018f80, atomic=0 1 entries : 0x7f7968b93690 :  mf: uid= 19369, sid02:w15, part=15, addr=0x80018f80, load , size=128, unknown  status = IN_PARTITION_DRAM (7993), 

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5948 n_act=3 n_pre=1 n_req=68 n_rd=71 n_write=64 bw_util=0.04436
n_activity=716 dram_eff=0.3771
bk0: 39a 5753i bk1: 32a 5735i bk2: 0a 6085i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0239855
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5947 n_act=3 n_pre=1 n_req=68 n_rd=72 n_write=64 bw_util=0.04469
n_activity=723 dram_eff=0.3762
bk0: 40a 5754i bk1: 32a 5745i bk2: 0a 6085i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0382783
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=712 dram_eff=0.3708
bk0: 36a 5781i bk1: 32a 5755i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6086i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6088i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0284212
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=725 dram_eff=0.3641
bk0: 36a 5773i bk1: 32a 5786i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0367997
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5953 n_act=2 n_pre=0 n_req=66 n_rd=68 n_write=64 bw_util=0.04337
n_activity=715 dram_eff=0.3692
bk0: 36a 5769i bk1: 32a 5779i bk2: 0a 6086i bk3: 0a 6086i bk4: 0a 6086i bk5: 0a 6086i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0266141
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=692 dram_eff=0.3699
bk0: 36a 5782i bk1: 32a 5802i bk2: 0a 6085i bk3: 0a 6086i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0218498
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=685 dram_eff=0.3737
bk0: 36a 5766i bk1: 32a 5797i bk2: 0a 6085i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0208641
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=700 dram_eff=0.3657
bk0: 36a 5783i bk1: 32a 5818i bk2: 0a 6085i bk3: 0a 6086i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0169213
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=690 dram_eff=0.371
bk0: 36a 5762i bk1: 32a 5811i bk2: 0a 6085i bk3: 0a 6086i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6088i bk15: 0a 6088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0244784
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=689 dram_eff=0.3716
bk0: 36a 5765i bk1: 32a 5806i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0294069
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=686 dram_eff=0.3732
bk0: 36a 5753i bk1: 32a 5796i bk2: 0a 6087i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0233284
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=688 dram_eff=0.3721
bk0: 36a 5765i bk1: 32a 5802i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0284212
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=683 dram_eff=0.3748
bk0: 36a 5759i bk1: 32a 5813i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0363069
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=694 dram_eff=0.3689
bk0: 36a 5767i bk1: 32a 5810i bk2: 0a 6087i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0277641
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=680 dram_eff=0.3765
bk0: 36a 5763i bk1: 32a 5797i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0238213
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=695 dram_eff=0.3683
bk0: 36a 5771i bk1: 32a 5801i bk2: 0a 6087i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0220141
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6087 n_nop=5957 n_act=2 n_pre=0 n_req=64 n_rd=68 n_write=60 bw_util=0.04206
n_activity=670 dram_eff=0.3821
bk0: 36a 5761i bk1: 32a 5785i bk2: 0a 6086i bk3: 0a 6087i bk4: 0a 6087i bk5: 0a 6087i bk6: 0a 6087i bk7: 0a 6087i bk8: 0a 6087i bk9: 0a 6087i bk10: 0a 6087i bk11: 0a 6087i bk12: 0a 6087i bk13: 0a 6087i bk14: 0a 6087i bk15: 0a 6087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0264498

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39, Miss = 37, Miss_rate = 0.949, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 37, Miss = 35, Miss_rate = 0.946, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[14]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[16]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.355
	minimum = 6
	maximum = 139
Network latency average = 9.93043
	minimum = 6
	maximum = 131
Slowest packet = 173
Flit latency average = 8.74468
	minimum = 6
	maximum = 127
Slowest flit = 508
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00592998
	minimum = 0 (at node 0)
	maximum = 0.0555417 (at node 1)
Accepted packet rate average = 0.00592998
	minimum = 0 (at node 0)
	maximum = 0.0555417 (at node 1)
Injected flit rate average = 0.017774
	minimum = 0 (at node 0)
	maximum = 0.255692 (at node 1)
Accepted flit rate average= 0.017774
	minimum = 0 (at node 0)
	maximum = 0.077308 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.355 (1 samples)
	minimum = 6 (1 samples)
	maximum = 139 (1 samples)
Network latency average = 9.93043 (1 samples)
	minimum = 6 (1 samples)
	maximum = 131 (1 samples)
Flit latency average = 8.74468 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00592998 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0555417 (1 samples)
Accepted packet rate average = 0.00592998 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0555417 (1 samples)
Injected flit rate average = 0.017774 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.255692 (1 samples)
Accepted flit rate average = 0.017774 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.077308 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 346240 (inst/sec)
gpgpu_simulation_rate = 3997 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402de0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,7994)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,7994)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,7994)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,7994)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,7994)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 8994  inst.: 837264 (ipc=144.8) sim_rate=279088 (inst/sec) elapsed = 0:0:00:03 / Fri Jul 27 18:19:54 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 10494  inst.: 977344 (ipc=113.9) sim_rate=244336 (inst/sec) elapsed = 0:0:00:04 / Fri Jul 27 18:19:55 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 11994  inst.: 1136528 (ipc=111.0) sim_rate=227305 (inst/sec) elapsed = 0:0:00:05 / Fri Jul 27 18:19:56 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 13494  inst.: 1292304 (ipc=109.1) sim_rate=215384 (inst/sec) elapsed = 0:0:00:06 / Fri Jul 27 18:19:57 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 14994  inst.: 1450544 (ipc=108.3) sim_rate=207220 (inst/sec) elapsed = 0:0:00:07 / Fri Jul 27 18:19:58 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 16994  inst.: 1656888 (ipc=107.2) sim_rate=207111 (inst/sec) elapsed = 0:0:00:08 / Fri Jul 27 18:19:59 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 18494  inst.: 1814240 (ipc=106.8) sim_rate=201582 (inst/sec) elapsed = 0:0:00:09 / Fri Jul 27 18:20:00 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 19994  inst.: 1975232 (ipc=106.9) sim_rate=197523 (inst/sec) elapsed = 0:0:00:10 / Fri Jul 27 18:20:01 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 21494  inst.: 2135480 (ipc=106.9) sim_rate=194134 (inst/sec) elapsed = 0:0:00:11 / Fri Jul 27 18:20:02 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 21994  inst.: 2184600 (ipc=106.6) sim_rate=182050 (inst/sec) elapsed = 0:0:00:12 / Fri Jul 27 18:20:03 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 23494  inst.: 2343888 (ipc=106.5) sim_rate=180299 (inst/sec) elapsed = 0:0:00:13 / Fri Jul 27 18:20:04 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 24994  inst.: 2500984 (ipc=106.4) sim_rate=178641 (inst/sec) elapsed = 0:0:00:14 / Fri Jul 27 18:20:05 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 26494  inst.: 2650624 (ipc=105.8) sim_rate=176708 (inst/sec) elapsed = 0:0:00:15 / Fri Jul 27 18:20:06 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 28494  inst.: 2859968 (ipc=105.7) sim_rate=178748 (inst/sec) elapsed = 0:0:00:16 / Fri Jul 27 18:20:07 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 29994  inst.: 3020784 (ipc=105.8) sim_rate=177693 (inst/sec) elapsed = 0:0:00:17 / Fri Jul 27 18:20:08 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 31494  inst.: 3175448 (ipc=105.7) sim_rate=176413 (inst/sec) elapsed = 0:0:00:18 / Fri Jul 27 18:20:09 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 32994  inst.: 3330496 (ipc=105.5) sim_rate=175289 (inst/sec) elapsed = 0:0:00:19 / Fri Jul 27 18:20:10 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 34494  inst.: 3484800 (ipc=105.4) sim_rate=174240 (inst/sec) elapsed = 0:0:00:20 / Fri Jul 27 18:20:11 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 35994  inst.: 3644400 (ipc=105.4) sim_rate=173542 (inst/sec) elapsed = 0:0:00:21 / Fri Jul 27 18:20:12 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,7,0) tid=(7,7,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 37994  inst.: 3852736 (ipc=105.3) sim_rate=175124 (inst/sec) elapsed = 0:0:00:22 / Fri Jul 27 18:20:13 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 39494  inst.: 4007744 (ipc=105.2) sim_rate=174249 (inst/sec) elapsed = 0:0:00:23 / Fri Jul 27 18:20:14 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 40994  inst.: 4169704 (ipc=105.4) sim_rate=173737 (inst/sec) elapsed = 0:0:00:24 / Fri Jul 27 18:20:15 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 42494  inst.: 4324456 (ipc=105.3) sim_rate=172978 (inst/sec) elapsed = 0:0:00:25 / Fri Jul 27 18:20:16 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 43994  inst.: 4475920 (ipc=105.1) sim_rate=172150 (inst/sec) elapsed = 0:0:00:26 / Fri Jul 27 18:20:17 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 45494  inst.: 4637096 (ipc=105.2) sim_rate=171744 (inst/sec) elapsed = 0:0:00:27 / Fri Jul 27 18:20:18 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 47494  inst.: 4845152 (ipc=105.1) sim_rate=173041 (inst/sec) elapsed = 0:0:00:28 / Fri Jul 27 18:20:19 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 48994  inst.: 5006328 (ipc=105.2) sim_rate=172632 (inst/sec) elapsed = 0:0:00:29 / Fri Jul 27 18:20:20 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 49494  inst.: 5055072 (ipc=105.1) sim_rate=168502 (inst/sec) elapsed = 0:0:00:30 / Fri Jul 27 18:20:21 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 50994  inst.: 5215336 (ipc=105.2) sim_rate=168236 (inst/sec) elapsed = 0:0:00:31 / Fri Jul 27 18:20:22 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 52494  inst.: 5365704 (ipc=105.0) sim_rate=167678 (inst/sec) elapsed = 0:0:00:32 / Fri Jul 27 18:20:23 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 53994  inst.: 5524400 (ipc=105.0) sim_rate=167406 (inst/sec) elapsed = 0:0:00:33 / Fri Jul 27 18:20:24 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 55994  inst.: 5734352 (ipc=105.0) sim_rate=168657 (inst/sec) elapsed = 0:0:00:34 / Fri Jul 27 18:20:25 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 57494  inst.: 5893576 (ipc=105.1) sim_rate=168387 (inst/sec) elapsed = 0:0:00:35 / Fri Jul 27 18:20:26 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 58994  inst.: 6049136 (ipc=105.0) sim_rate=168031 (inst/sec) elapsed = 0:0:00:36 / Fri Jul 27 18:20:27 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 60494  inst.: 6201984 (ipc=104.9) sim_rate=167621 (inst/sec) elapsed = 0:0:00:37 / Fri Jul 27 18:20:28 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 61994  inst.: 6358568 (ipc=104.9) sim_rate=167330 (inst/sec) elapsed = 0:0:00:38 / Fri Jul 27 18:20:29 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 63994  inst.: 6562256 (ipc=104.8) sim_rate=168262 (inst/sec) elapsed = 0:0:00:39 / Fri Jul 27 18:20:30 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 65494  inst.: 6716496 (ipc=104.8) sim_rate=167912 (inst/sec) elapsed = 0:0:00:40 / Fri Jul 27 18:20:31 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 66994  inst.: 6878336 (ipc=104.8) sim_rate=167764 (inst/sec) elapsed = 0:0:00:41 / Fri Jul 27 18:20:32 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 68494  inst.: 7032136 (ipc=104.8) sim_rate=167431 (inst/sec) elapsed = 0:0:00:42 / Fri Jul 27 18:20:33 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 69994  inst.: 7182600 (ipc=104.7) sim_rate=167037 (inst/sec) elapsed = 0:0:00:43 / Fri Jul 27 18:20:34 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 71994  inst.: 7391856 (ipc=104.7) sim_rate=167996 (inst/sec) elapsed = 0:0:00:44 / Fri Jul 27 18:20:35 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 73494  inst.: 7546344 (ipc=104.6) sim_rate=167696 (inst/sec) elapsed = 0:0:00:45 / Fri Jul 27 18:20:36 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 74994  inst.: 7705784 (ipc=104.7) sim_rate=167517 (inst/sec) elapsed = 0:0:00:46 / Fri Jul 27 18:20:37 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 76494  inst.: 7861512 (ipc=104.7) sim_rate=167266 (inst/sec) elapsed = 0:0:00:47 / Fri Jul 27 18:20:38 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 77994  inst.: 8015664 (ipc=104.6) sim_rate=166993 (inst/sec) elapsed = 0:0:00:48 / Fri Jul 27 18:20:39 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 79994  inst.: 8226784 (ipc=104.6) sim_rate=167893 (inst/sec) elapsed = 0:0:00:49 / Fri Jul 27 18:20:40 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 81494  inst.: 8386496 (ipc=104.7) sim_rate=167729 (inst/sec) elapsed = 0:0:00:50 / Fri Jul 27 18:20:41 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 82994  inst.: 8545608 (ipc=104.7) sim_rate=167560 (inst/sec) elapsed = 0:0:00:51 / Fri Jul 27 18:20:42 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 84494  inst.: 8706448 (ipc=104.8) sim_rate=167431 (inst/sec) elapsed = 0:0:00:52 / Fri Jul 27 18:20:43 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 85994  inst.: 8865136 (ipc=104.8) sim_rate=167266 (inst/sec) elapsed = 0:0:00:53 / Fri Jul 27 18:20:44 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 87494  inst.: 9023152 (ipc=104.8) sim_rate=167095 (inst/sec) elapsed = 0:0:00:54 / Fri Jul 27 18:20:45 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 88994  inst.: 9178032 (ipc=104.8) sim_rate=166873 (inst/sec) elapsed = 0:0:00:55 / Fri Jul 27 18:20:46 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 90994  inst.: 9385408 (ipc=104.7) sim_rate=167596 (inst/sec) elapsed = 0:0:00:56 / Fri Jul 27 18:20:47 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 92494  inst.: 9545680 (ipc=104.8) sim_rate=167468 (inst/sec) elapsed = 0:0:00:57 / Fri Jul 27 18:20:48 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 93994  inst.: 9700600 (ipc=104.7) sim_rate=167251 (inst/sec) elapsed = 0:0:00:58 / Fri Jul 27 18:20:49 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 95494  inst.: 9857520 (ipc=104.7) sim_rate=167076 (inst/sec) elapsed = 0:0:00:59 / Fri Jul 27 18:20:50 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 96994  inst.: 10018016 (ipc=104.8) sim_rate=166966 (inst/sec) elapsed = 0:0:01:00 / Fri Jul 27 18:20:51 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 98494  inst.: 10175256 (ipc=104.8) sim_rate=166807 (inst/sec) elapsed = 0:0:01:01 / Fri Jul 27 18:20:52 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 100494  inst.: 10383552 (ipc=104.8) sim_rate=167476 (inst/sec) elapsed = 0:0:01:02 / Fri Jul 27 18:20:53 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 101994  inst.: 10535864 (ipc=104.7) sim_rate=167235 (inst/sec) elapsed = 0:0:01:03 / Fri Jul 27 18:20:54 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 103494  inst.: 10696776 (ipc=104.8) sim_rate=167137 (inst/sec) elapsed = 0:0:01:04 / Fri Jul 27 18:20:55 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 104994  inst.: 10851992 (ipc=104.7) sim_rate=166953 (inst/sec) elapsed = 0:0:01:05 / Fri Jul 27 18:20:56 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 106494  inst.: 11007048 (ipc=104.7) sim_rate=166773 (inst/sec) elapsed = 0:0:01:06 / Fri Jul 27 18:20:57 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(2,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108494  inst.: 11212312 (ipc=104.7) sim_rate=167347 (inst/sec) elapsed = 0:0:01:07 / Fri Jul 27 18:20:58 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 109994  inst.: 11370960 (ipc=104.7) sim_rate=167220 (inst/sec) elapsed = 0:0:01:08 / Fri Jul 27 18:20:59 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 111494  inst.: 11520536 (ipc=104.6) sim_rate=166964 (inst/sec) elapsed = 0:0:01:09 / Fri Jul 27 18:21:00 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 112994  inst.: 11673616 (ipc=104.6) sim_rate=166765 (inst/sec) elapsed = 0:0:01:10 / Fri Jul 27 18:21:01 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 114494  inst.: 11831568 (ipc=104.6) sim_rate=166641 (inst/sec) elapsed = 0:0:01:11 / Fri Jul 27 18:21:02 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 116494  inst.: 12042504 (ipc=104.6) sim_rate=167257 (inst/sec) elapsed = 0:0:01:12 / Fri Jul 27 18:21:03 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 117994  inst.: 12196280 (ipc=104.6) sim_rate=167072 (inst/sec) elapsed = 0:0:01:13 / Fri Jul 27 18:21:04 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 119494  inst.: 12348680 (ipc=104.5) sim_rate=166874 (inst/sec) elapsed = 0:0:01:14 / Fri Jul 27 18:21:05 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 120994  inst.: 12509984 (ipc=104.6) sim_rate=166799 (inst/sec) elapsed = 0:0:01:15 / Fri Jul 27 18:21:06 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 122494  inst.: 12665240 (ipc=104.6) sim_rate=166647 (inst/sec) elapsed = 0:0:01:16 / Fri Jul 27 18:21:07 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 124494  inst.: 12876864 (ipc=104.6) sim_rate=167232 (inst/sec) elapsed = 0:0:01:17 / Fri Jul 27 18:21:08 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 125994  inst.: 13026696 (ipc=104.5) sim_rate=167008 (inst/sec) elapsed = 0:0:01:18 / Fri Jul 27 18:21:09 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 127494  inst.: 13185200 (ipc=104.5) sim_rate=166901 (inst/sec) elapsed = 0:0:01:19 / Fri Jul 27 18:21:10 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 128994  inst.: 13342288 (ipc=104.5) sim_rate=166778 (inst/sec) elapsed = 0:0:01:20 / Fri Jul 27 18:21:11 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 130494  inst.: 13493592 (ipc=104.5) sim_rate=166587 (inst/sec) elapsed = 0:0:01:21 / Fri Jul 27 18:21:12 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 132494  inst.: 13702504 (ipc=104.5) sim_rate=167103 (inst/sec) elapsed = 0:0:01:22 / Fri Jul 27 18:21:13 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 133994  inst.: 13862232 (ipc=104.5) sim_rate=167014 (inst/sec) elapsed = 0:0:01:23 / Fri Jul 27 18:21:14 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 135494  inst.: 14016256 (ipc=104.5) sim_rate=166860 (inst/sec) elapsed = 0:0:01:24 / Fri Jul 27 18:21:15 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 136994  inst.: 14174096 (ipc=104.5) sim_rate=166754 (inst/sec) elapsed = 0:0:01:25 / Fri Jul 27 18:21:16 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 138494  inst.: 14327968 (ipc=104.5) sim_rate=166604 (inst/sec) elapsed = 0:0:01:26 / Fri Jul 27 18:21:17 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (130776,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (130808,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130829,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (130832,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (130904,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (131055,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (131069,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (131209,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (131224,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (131260,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (131296,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 140494  inst.: 14506520 (ipc=104.3) sim_rate=166741 (inst/sec) elapsed = 0:0:01:27 / Fri Jul 27 18:21:18 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 142494  inst.: 14679208 (ipc=104.0) sim_rate=166809 (inst/sec) elapsed = 0:0:01:28 / Fri Jul 27 18:21:19 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (134778,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (134835,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (134861,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (135096,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (135123,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (135232,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (135262,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135268,7994), 3 CTAs running
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (135466,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (135485,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (135500,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135507,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (135537,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (135558,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (135639,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (136079,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (136263,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (136302,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (136471,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (136486,7994), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 144494  inst.: 14807480 (ipc=103.4) sim_rate=166376 (inst/sec) elapsed = 0:0:01:29 / Fri Jul 27 18:21:20 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (136507,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (136553,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (136572,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (136615,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (136633,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (136653,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 147494  inst.: 14901936 (ipc=101.9) sim_rate=165577 (inst/sec) elapsed = 0:0:01:30 / Fri Jul 27 18:21:21 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (140796,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140855,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (140870,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 151994  inst.: 15026120 (ipc=99.5) sim_rate=165122 (inst/sec) elapsed = 0:0:01:31 / Fri Jul 27 18:21:22 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 155994  inst.: 15133048 (ipc=97.6) sim_rate=164489 (inst/sec) elapsed = 0:0:01:32 / Fri Jul 27 18:21:23 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (149380,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (149504,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (149543,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (149593,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (151351,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (151366,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (151422,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (151552,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 160994  inst.: 15231888 (ipc=95.0) sim_rate=163783 (inst/sec) elapsed = 0:0:01:33 / Fri Jul 27 18:21:24 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (153228,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (153264,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (153286,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (153310,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (154265,7994), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (154337,7994), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (154352,7994), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (154373,7994), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 154374
gpu_sim_insn = 14548864
gpu_ipc =      94.2443
gpu_tot_sim_cycle = 162368
gpu_tot_sim_insn = 15241344
gpu_tot_ipc =      93.8691
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 946
gpu_stall_icnt2sh    = 9250
gpu_total_sim_rate=163885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 297722
	L1I_total_cache_misses = 738
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 28402, Miss = 14176, Miss_rate = 0.499, Pending_hits = 2622, Reservation_fails = 18040
	L1D_cache_core[1]: Access = 30207, Miss = 15113, Miss_rate = 0.500, Pending_hits = 2625, Reservation_fails = 16876
	L1D_cache_core[2]: Access = 30708, Miss = 15622, Miss_rate = 0.509, Pending_hits = 2623, Reservation_fails = 12518
	L1D_cache_core[3]: Access = 30743, Miss = 15919, Miss_rate = 0.518, Pending_hits = 2657, Reservation_fails = 21926
	L1D_cache_core[4]: Access = 39788, Miss = 20377, Miss_rate = 0.512, Pending_hits = 3313, Reservation_fails = 30684
	L1D_cache_core[5]: Access = 39788, Miss = 20422, Miss_rate = 0.513, Pending_hits = 3133, Reservation_fails = 34951
	L1D_cache_core[6]: Access = 39788, Miss = 20387, Miss_rate = 0.512, Pending_hits = 3144, Reservation_fails = 33748
	L1D_cache_core[7]: Access = 39101, Miss = 19881, Miss_rate = 0.508, Pending_hits = 3588, Reservation_fails = 32856
	L1D_cache_core[8]: Access = 39099, Miss = 20408, Miss_rate = 0.522, Pending_hits = 3534, Reservation_fails = 35217
	L1D_cache_core[9]: Access = 38602, Miss = 19998, Miss_rate = 0.518, Pending_hits = 3504, Reservation_fails = 35442
	L1D_cache_core[10]: Access = 38598, Miss = 19812, Miss_rate = 0.513, Pending_hits = 3151, Reservation_fails = 29761
	L1D_cache_core[11]: Access = 39788, Miss = 20365, Miss_rate = 0.512, Pending_hits = 3135, Reservation_fails = 33754
	L1D_cache_core[12]: Access = 39788, Miss = 20371, Miss_rate = 0.512, Pending_hits = 3185, Reservation_fails = 32626
	L1D_cache_core[13]: Access = 39788, Miss = 20374, Miss_rate = 0.512, Pending_hits = 3151, Reservation_fails = 32686
	L1D_cache_core[14]: Access = 38600, Miss = 19357, Miss_rate = 0.501, Pending_hits = 3598, Reservation_fails = 31256
	L1D_total_cache_accesses = 552788
	L1D_total_cache_misses = 282582
	L1D_total_cache_miss_rate = 0.5112
	L1D_total_cache_pending_hits = 46963
	L1D_total_cache_reservation_fails = 432341
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 1080
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.2185
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 72860
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 260511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 359481
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 296984
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 738
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 
distro:
4547, 4547, 4547, 4547, 4547, 4547, 
gpgpu_n_tot_thrd_icount = 17128448
gpgpu_n_tot_w_icount = 535264
gpgpu_n_stall_shd_mem = 815017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22069
gpgpu_n_mem_write_global = 261000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3235200
gpgpu_n_store_insn = 1632000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 815017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1030293	W0_Idle:32687	W0_Scoreboard:2632920	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72416	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:462848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 176552 {8:22069,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16296000 {40:152000,72:72000,136:37000,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3001384 {136:22069,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2088000 {8:261000,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 179 
max_icnt2mem_latency = 278 
max_icnt2sh_latency = 162367 
mrq_lat_table:1859 	953 	926 	99 	131 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	282620 	453 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16587 	41603 	178044 	46900 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12580 	8005 	1334 	158 	7 	0 	0 	0 	405 	595 	13169 	30889 	61494 	123154 	31294 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1972      1938       911       919         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1978      2223       905       916         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1976      2458       904      1092         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1985      2632       943      1007         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1984      2242      1058      5203         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1991      2471       946      1154         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1951      2655       932      1176         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1955      2843       947      5204         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1957      3026      1228      1331         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1977      2171       924      1147         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1981      2294       922      1087         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1964      2414      1161      1249         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1985      2181      1012      8284         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1819      2488       930      1147         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1623      2678      4198      1165         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1172      2199       946      8281         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      1208      2530       922      1176         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1989      2764      1225      1084         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1973      2157       920      3121         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      1995      2446      1010      1243         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1993      1936      1146      1134         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      2001      1934       928      3139         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      1999      1938      7318      1159         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      2002      1949       943      1171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1921      1943       920      1297         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1925      1942      2195      1075         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      1926      1947       919      1348         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      1930      1946      1016      1314         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      1936      1956      2157      1129         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1934      1964       926      6184         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1946      1963       941      1215         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      1939      1968      2228      1159         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 17.500000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 17.500000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 17.500000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3984/135 = 29.511110
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        18        18        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        18        18        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        18        18        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        18        18        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        18        18        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        18        30        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        19        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        19        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        18        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        20        18        28        28         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 2984
min_bank_accesses = 0!
chip skew: 97/92 = 1.05
number of total write accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 32/30 = 1.07
average mf latency per bank:
dram[0]:        154     22151     32288      2501    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         91     27488     37254      2253    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         94     26938     31650      2172    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         91     23296     32987      2761    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         94     29933     38890      2236    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         92     29713     32204      2042    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         90     23630     28912      2152    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         85     26099     36591      2456    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         89     30620     36413      2463    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         96     25930     32058      2175    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         93     27895     38289      2054    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         95     33161     37677      2402    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         94     27034      2373      2416    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         93     23223      2167      2016    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         86     27912      2049      2116    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         88     27214      2456      2443    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:         86     24950      2305      2429    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         93     30350      2416      2300    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         95     30035      2309      2200    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         90     23434      2593      2653    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         96     30464      2318      2462    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         90     29919      2203      1989    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:         93     28796      2116      2192    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         94     32172      2558      2500    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         92     31769      2391      2284    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         91     25733      2069      2178    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:      21706     30800      2177      2133    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:      26087     30549      2459      2257    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:      25207     25815      2519      2428    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:      25229     32504      2115      1998    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:      28594     32353      2121      2184    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:      28100     25813      2476      2348    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        279       544       602       448         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        201       346       370       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        273       245       246       248         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        199       306       324       360         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        262       257       372       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        203       240       249       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        254       229       259       242         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        193       236       311       231         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        254       426       541       503         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        312       323       348       366         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        250       322       358       278         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        267       357       308       333         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        260       310       280       236         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        267       264       287       234         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        198       263       255       232         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        270       297       332       249         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        206       253       276       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        274       310       254       358         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        290       265       331       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        206       293       298       243         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        306       253       235       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        206       322       336       235         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        281       301       249       244         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        288       308       303       239         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        231       357       386       229         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        207       235       253       233         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        297       477       456       396         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        237       362       403       246         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        226       255       248       223         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        286       363       283       226         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        324       409       424       340         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        319       345       253       238         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123368 n_act=5 n_pre=1 n_req=129 n_rd=194 n_write=64 bw_util=0.004174
n_activity=1231 dram_eff=0.4192
bk0: 38a 123316i bk1: 40a 123276i bk2: 60a 123498i bk3: 56a 123493i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150446
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=4 n_pre=0 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1189 dram_eff=0.4239
bk0: 36a 123300i bk1: 36a 123316i bk2: 60a 123504i bk3: 56a 123509i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00162579
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=4 n_pre=0 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1207 dram_eff=0.4176
bk0: 36a 123322i bk1: 36a 123306i bk2: 60a 123503i bk3: 56a 123512i bk4: 0a 123629i bk5: 0a 123630i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123633i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00177139
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=4 n_pre=0 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1193 dram_eff=0.4225
bk0: 36a 123315i bk1: 36a 123305i bk2: 60a 123501i bk3: 56a 123512i bk4: 0a 123630i bk5: 0a 123630i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011243
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=4 n_pre=0 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1195 dram_eff=0.4218
bk0: 36a 123304i bk1: 36a 123320i bk2: 60a 123504i bk3: 56a 123513i bk4: 0a 123631i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123631i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0014074
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=4 n_pre=0 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1192 dram_eff=0.4228
bk0: 36a 123292i bk1: 36a 123292i bk2: 60a 123506i bk3: 56a 123511i bk4: 0a 123629i bk5: 0a 123629i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230523
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123372 n_act=5 n_pre=1 n_req=127 n_rd=190 n_write=64 bw_util=0.004109
n_activity=1192 dram_eff=0.4262
bk0: 38a 123291i bk1: 36a 123283i bk2: 60a 123503i bk3: 56a 123509i bk4: 0a 123629i bk5: 0a 123629i bk6: 0a 123631i bk7: 0a 123631i bk8: 0a 123631i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123633i bk12: 0a 123634i bk13: 0a 123634i bk14: 0a 123634i bk15: 0a 123634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00174712
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123374 n_act=5 n_pre=1 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1195 dram_eff=0.4218
bk0: 40a 123292i bk1: 36a 123278i bk2: 56a 123507i bk3: 56a 123507i bk4: 0a 123629i bk5: 0a 123630i bk6: 0a 123630i bk7: 0a 123630i bk8: 0a 123631i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123633i bk13: 0a 123634i bk14: 0a 123634i bk15: 0a 123635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00146402
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=5 n_pre=1 n_req=125 n_rd=186 n_write=64 bw_util=0.004044
n_activity=1203 dram_eff=0.4156
bk0: 38a 123305i bk1: 36a 123310i bk2: 56a 123510i bk3: 56a 123511i bk4: 0a 123629i bk5: 0a 123630i bk6: 0a 123630i bk7: 0a 123631i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123633i bk11: 0a 123633i bk12: 0a 123633i bk13: 0a 123634i bk14: 0a 123634i bk15: 0a 123634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139123
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1195 dram_eff=0.4151
bk0: 36a 123305i bk1: 36a 123301i bk2: 56a 123514i bk3: 56a 123513i bk4: 0a 123631i bk5: 0a 123631i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00177139
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1192 dram_eff=0.4161
bk0: 36a 123300i bk1: 36a 123324i bk2: 56a 123512i bk3: 56a 123512i bk4: 0a 123631i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00183609
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1197 dram_eff=0.4144
bk0: 36a 123293i bk1: 36a 123332i bk2: 56a 123513i bk3: 56a 123512i bk4: 0a 123630i bk5: 0a 123630i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123633i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020464
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1175 dram_eff=0.4221
bk0: 36a 123289i bk1: 36a 123286i bk2: 56a 123508i bk3: 56a 123511i bk4: 0a 123631i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123631i bk8: 0a 123631i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184418
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123376 n_act=5 n_pre=1 n_req=125 n_rd=186 n_write=64 bw_util=0.004044
n_activity=1185 dram_eff=0.4219
bk0: 38a 123276i bk1: 36a 123301i bk2: 56a 123511i bk3: 56a 123510i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00220817
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123374 n_act=5 n_pre=1 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1195 dram_eff=0.4218
bk0: 40a 123283i bk1: 36a 123297i bk2: 56a 123511i bk3: 56a 123509i bk4: 0a 123630i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00177139
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123374 n_act=5 n_pre=1 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1192 dram_eff=0.4228
bk0: 40a 123296i bk1: 36a 123271i bk2: 56a 123513i bk3: 56a 123508i bk4: 0a 123631i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120519
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123374 n_act=5 n_pre=1 n_req=126 n_rd=188 n_write=64 bw_util=0.004077
n_activity=1197 dram_eff=0.4211
bk0: 40a 123300i bk1: 36a 123283i bk2: 56a 123510i bk3: 56a 123512i bk4: 0a 123629i bk5: 0a 123630i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0019008
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1179 dram_eff=0.4207
bk0: 36a 123328i bk1: 36a 123294i bk2: 56a 123512i bk3: 56a 123506i bk4: 0a 123629i bk5: 0a 123629i bk6: 0a 123630i bk7: 0a 123631i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123633i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147211
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1194 dram_eff=0.4154
bk0: 36a 123318i bk1: 36a 123321i bk2: 56a 123507i bk3: 56a 123510i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00184418
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=184 n_write=64 bw_util=0.004012
n_activity=1187 dram_eff=0.4179
bk0: 36a 123314i bk1: 36a 123315i bk2: 56a 123511i bk3: 56a 123512i bk4: 0a 123630i bk5: 0a 123631i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133461
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123384 n_act=4 n_pre=0 n_req=122 n_rd=184 n_write=60 bw_util=0.003947
n_activity=1158 dram_eff=0.4214
bk0: 36a 123327i bk1: 36a 123341i bk2: 56a 123513i bk3: 56a 123510i bk4: 0a 123630i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109195
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123384 n_act=4 n_pre=0 n_req=122 n_rd=184 n_write=60 bw_util=0.003947
n_activity=1153 dram_eff=0.4232
bk0: 36a 123311i bk1: 36a 123332i bk2: 56a 123508i bk3: 56a 123511i bk4: 0a 123632i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108386
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123384 n_act=4 n_pre=0 n_req=122 n_rd=184 n_write=60 bw_util=0.003947
n_activity=1174 dram_eff=0.4157
bk0: 36a 123329i bk1: 36a 123355i bk2: 56a 123513i bk3: 56a 123512i bk4: 0a 123630i bk5: 0a 123630i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000857383
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123384 n_act=4 n_pre=0 n_req=122 n_rd=184 n_write=60 bw_util=0.003947
n_activity=1164 dram_eff=0.4192
bk0: 36a 123307i bk1: 36a 123347i bk2: 56a 123512i bk3: 56a 123512i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123633i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122137
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123384 n_act=4 n_pre=0 n_req=122 n_rd=184 n_write=60 bw_util=0.003947
n_activity=1157 dram_eff=0.4218
bk0: 36a 123310i bk1: 36a 123341i bk2: 56a 123509i bk3: 56a 123511i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151255
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123384 n_act=4 n_pre=0 n_req=122 n_rd=184 n_write=60 bw_util=0.003947
n_activity=1160 dram_eff=0.4207
bk0: 36a 123299i bk1: 36a 123334i bk2: 56a 123514i bk3: 56a 123513i bk4: 0a 123630i bk5: 0a 123631i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114857
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.004012
n_activity=1177 dram_eff=0.4214
bk0: 40a 123304i bk1: 36a 123339i bk2: 56a 123514i bk3: 56a 123513i bk4: 0a 123630i bk5: 0a 123630i bk6: 0a 123631i bk7: 0a 123631i bk8: 0a 123631i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141549
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.004012
n_activity=1169 dram_eff=0.4243
bk0: 40a 123294i bk1: 36a 123349i bk2: 56a 123512i bk3: 56a 123513i bk4: 0a 123631i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183609
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.004012
n_activity=1178 dram_eff=0.4211
bk0: 40a 123304i bk1: 36a 123346i bk2: 56a 123510i bk3: 56a 123511i bk4: 0a 123630i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142358
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.004012
n_activity=1170 dram_eff=0.4239
bk0: 40a 123302i bk1: 36a 123334i bk2: 56a 123514i bk3: 56a 123513i bk4: 0a 123630i bk5: 0a 123630i bk6: 0a 123631i bk7: 0a 123631i bk8: 0a 123631i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011971
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.004012
n_activity=1183 dram_eff=0.4193
bk0: 40a 123307i bk1: 36a 123338i bk2: 56a 123515i bk3: 56a 123513i bk4: 0a 123630i bk5: 0a 123631i bk6: 0a 123631i bk7: 0a 123631i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111622
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=123632 n_nop=123380 n_act=4 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.004012
n_activity=1154 dram_eff=0.4298
bk0: 40a 123296i bk1: 36a 123323i bk2: 56a 123511i bk3: 56a 123505i bk4: 0a 123631i bk5: 0a 123632i bk6: 0a 123632i bk7: 0a 123632i bk8: 0a 123632i bk9: 0a 123632i bk10: 0a 123632i bk11: 0a 123632i bk12: 0a 123632i bk13: 0a 123632i bk14: 0a 123632i bk15: 0a 123632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00135078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10299, Miss = 97, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[1]: Access = 12234, Miss = 94, Miss_rate = 0.008, Pending_hits = 21, Reservation_fails = 1
L2_cache_bank[2]: Access = 11237, Miss = 94, Miss_rate = 0.008, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 10272, Miss = 94, Miss_rate = 0.009, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[4]: Access = 12219, Miss = 94, Miss_rate = 0.008, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[5]: Access = 11196, Miss = 94, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[6]: Access = 9732, Miss = 95, Miss_rate = 0.010, Pending_hits = 14, Reservation_fails = 27
L2_cache_bank[7]: Access = 11237, Miss = 94, Miss_rate = 0.008, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[8]: Access = 12238, Miss = 93, Miss_rate = 0.008, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 10174, Miss = 92, Miss_rate = 0.009, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[10]: Access = 11151, Miss = 92, Miss_rate = 0.008, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 12195, Miss = 92, Miss_rate = 0.008, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[12]: Access = 5756, Miss = 92, Miss_rate = 0.016, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[13]: Access = 5161, Miss = 93, Miss_rate = 0.018, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[14]: Access = 6166, Miss = 94, Miss_rate = 0.015, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[15]: Access = 6278, Miss = 94, Miss_rate = 0.015, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[16]: Access = 5254, Miss = 94, Miss_rate = 0.018, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[17]: Access = 6236, Miss = 92, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[18]: Access = 6207, Miss = 92, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[19]: Access = 5323, Miss = 92, Miss_rate = 0.017, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 6254, Miss = 92, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[21]: Access = 6157, Miss = 92, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[22]: Access = 5679, Miss = 92, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[23]: Access = 6295, Miss = 92, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[24]: Access = 6230, Miss = 92, Miss_rate = 0.015, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[25]: Access = 5172, Miss = 92, Miss_rate = 0.018, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[26]: Access = 10675, Miss = 94, Miss_rate = 0.009, Pending_hits = 19, Reservation_fails = 30
L2_cache_bank[27]: Access = 11746, Miss = 94, Miss_rate = 0.008, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 10790, Miss = 94, Miss_rate = 0.009, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[29]: Access = 11157, Miss = 94, Miss_rate = 0.008, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[30]: Access = 11682, Miss = 94, Miss_rate = 0.008, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 10763, Miss = 94, Miss_rate = 0.009, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 283165
L2_total_cache_misses = 2984
L2_total_cache_miss_rate = 0.0105
L2_total_cache_pending_hits = 444
L2_total_cache_reservation_fails = 59
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 32
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 27
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=371795
icnt_total_pkts_simt_to_mem=727165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8864
	minimum = 6
	maximum = 153
Network latency average = 11.0976
	minimum = 6
	maximum = 139
Slowest packet = 2890
Flit latency average = 11.1976
	minimum = 6
	maximum = 139
Slowest flit = 9828
Fragmentation average = 0.000216273
	minimum = 0
	maximum = 122
Injected packet rate average = 0.0777474
	minimum = 0.0331921 (at node 28)
	maximum = 0.132548 (at node 5)
Accepted packet rate average = 0.0777474
	minimum = 0.0331921 (at node 28)
	maximum = 0.132548 (at node 5)
Injected flit rate average = 0.150544
	minimum = 0.0493606 (at node 28)
	maximum = 0.352793 (at node 5)
Accepted flit rate average= 0.150544
	minimum = 0.0656717 (at node 40)
	maximum = 0.218301 (at node 16)
Injected packet length average = 1.93632
Accepted packet length average = 1.93632
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1207 (2 samples)
	minimum = 6 (2 samples)
	maximum = 146 (2 samples)
Network latency average = 10.514 (2 samples)
	minimum = 6 (2 samples)
	maximum = 135 (2 samples)
Flit latency average = 9.97113 (2 samples)
	minimum = 6 (2 samples)
	maximum = 133 (2 samples)
Fragmentation average = 0.000108136 (2 samples)
	minimum = 0 (2 samples)
	maximum = 61 (2 samples)
Injected packet rate average = 0.0418387 (2 samples)
	minimum = 0.0165961 (2 samples)
	maximum = 0.0940449 (2 samples)
Accepted packet rate average = 0.0418387 (2 samples)
	minimum = 0.0165961 (2 samples)
	maximum = 0.0940449 (2 samples)
Injected flit rate average = 0.0841589 (2 samples)
	minimum = 0.0246803 (2 samples)
	maximum = 0.304242 (2 samples)
Accepted flit rate average = 0.0841589 (2 samples)
	minimum = 0.0328358 (2 samples)
	maximum = 0.147804 (2 samples)
Injected packet size average = 2.01151 (2 samples)
Accepted packet size average = 2.01151 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 163885 (inst/sec)
gpgpu_simulation_rate = 1745 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,162368)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,162368)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,162368)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,162368)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,162368)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1197,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1201,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1218,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1228,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1236,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1243,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1262,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1265,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1270,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1289,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1296,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1301,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1307,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1317,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1328,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1334,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1341,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1349,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1362,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1364,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1389,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1395,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1395,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1403,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1407,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1413,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1416,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1419,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1423,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1424,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1426,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1427,162368), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1428,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1432,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1438,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1444,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1449,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1449,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1460,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1464,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1466,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1470,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1470,162368), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1482,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1492,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1499,162368), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 163868  inst.: 15358208 (ipc=77.9) sim_rate=163385 (inst/sec) elapsed = 0:0:01:34 / Fri Jul 27 18:21:25 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1503,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1503,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1510,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1514,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1518,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1524,162368), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1534,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1544,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1548,162368), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 4.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1549
gpu_sim_insn = 116864
gpu_ipc =      75.4448
gpu_tot_sim_cycle = 163917
gpu_tot_sim_insn = 15358208
gpu_tot_ipc =      93.6950
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1284
gpu_stall_icnt2sh    = 15670
gpu_total_sim_rate=163385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 300074
	L1I_total_cache_misses = 1074
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 28486, Miss = 14216, Miss_rate = 0.499, Pending_hits = 2628, Reservation_fails = 18282
	L1D_cache_core[1]: Access = 30291, Miss = 15153, Miss_rate = 0.500, Pending_hits = 2631, Reservation_fails = 17126
	L1D_cache_core[2]: Access = 30792, Miss = 15661, Miss_rate = 0.509, Pending_hits = 2630, Reservation_fails = 12791
	L1D_cache_core[3]: Access = 30823, Miss = 15957, Miss_rate = 0.518, Pending_hits = 2663, Reservation_fails = 22222
	L1D_cache_core[4]: Access = 39870, Miss = 20417, Miss_rate = 0.512, Pending_hits = 3318, Reservation_fails = 30973
	L1D_cache_core[5]: Access = 39870, Miss = 20462, Miss_rate = 0.513, Pending_hits = 3138, Reservation_fails = 35217
	L1D_cache_core[6]: Access = 39868, Miss = 20426, Miss_rate = 0.512, Pending_hits = 3149, Reservation_fails = 34005
	L1D_cache_core[7]: Access = 39185, Miss = 19921, Miss_rate = 0.508, Pending_hits = 3594, Reservation_fails = 33094
	L1D_cache_core[8]: Access = 39183, Miss = 20448, Miss_rate = 0.522, Pending_hits = 3540, Reservation_fails = 35418
	L1D_cache_core[9]: Access = 38686, Miss = 20037, Miss_rate = 0.518, Pending_hits = 3511, Reservation_fails = 35659
	L1D_cache_core[10]: Access = 38680, Miss = 19851, Miss_rate = 0.513, Pending_hits = 3157, Reservation_fails = 29950
	L1D_cache_core[11]: Access = 39848, Miss = 20394, Miss_rate = 0.512, Pending_hits = 3139, Reservation_fails = 33795
	L1D_cache_core[12]: Access = 39846, Miss = 20400, Miss_rate = 0.512, Pending_hits = 3188, Reservation_fails = 32636
	L1D_cache_core[13]: Access = 39848, Miss = 20403, Miss_rate = 0.512, Pending_hits = 3155, Reservation_fails = 32694
	L1D_cache_core[14]: Access = 38664, Miss = 19388, Miss_rate = 0.501, Pending_hits = 3602, Reservation_fails = 31289
	L1D_total_cache_accesses = 553940
	L1D_total_cache_misses = 283134
	L1D_total_cache_miss_rate = 0.5111
	L1D_total_cache_pending_hits = 47043
	L1D_total_cache_reservation_fails = 435151
	L1D_cache_data_port_util = 0.105
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 1528
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.1545
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75073
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1292
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1009
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 260511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 360078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 299000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4582, 4582, 4582, 4582, 4582, 4582, 35, 35, 
gpgpu_n_tot_thrd_icount = 17253888
gpgpu_n_tot_w_icount = 539184
gpgpu_n_stall_shd_mem = 818643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22621
gpgpu_n_mem_write_global = 261520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3241600
gpgpu_n_store_insn = 1635200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 818643
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1034336	W0_Idle:56566	W0_Scoreboard:2644300	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72640	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466544
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180968 {8:22621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16328320 {40:152304,72:72144,136:37072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1008 {8:126,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3076456 {136:22621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2092160 {8:261520,}
traffic_breakdown_memtocore[INST_ACC_R] = 17136 {136:126,}
maxmrqlatency = 59 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 180 
max_icnt2mem_latency = 278 
max_icnt2sh_latency = 163916 
mrq_lat_table:1912 	977 	931 	123 	132 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283359 	786 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16800 	41912 	178540 	46999 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12601 	8187 	1552 	284 	12 	0 	0 	0 	405 	595 	13169 	30889 	61494 	123154 	31814 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	325 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1972      1938       911       919         0         0         0         0       870         0         0         0         0         0         0         0 
dram[1]:      1978      2223       905       916         0         0         0         0       879         0         0         0         0         0         0         0 
dram[2]:      1976      2458       904      1092         0         0         0         0       834       853         0         0         0         0         0         0 
dram[3]:      1985      2632       943      1007         0         0         0         0       831       849         0         0         0         0         0         0 
dram[4]:      1984      2242      1058      5203         0         0         0         0       828       842         0         0         0         0         0         0 
dram[5]:      1991      2471       946      1154         0         0         0         0       853       855         0         0         0         0         0         0 
dram[6]:      1951      2655       932      1176         0         0         0         0       852       866         0         0         0         0         0         0 
dram[7]:      1955      2843       947      5204         0         0         0         0       841       863         0         0         0         0         0         0 
dram[8]:      1957      3026      1228      1331         0         0         0         0       838       819         0         0         0         0         0         0 
dram[9]:      1977      2171       924      1147         0         0         0         0       834       810         0         0         0         0         0         0 
dram[10]:      1981      2294       922      1087         0         0         0         0       832       806         0         0         0         0         0         0 
dram[11]:      1964      2414      1161      1249         0         0         0         0       857       802         0         0         0         0         0         0 
dram[12]:      1985      2181      1012      8284         0         0         0         0       855       827         0         0         0         0         0         0 
dram[13]:      1819      2488       930      1147         0         0         0         0       853       823         0         0         0         0         0         0 
dram[14]:      1623      2678      4198      1165         0         0         0         0       879       821         0         0         0         0         0         0 
dram[15]:      1172      2199       946      8281         0         0         0         0       874       842         0         0         0         0         0         0 
dram[16]:      1208      2530       922      1176         0         0         0         0       870       838         0         0         0         0         0         0 
dram[17]:      1989      2764      1225      1084         0         0         0         0       869       837         0         0         0         0         0         0 
dram[18]:      1973      2157       920      3121         0         0         0         0      1028       859         0         0         0         0         0         0 
dram[19]:      1995      2446      1010      1243         0         0         0         0      1014       857         0         0         0         0         0         0 
dram[20]:      1993      1936      1146      1134         0         0         0         0      1003       855         0         0         0         0         0         0 
dram[21]:      2001      1934       928      3139         0         0         0         0         0       819         0         0         0         0         0         0 
dram[22]:      1999      1938      7318      1159         0         0         0         0         0       817         0         0         0         0         0         0 
dram[23]:      2002      1949       943      1171         0         0         0         0         0       815         0         0         0         0         0         0 
dram[24]:      1921      1943       920      1297         0         0         0         0         0       813         0         0         0         0         0         0 
dram[25]:      1925      1942      2195      1075         0         0         0         0         0       842         0         0         0         0         0         0 
dram[26]:      1926      1947       919      1348         0         0         0         0         0       838         0         0         0         0         0         0 
dram[27]:      1930      1946      1016      1314         0         0         0         0         0       837         0         0         0         0         0         0 
dram[28]:      1936      1956      2157      1129         0         0         0         0         0       845         0         0         0         0         0         0 
dram[29]:      1934      1964       926      6184         0         0         0         0         0       841         0         0         0         0         0         0 
dram[30]:      1946      1963       941      1215         0         0         0         0         0       870         0         0         0         0         0         0 
dram[31]:      1939      1968      2228      1159         0         0         0         0         0       874         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 35.000000 36.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 34.000000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 17.500000 34.000000 30.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 17.500000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 17.500000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 17.500000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 18.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 34.000000 34.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 34.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 36.000000 32.000000 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4091/188 = 21.760639
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        20        30        28         0         0         0         0         2         0         0         0         0         0         0         0 
dram[1]:        18        18        30        28         0         0         0         0         2         0         0         0         0         0         0         0 
dram[2]:        18        18        30        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[3]:        18        18        30        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[4]:        18        18        30        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[5]:        18        18        30        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[6]:        19        18        30        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[7]:        20        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[8]:        19        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[9]:        18        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[10]:        18        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[11]:        19        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[12]:        20        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[13]:        19        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[14]:        20        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[15]:        20        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[16]:        20        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[17]:        18        18        28        28         0         0         0         0         2         4         0         0         0         0         0         0 
dram[18]:        18        18        28        28         0         0         0         0         2         3         0         0         0         0         0         0 
dram[19]:        18        18        28        28         0         0         0         0         2         2         0         0         0         0         0         0 
dram[20]:        18        18        28        28         0         0         0         0         1         2         0         0         0         0         0         0 
dram[21]:        18        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[22]:        18        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[23]:        18        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[24]:        18        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[25]:        18        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[26]:        20        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[27]:        20        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[28]:        20        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[29]:        20        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[30]:        20        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
dram[31]:        20        18        28        28         0         0         0         0         0         2         0         0         0         0         0         0 
total reads: 3091
min_bank_accesses = 0!
chip skew: 99/94 = 1.05
number of total write accesses:
dram[0]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        16        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 32/30 = 1.07
average mf latency per bank:
dram[0]:        154     22151     32288      2501    none      none      none      none        2783    none      none      none      none      none      none      none  
dram[1]:         91     27488     37254      2253    none      none      none      none        2186    none      none      none      none      none      none      none  
dram[2]:         94     26938     31650      2172    none      none      none      none        2380      1181    none      none      none      none      none      none  
dram[3]:         91     23296     32987      2761    none      none      none      none        3381      3060    none      none      none      none      none      none  
dram[4]:         94     29933     38890      2236    none      none      none      none        2474      2660    none      none      none      none      none      none  
dram[5]:         92     29713     32204      2042    none      none      none      none        1985      2100    none      none      none      none      none      none  
dram[6]:         90     23630     28912      2152    none      none      none      none        3178      2470    none      none      none      none      none      none  
dram[7]:         85     26099     36591      2456    none      none      none      none        2995      3418    none      none      none      none      none      none  
dram[8]:         89     30620     36413      2463    none      none      none      none        1953      2091    none      none      none      none      none      none  
dram[9]:         96     25930     32058      2175    none      none      none      none        2970      2047    none      none      none      none      none      none  
dram[10]:         93     27895     38289      2054    none      none      none      none        3083      2448    none      none      none      none      none      none  
dram[11]:         92     33161     37677      2402    none      none      none      none        1951      2028    none      none      none      none      none      none  
dram[12]:         89     27034      2373      2416    none      none      none      none        2123      1747    none      none      none      none      none      none  
dram[13]:         93     23223      2167      2016    none      none      none      none        2399      2327    none      none      none      none      none      none  
dram[14]:         86     27912      2049      2116    none      none      none      none        2639      2344    none      none      none      none      none      none  
dram[15]:         88     27214      2456      2443    none      none      none      none        2955      1664    none      none      none      none      none      none  
dram[16]:         86     24950      2305      2429    none      none      none      none        3051      2009    none      none      none      none      none      none  
dram[17]:         93     30350      2416      2300    none      none      none      none        2266      3048    none      none      none      none      none      none  
dram[18]:         95     30035      2309      2200    none      none      none      none        2760      2315    none      none      none      none      none      none  
dram[19]:         90     23434      2593      2653    none      none      none      none        2456      2548    none      none      none      none      none      none  
dram[20]:         96     30464      2318      2462    none      none      none      none        1364      2312    none      none      none      none      none      none  
dram[21]:         90     29919      2203      1989    none      none      none      none      none        1940    none      none      none      none      none      none  
dram[22]:         93     28796      2116      2192    none      none      none      none      none        2246    none      none      none      none      none      none  
dram[23]:         94     32172      2558      2500    none      none      none      none      none        2260    none      none      none      none      none      none  
dram[24]:         92     31769      2391      2284    none      none      none      none      none        1740    none      none      none      none      none      none  
dram[25]:         91     25733      2069      2178    none      none      none      none      none        2347    none      none      none      none      none      none  
dram[26]:      21706     30800      2177      2133    none      none      none      none      none        2577    none      none      none      none      none      none  
dram[27]:      26087     30549      2459      2257    none      none      none      none      none        2063    none      none      none      none      none      none  
dram[28]:      25207     25815      2519      2428    none      none      none      none      none        2332    none      none      none      none      none      none  
dram[29]:      25229     32504      2115      1998    none      none      none      none      none        2273    none      none      none      none      none      none  
dram[30]:      28594     32353      2121      2184    none      none      none      none      none        1768    none      none      none      none      none      none  
dram[31]:      28100     25813      2476      2348    none      none      none      none      none        2130    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        279       544       602       448         0         0         0         0       372         0         0         0         0         0         0         0
dram[1]:        201       346       370       379         0         0         0         0       320         0         0         0         0         0         0         0
dram[2]:        273       245       246       248         0         0         0         0       392       350         0         0         0         0         0         0
dram[3]:        199       306       324       360         0         0         0         0       508       477         0         0         0         0         0         0
dram[4]:        262       257       372       233         0         0         0         0       408       377         0         0         0         0         0         0
dram[5]:        203       240       249       233         0         0         0         0       326       356         0         0         0         0         0         0
dram[6]:        254       229       259       242         0         0         0         0       465       422         0         0         0         0         0         0
dram[7]:        193       236       311       231         0         0         0         0       484       490         0         0         0         0         0         0
dram[8]:        254       426       541       503         0         0         0         0       354       300         0         0         0         0         0         0
dram[9]:        312       323       348       366         0         0         0         0       433       336         0         0         0         0         0         0
dram[10]:        250       322       358       278         0         0         0         0       422       344         0         0         0         0         0         0
dram[11]:        267       357       308       333         0         0         0         0       338       313         0         0         0         0         0         0
dram[12]:        260       310       280       236         0         0         0         0       273       261         0         0         0         0         0         0
dram[13]:        267       264       287       234         0         0         0         0       323       316         0         0         0         0         0         0
dram[14]:        198       263       255       232         0         0         0         0       422       325         0         0         0         0         0         0
dram[15]:        270       297       332       249         0         0         0         0       429       222         0         0         0         0         0         0
dram[16]:        206       253       276       259         0         0         0         0       438       229         0         0         0         0         0         0
dram[17]:        274       310       254       358         0         0         0         0       358       433         0         0         0         0         0         0
dram[18]:        290       265       331       233         0         0         0         0       345       440         0         0         0         0         0         0
dram[19]:        206       293       298       243         0         0         0         0       278       377         0         0         0         0         0         0
dram[20]:        306       253       235       235         0         0         0         0       201       306         0         0         0         0         0         0
dram[21]:        206       322       336       235         0         0         0         0         0       263         0         0         0         0         0         0
dram[22]:        281       301       249       244         0         0         0         0         0       285         0         0         0         0         0         0
dram[23]:        288       308       303       239         0         0         0         0         0       313         0         0         0         0         0         0
dram[24]:        231       357       386       229         0         0         0         0         0       239         0         0         0         0         0         0
dram[25]:        207       235       253       233         0         0         0         0         0       273         0         0         0         0         0         0
dram[26]:        297       477       456       396         0         0         0         0         0       331         0         0         0         0         0         0
dram[27]:        237       362       403       246         0         0         0         0         0       302         0         0         0         0         0         0
dram[28]:        226       255       248       223         0         0         0         0         0       315         0         0         0         0         0         0
dram[29]:        286       363       283       226         0         0         0         0         0       281         0         0         0         0         0         0
dram[30]:        324       409       424       340         0         0         0         0         0       253         0         0         0         0         0         0
dram[31]:        319       345       253       238         0         0         0         0         0       303         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124542 n_act=6 n_pre=1 n_req=131 n_rd=198 n_write=64 bw_util=0.004198
n_activity=1251 dram_eff=0.4189
bk0: 38a 124495i bk1: 40a 124455i bk2: 60a 124677i bk3: 56a 124672i bk4: 0a 124811i bk5: 0a 124812i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124795i bk9: 0a 124810i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124810i bk13: 0a 124810i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155435
Memory Partition 1: 
Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124550 n_act=5 n_pre=0 n_req=128 n_rd=192 n_write=64 bw_util=0.004102
n_activity=1211 dram_eff=0.4228
bk0: 36a 124479i bk1: 36a 124495i bk2: 60a 124683i bk3: 56a 124688i bk4: 0a 124810i bk5: 0a 124812i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124797i bk9: 0a 124810i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124810i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00161043
Memory Partition 2: 
Cache L2_bank_002:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=6 n_pre=0 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1241 dram_eff=0.419
bk0: 36a 124501i bk1: 36a 124485i bk2: 60a 124682i bk3: 56a 124691i bk4: 0a 124808i bk5: 0a 124809i bk6: 0a 124811i bk7: 0a 124812i bk8: 4a 124796i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124812i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00181875
Memory Partition 3: 
Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=6 n_pre=0 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1227 dram_eff=0.4238
bk0: 36a 124494i bk1: 36a 124484i bk2: 60a 124680i bk3: 56a 124691i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124795i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124810i bk13: 0a 124810i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124989
Memory Partition 4: 
Cache L2_bank_004:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=6 n_pre=0 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1228 dram_eff=0.4235
bk0: 36a 124483i bk1: 36a 124499i bk2: 60a 124683i bk3: 56a 124692i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124810i bk7: 0a 124810i bk8: 4a 124797i bk9: 4a 124793i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0014582
Memory Partition 5: 
Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=6 n_pre=0 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1227 dram_eff=0.4238
bk0: 36a 124471i bk1: 36a 124471i bk2: 60a 124685i bk3: 56a 124690i bk4: 0a 124808i bk5: 0a 124808i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124797i bk9: 4a 124789i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00232351
Memory Partition 6: 
Cache L2_bank_006:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124541 n_act=7 n_pre=1 n_req=131 n_rd=198 n_write=64 bw_util=0.004198
n_activity=1231 dram_eff=0.4257
bk0: 38a 124470i bk1: 36a 124462i bk2: 60a 124682i bk3: 56a 124688i bk4: 0a 124808i bk5: 0a 124808i bk6: 0a 124810i bk7: 0a 124811i bk8: 4a 124796i bk9: 4a 124794i bk10: 0a 124810i bk11: 0a 124812i bk12: 0a 124813i bk13: 0a 124813i bk14: 0a 124813i bk15: 0a 124813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173062
Memory Partition 7: 
Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124543 n_act=7 n_pre=1 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1232 dram_eff=0.4221
bk0: 40a 124471i bk1: 36a 124457i bk2: 56a 124686i bk3: 56a 124686i bk4: 0a 124808i bk5: 0a 124809i bk6: 0a 124809i bk7: 0a 124810i bk8: 4a 124794i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124811i bk12: 0a 124812i bk13: 0a 124813i bk14: 0a 124813i bk15: 0a 124814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155435
Memory Partition 8: 
Cache L2_bank_008:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=7 n_pre=1 n_req=129 n_rd=194 n_write=64 bw_util=0.004134
n_activity=1245 dram_eff=0.4145
bk0: 38a 124484i bk1: 36a 124489i bk2: 56a 124689i bk3: 56a 124690i bk4: 0a 124808i bk5: 0a 124809i bk6: 0a 124809i bk7: 0a 124811i bk8: 4a 124797i bk9: 4a 124793i bk10: 0a 124811i bk11: 0a 124812i bk12: 0a 124812i bk13: 0a 124813i bk14: 0a 124813i bk15: 0a 124813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137808
Memory Partition 9: 
Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124549 n_act=6 n_pre=0 n_req=128 n_rd=192 n_write=64 bw_util=0.004102
n_activity=1234 dram_eff=0.4149
bk0: 36a 124484i bk1: 36a 124480i bk2: 56a 124693i bk3: 56a 124692i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124795i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00189086
Memory Partition 10: 
Cache L2_bank_010:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124549 n_act=6 n_pre=0 n_req=128 n_rd=192 n_write=64 bw_util=0.004102
n_activity=1234 dram_eff=0.4149
bk0: 36a 124479i bk1: 36a 124503i bk2: 56a 124691i bk3: 56a 124691i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124811i bk7: 0a 124812i bk8: 4a 124797i bk9: 4a 124794i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00189086
Memory Partition 11: 
Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=7 n_pre=1 n_req=129 n_rd=194 n_write=64 bw_util=0.004134
n_activity=1252 dram_eff=0.4121
bk0: 38a 124460i bk1: 36a 124509i bk2: 56a 124692i bk3: 56a 124691i bk4: 0a 124809i bk5: 0a 124809i bk6: 0a 124811i bk7: 0a 124813i bk8: 4a 124796i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124812i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00216327
Memory Partition 12: 
Cache L2_bank_012:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124543 n_act=7 n_pre=1 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1240 dram_eff=0.4194
bk0: 40a 124452i bk1: 36a 124464i bk2: 56a 124686i bk3: 56a 124690i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124811i bk7: 0a 124812i bk8: 4a 124797i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00183477
Memory Partition 13: 
Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=7 n_pre=1 n_req=129 n_rd=194 n_write=64 bw_util=0.004134
n_activity=1227 dram_eff=0.4205
bk0: 38a 124455i bk1: 36a 124480i bk2: 56a 124690i bk3: 56a 124689i bk4: 0a 124810i bk5: 0a 124811i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124797i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00225942
Memory Partition 14: 
Cache L2_bank_014:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124543 n_act=7 n_pre=1 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1237 dram_eff=0.4204
bk0: 40a 124462i bk1: 36a 124476i bk2: 56a 124690i bk3: 56a 124688i bk4: 0a 124809i bk5: 0a 124811i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124797i bk9: 4a 124794i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00181875
Memory Partition 15: 
Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124543 n_act=7 n_pre=1 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1234 dram_eff=0.4214
bk0: 40a 124475i bk1: 36a 124450i bk2: 56a 124692i bk3: 56a 124687i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124811i bk7: 0a 124812i bk8: 4a 124796i bk9: 4a 124796i bk10: 0a 124809i bk11: 0a 124809i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012579
Memory Partition 16: 
Cache L2_bank_016:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124543 n_act=7 n_pre=1 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1237 dram_eff=0.4204
bk0: 40a 124479i bk1: 36a 124462i bk2: 56a 124689i bk3: 56a 124691i bk4: 0a 124808i bk5: 0a 124809i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124795i bk9: 4a 124794i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124812i bk15: 0a 124813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00201104
Memory Partition 17: 
Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124545 n_act=6 n_pre=0 n_req=130 n_rd=196 n_write=64 bw_util=0.004166
n_activity=1228 dram_eff=0.4235
bk0: 36a 124507i bk1: 36a 124473i bk2: 56a 124691i bk3: 56a 124685i bk4: 0a 124808i bk5: 0a 124809i bk6: 0a 124810i bk7: 0a 124811i bk8: 4a 124796i bk9: 8a 124778i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124810i bk13: 0a 124812i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00148224
Memory Partition 18: 
Cache L2_bank_018:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124547 n_act=6 n_pre=0 n_req=129 n_rd=194 n_write=64 bw_util=0.004134
n_activity=1240 dram_eff=0.4161
bk0: 36a 124497i bk1: 36a 124500i bk2: 56a 124686i bk3: 56a 124689i bk4: 0a 124810i bk5: 0a 124812i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124796i bk9: 6a 124788i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124810i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00199502
Memory Partition 19: 
Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124549 n_act=6 n_pre=0 n_req=128 n_rd=192 n_write=64 bw_util=0.004102
n_activity=1229 dram_eff=0.4166
bk0: 36a 124493i bk1: 36a 124494i bk2: 56a 124690i bk3: 56a 124691i bk4: 0a 124809i bk5: 0a 124810i bk6: 0a 124812i bk7: 0a 124812i bk8: 4a 124795i bk9: 4a 124796i bk10: 0a 124809i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136206
Memory Partition 20: 
Cache L2_bank_020:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124555 n_act=6 n_pre=0 n_req=125 n_rd=190 n_write=60 bw_util=0.004006
n_activity=1194 dram_eff=0.4188
bk0: 36a 124506i bk1: 36a 124520i bk2: 56a 124692i bk3: 56a 124689i bk4: 0a 124809i bk5: 0a 124810i bk6: 0a 124811i bk7: 0a 124812i bk8: 2a 124801i bk9: 4a 124796i bk10: 0a 124810i bk11: 0a 124810i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108164
Memory Partition 21: 
Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124558 n_act=5 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.003974
n_activity=1173 dram_eff=0.4228
bk0: 36a 124490i bk1: 36a 124511i bk2: 56a 124687i bk3: 56a 124690i bk4: 0a 124811i bk5: 0a 124811i bk6: 0a 124811i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124810i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108164
Memory Partition 22: 
Cache L2_bank_022:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124558 n_act=5 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.003974
n_activity=1194 dram_eff=0.4154
bk0: 36a 124508i bk1: 36a 124534i bk2: 56a 124692i bk3: 56a 124691i bk4: 0a 124809i bk5: 0a 124809i bk6: 0a 124810i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124810i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000865308
Memory Partition 23: 
Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124558 n_act=5 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.003974
n_activity=1184 dram_eff=0.4189
bk0: 36a 124486i bk1: 36a 124526i bk2: 56a 124691i bk3: 56a 124691i bk4: 0a 124810i bk5: 0a 124811i bk6: 0a 124811i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124810i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124812i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124989
Memory Partition 24: 
Cache L2_bank_024:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124558 n_act=5 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.003974
n_activity=1179 dram_eff=0.4207
bk0: 36a 124489i bk1: 36a 124520i bk2: 56a 124688i bk3: 56a 124690i bk4: 0a 124810i bk5: 0a 124811i bk6: 0a 124811i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124797i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00149827
Memory Partition 25: 
Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124558 n_act=5 n_pre=0 n_req=124 n_rd=188 n_write=60 bw_util=0.003974
n_activity=1180 dram_eff=0.4203
bk0: 36a 124478i bk1: 36a 124513i bk2: 56a 124693i bk3: 56a 124692i bk4: 0a 124809i bk5: 0a 124810i bk6: 0a 124811i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124810i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117778
Memory Partition 26: 
Cache L2_bank_026:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124554 n_act=5 n_pre=0 n_req=126 n_rd=192 n_write=60 bw_util=0.004038
n_activity=1197 dram_eff=0.4211
bk0: 40a 124483i bk1: 36a 124518i bk2: 56a 124693i bk3: 56a 124692i bk4: 0a 124809i bk5: 0a 124809i bk6: 0a 124810i bk7: 0a 124810i bk8: 0a 124810i bk9: 4a 124795i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00146622
Memory Partition 27: 
Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124554 n_act=5 n_pre=0 n_req=126 n_rd=192 n_write=60 bw_util=0.004038
n_activity=1189 dram_eff=0.4239
bk0: 40a 124473i bk1: 36a 124528i bk2: 56a 124691i bk3: 56a 124692i bk4: 0a 124810i bk5: 0a 124810i bk6: 0a 124810i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124797i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00181875
Memory Partition 28: 
Cache L2_bank_028:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124554 n_act=5 n_pre=0 n_req=126 n_rd=192 n_write=60 bw_util=0.004038
n_activity=1198 dram_eff=0.4207
bk0: 40a 124483i bk1: 36a 124525i bk2: 56a 124689i bk3: 56a 124690i bk4: 0a 124809i bk5: 0a 124811i bk6: 0a 124811i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147423
Memory Partition 29: 
Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124554 n_act=5 n_pre=0 n_req=126 n_rd=192 n_write=60 bw_util=0.004038
n_activity=1190 dram_eff=0.4235
bk0: 40a 124481i bk1: 36a 124513i bk2: 56a 124693i bk3: 56a 124692i bk4: 0a 124809i bk5: 0a 124809i bk6: 0a 124810i bk7: 0a 124810i bk8: 0a 124810i bk9: 4a 124795i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012579
Memory Partition 30: 
Cache L2_bank_030:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124554 n_act=5 n_pre=0 n_req=126 n_rd=192 n_write=60 bw_util=0.004038
n_activity=1203 dram_eff=0.419
bk0: 40a 124486i bk1: 36a 124517i bk2: 56a 124694i bk3: 56a 124692i bk4: 0a 124809i bk5: 0a 124810i bk6: 0a 124810i bk7: 0a 124810i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124810i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114573
Memory Partition 31: 
Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=124811 n_nop=124554 n_act=5 n_pre=0 n_req=126 n_rd=192 n_write=60 bw_util=0.004038
n_activity=1174 dram_eff=0.4293
bk0: 40a 124475i bk1: 36a 124502i bk2: 56a 124690i bk3: 56a 124684i bk4: 0a 124810i bk5: 0a 124811i bk6: 0a 124811i bk7: 0a 124811i bk8: 0a 124811i bk9: 4a 124795i bk10: 0a 124811i bk11: 0a 124811i bk12: 0a 124811i bk13: 0a 124811i bk14: 0a 124811i bk15: 0a 124811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00135405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10323, Miss = 99, Miss_rate = 0.010, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[1]: Access = 12254, Miss = 96, Miss_rate = 0.008, Pending_hits = 25, Reservation_fails = 8
L2_cache_bank[2]: Access = 11267, Miss = 98, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[3]: Access = 10318, Miss = 98, Miss_rate = 0.009, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 12261, Miss = 98, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[5]: Access = 11232, Miss = 98, Miss_rate = 0.009, Pending_hits = 23, Reservation_fails = 3
L2_cache_bank[6]: Access = 9774, Miss = 99, Miss_rate = 0.010, Pending_hits = 18, Reservation_fails = 27
L2_cache_bank[7]: Access = 11283, Miss = 98, Miss_rate = 0.009, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[8]: Access = 12276, Miss = 97, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[9]: Access = 10216, Miss = 96, Miss_rate = 0.009, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[10]: Access = 11197, Miss = 96, Miss_rate = 0.009, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[11]: Access = 12248, Miss = 97, Miss_rate = 0.008, Pending_hits = 22, Reservation_fails = 27
L2_cache_bank[12]: Access = 5826, Miss = 98, Miss_rate = 0.017, Pending_hits = 28, Reservation_fails = 11
L2_cache_bank[13]: Access = 5205, Miss = 97, Miss_rate = 0.019, Pending_hits = 25, Reservation_fails = 2
L2_cache_bank[14]: Access = 6208, Miss = 98, Miss_rate = 0.016, Pending_hits = 23, Reservation_fails = 6
L2_cache_bank[15]: Access = 6318, Miss = 98, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[16]: Access = 5298, Miss = 98, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 6300, Miss = 98, Miss_rate = 0.016, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[18]: Access = 6255, Miss = 97, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[19]: Access = 5367, Miss = 96, Miss_rate = 0.018, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[20]: Access = 6284, Miss = 95, Miss_rate = 0.015, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[21]: Access = 6177, Miss = 94, Miss_rate = 0.015, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[22]: Access = 5701, Miss = 94, Miss_rate = 0.016, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[23]: Access = 6317, Miss = 94, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 17
L2_cache_bank[24]: Access = 6248, Miss = 94, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[25]: Access = 5194, Miss = 94, Miss_rate = 0.018, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[26]: Access = 10697, Miss = 96, Miss_rate = 0.009, Pending_hits = 25, Reservation_fails = 30
L2_cache_bank[27]: Access = 11764, Miss = 96, Miss_rate = 0.008, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[28]: Access = 10812, Miss = 96, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[29]: Access = 11179, Miss = 96, Miss_rate = 0.009, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[30]: Access = 11700, Miss = 96, Miss_rate = 0.008, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[31]: Access = 10783, Miss = 96, Miss_rate = 0.009, Pending_hits = 16, Reservation_fails = 0
L2_total_cache_accesses = 284282
L2_total_cache_misses = 3091
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 614
L2_total_cache_reservation_fails = 131
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 586
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 66
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 86
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 65
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=375300
icnt_total_pkts_simt_to_mem=729162
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.5631
	minimum = 6
	maximum = 146
Network latency average = 17.4561
	minimum = 6
	maximum = 127
Slowest packet = 566905
Flit latency average = 18.2912
	minimum = 6
	maximum = 123
Slowest flit = 1099841
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0306855
	minimum = 0.0116204 (at node 39)
	maximum = 0.0522918 (at node 0)
Accepted packet rate average = 0.0306855
	minimum = 0.0116204 (at node 39)
	maximum = 0.0522918 (at node 0)
Injected flit rate average = 0.0755738
	minimum = 0.0348612 (at node 39)
	maximum = 0.174306 (at node 27)
Accepted flit rate average= 0.0755738
	minimum = 0.0180762 (at node 39)
	maximum = 0.163331 (at node 0)
Injected packet length average = 2.46285
Accepted packet length average = 2.46285
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9349 (3 samples)
	minimum = 6 (3 samples)
	maximum = 146 (3 samples)
Network latency average = 12.8281 (3 samples)
	minimum = 6 (3 samples)
	maximum = 132.333 (3 samples)
Flit latency average = 12.7445 (3 samples)
	minimum = 6 (3 samples)
	maximum = 129.667 (3 samples)
Fragmentation average = 7.2091e-05 (3 samples)
	minimum = 0 (3 samples)
	maximum = 40.6667 (3 samples)
Injected packet rate average = 0.038121 (3 samples)
	minimum = 0.0149375 (3 samples)
	maximum = 0.0801272 (3 samples)
Accepted packet rate average = 0.038121 (3 samples)
	minimum = 0.0149375 (3 samples)
	maximum = 0.0801272 (3 samples)
Injected flit rate average = 0.0812972 (3 samples)
	minimum = 0.0280739 (3 samples)
	maximum = 0.26093 (3 samples)
Accepted flit rate average = 0.0812972 (3 samples)
	minimum = 0.027916 (3 samples)
	maximum = 0.15298 (3 samples)
Injected packet size average = 2.13261 (3 samples)
Accepted packet size average = 2.13261 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 34 sec (94 sec)
gpgpu_simulation_rate = 163385 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)
