git clone --depth 1 --no-tags https://github.com/Deepansh1992/Timed-Electronic-safe-.git f:/verilog_sva_gh_scraper/data/full_repos/125558655
git clone --depth 1 --no-tags https://github.com/viji-sundar/Convolutional_Neural_Network.git f:/verilog_sva_gh_scraper/data/full_repos/125451896
git clone --depth 1 --no-tags https://github.com/pranavpatilsce/Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/125124137
git clone --depth 1 --no-tags https://github.com/juga3/Maze-Solver.git f:/verilog_sva_gh_scraper/data/full_repos/124948293
git clone --depth 1 --no-tags https://github.com/SophieHegarty/3C7.git f:/verilog_sva_gh_scraper/data/full_repos/119845432
git clone --depth 1 --no-tags https://github.com/xjfang12/C_CPP.git f:/verilog_sva_gh_scraper/data/full_repos/119835404
git clone --depth 1 --no-tags https://github.com/benton-gray/washing_machine_control.git f:/verilog_sva_gh_scraper/data/full_repos/119397495
git clone --depth 1 --no-tags https://github.com/ChrisGeorgakidis/Gray_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/121410129
git clone --depth 1 --no-tags https://github.com/sb-liu/CSCB58-Project.git f:/verilog_sva_gh_scraper/data/full_repos/125086913
git clone --depth 1 --no-tags https://github.com/Renataaa/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/124084699
git clone --depth 1 --no-tags https://github.com/abdallahmagdy1993/MIPS-Micoprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/125371597
git clone --depth 1 --no-tags https://github.com/WNixir/CSCB58.git f:/verilog_sva_gh_scraper/data/full_repos/125103032
git clone --depth 1 --no-tags https://github.com/ayush210/VLSI_ARch_4thassign.git f:/verilog_sva_gh_scraper/data/full_repos/124912608
git clone --depth 1 --no-tags https://github.com/maxhr08/Proyecto_1_Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/124180306
git clone --depth 1 --no-tags https://github.com/Spyguy001/VerilogHero.git f:/verilog_sva_gh_scraper/data/full_repos/124153592
git clone --depth 1 --no-tags https://github.com/nova0302/simple-verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/116548079
git clone --depth 1 --no-tags https://github.com/tarunky1/mips32.git f:/verilog_sva_gh_scraper/data/full_repos/118044059
git clone --depth 1 --no-tags https://github.com/leijian001/CarryLookAheadAdder.git f:/verilog_sva_gh_scraper/data/full_repos/118098725
git clone --depth 1 --no-tags https://github.com/stateSpaceRobotics/iCEStick-Quadrature-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/118292778
git clone --depth 1 --no-tags https://github.com/david810113/4ch-delay.git f:/verilog_sva_gh_scraper/data/full_repos/122584227
git clone --depth 1 --no-tags https://github.com/gmin7/feb23.git f:/verilog_sva_gh_scraper/data/full_repos/122661194
git clone --depth 1 --no-tags https://github.com/jomarpueyo/VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/120431432
git clone --depth 1 --no-tags https://github.com/blanotiger644/frequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120805269
git clone --depth 1 --no-tags https://github.com/BassettJC/digitaldesignlabs.git f:/verilog_sva_gh_scraper/data/full_repos/121803953
git clone --depth 1 --no-tags https://github.com/Shashi18/16bit-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/121864698
git clone --depth 1 --no-tags https://github.com/Shashi18/Parity-Bit-Checker-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/121864476
git clone --depth 1 --no-tags https://github.com/jackdski/Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/122253707
git clone --depth 1 --no-tags https://github.com/Swatantara-iitb/Memory-Interface-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/122209611
git clone --depth 1 --no-tags https://github.com/CamilleJesus/MicroarquiteturaProcessadores.git f:/verilog_sva_gh_scraper/data/full_repos/122894953
git clone --depth 1 --no-tags https://github.com/richardzeng1/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/121567954
git clone --depth 1 --no-tags https://github.com/rrmina/Verilog-class.git f:/verilog_sva_gh_scraper/data/full_repos/121592400
git clone --depth 1 --no-tags https://github.com/and3212/forElijah.git f:/verilog_sva_gh_scraper/data/full_repos/119005194
git clone --depth 1 --no-tags https://github.com/devhirano/fpga-samples.git f:/verilog_sva_gh_scraper/data/full_repos/119174968
git clone --depth 1 --no-tags https://github.com/NirooshKa/ECE241-SlitherIO.git f:/verilog_sva_gh_scraper/data/full_repos/116914549
git clone --depth 1 --no-tags https://github.com/tdurkut/BIL331.git f:/verilog_sva_gh_scraper/data/full_repos/117239829
git clone --depth 1 --no-tags https://github.com/Ldhlwh/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/117170058
git clone --depth 1 --no-tags https://github.com/smhasan1/DE2-Board-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/117128196
git clone --depth 1 --no-tags https://github.com/npoplove/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/117907609
git clone --depth 1 --no-tags https://github.com/kobinau/DanceDanceRevolution.git f:/verilog_sva_gh_scraper/data/full_repos/120381681
git clone --depth 1 --no-tags https://github.com/carsonrobles/vlib.git f:/verilog_sva_gh_scraper/data/full_repos/124591763
git clone --depth 1 --no-tags https://github.com/nininini123/cpu_5.git f:/verilog_sva_gh_scraper/data/full_repos/123507846
git clone --depth 1 --no-tags https://github.com/tafkos/mem2mem.git f:/verilog_sva_gh_scraper/data/full_repos/123828452
git clone --depth 1 --no-tags https://github.com/archana98priya/DDS-Mini-Project-3rd-Sem.git f:/verilog_sva_gh_scraper/data/full_repos/124207311
git clone --depth 1 --no-tags https://github.com/Jeshalraj/128-AES-key-encryption-.git f:/verilog_sva_gh_scraper/data/full_repos/124949339
git clone --depth 1 --no-tags https://github.com/makin-stuff/ECEN2350---Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/117603563
git clone --depth 1 --no-tags https://github.com/mas5058/embeded.git f:/verilog_sva_gh_scraper/data/full_repos/117886061
git clone --depth 1 --no-tags https://github.com/Wesley-Jzy/SJTU-DCD-LAB-2017.git f:/verilog_sva_gh_scraper/data/full_repos/117641217
git clone --depth 1 --no-tags https://github.com/x1300252/Computer_Organization_lab.git f:/verilog_sva_gh_scraper/data/full_repos/118422745
git clone --depth 1 --no-tags https://github.com/ChrisGeorgakidis/Non_Restoring_Divider-Modulo.git f:/verilog_sva_gh_scraper/data/full_repos/119557600
git clone --depth 1 --no-tags https://github.com/Hass-Ayman/Digital-Access-Control.git f:/verilog_sva_gh_scraper/data/full_repos/118534220
git clone --depth 1 --no-tags https://github.com/abhishekroushan/ee180labs.git f:/verilog_sva_gh_scraper/data/full_repos/118383850
git clone --depth 1 --no-tags https://github.com/KhaledBadawyM/MIPS_PIPLINE.git f:/verilog_sva_gh_scraper/data/full_repos/119261152
git clone --depth 1 --no-tags https://github.com/Shashi18/I2C_New.git f:/verilog_sva_gh_scraper/data/full_repos/122492732
git clone --depth 1 --no-tags https://github.com/GauthamMaraswami/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/116853241
git clone --depth 1 --no-tags https://github.com/robertohf/Organizacion-de-Computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/119124742
git clone --depth 1 --no-tags https://github.com/royallyovershoot/Verilog_Altera.git f:/verilog_sva_gh_scraper/data/full_repos/118736245
git clone --depth 1 --no-tags https://github.com/italoaguiar/MipsInVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/118790750
git clone --depth 1 --no-tags https://github.com/mohamedsaberibrahim/MIPS-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/119954922
git clone --depth 1 --no-tags https://github.com/sarahcerqueira/Microarquitetura-de-Processadores.git f:/verilog_sva_gh_scraper/data/full_repos/122837651
git clone --depth 1 --no-tags https://github.com/sarahcerqueira/Barramento.git f:/verilog_sva_gh_scraper/data/full_repos/122838417
git clone --depth 1 --no-tags https://github.com/jherron5225/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/123612874
git clone --depth 1 --no-tags https://github.com/ArmicustosK/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/120013834
git clone --depth 1 --no-tags https://github.com/mippersiel/cyclone5-lepton.git f:/verilog_sva_gh_scraper/data/full_repos/124786381
git clone --depth 1 --no-tags https://github.com/mahdi-abbaszadeh/ARM_MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/120098358
git clone --depth 1 --no-tags https://github.com/SleepBook/EE382N4_uController.git f:/verilog_sva_gh_scraper/data/full_repos/120131847
git clone --depth 1 --no-tags https://github.com/Rowan-Comp-Arch-S18/CA-1-additional-pylons.git f:/verilog_sva_gh_scraper/data/full_repos/120342561
git clone --depth 1 --no-tags https://github.com/RahulGala/frequency-divide-by-4.git f:/verilog_sva_gh_scraper/data/full_repos/120429066
git clone --depth 1 --no-tags https://github.com/sadeq-hashemi/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/121202346
git clone --depth 1 --no-tags https://github.com/Kevin-Middleton/4BitCPU.git f:/verilog_sva_gh_scraper/data/full_repos/121261999
git clone --depth 1 --no-tags https://github.com/ayushjain717/Mono-Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/122762389
git clone --depth 1 --no-tags https://github.com/danielmachlab/ProjectCAO.git f:/verilog_sva_gh_scraper/data/full_repos/122082423
git clone --depth 1 --no-tags https://github.com/ayush210/Processor-Design-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/122059172
git clone --depth 1 --no-tags https://github.com/silicontalks/expolar_dac.git f:/verilog_sva_gh_scraper/data/full_repos/122808788
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/YuelinFreqCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120863481
git clone --depth 1 --no-tags https://github.com/tudor28/maze-solver.git f:/verilog_sva_gh_scraper/data/full_repos/125429510
git clone --depth 1 --no-tags https://github.com/alarig1995/Simple_DDS_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/123812339
git clone --depth 1 --no-tags https://github.com/kassssc/ECE552-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/124982447
git clone --depth 1 --no-tags https://github.com/alexwangNTL/grade3_first.git f:/verilog_sva_gh_scraper/data/full_repos/117897391
git clone --depth 1 --no-tags https://github.com/jomarpueyo/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/120430151
git clone --depth 1 --no-tags https://github.com/aggarwalRuchir/rc4_decrytion_sobel_edge_detection.git f:/verilog_sva_gh_scraper/data/full_repos/120518070
git clone --depth 1 --no-tags https://github.com/yousefmaw/cache-controller.git f:/verilog_sva_gh_scraper/data/full_repos/120505680
git clone --depth 1 --no-tags https://github.com/madmoh/parking-lot-occupancy-counter.git f:/verilog_sva_gh_scraper/data/full_repos/117466133
git clone --depth 1 --no-tags https://github.com/vkornyeyev/John-Conway-s-Game-of-Life.git f:/verilog_sva_gh_scraper/data/full_repos/117405763
git clone --depth 1 --no-tags https://github.com/mobeston/MIDI-sampler-and-playback-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/117412354
git clone --depth 1 --no-tags https://github.com/zhihanyue/mips-pipelined-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/123770483
git clone --depth 1 --no-tags https://github.com/rum2mojito/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/121256681
git clone --depth 1 --no-tags https://github.com/yell0wfl4sh/CSN-221.git f:/verilog_sva_gh_scraper/data/full_repos/121255162
git clone --depth 1 --no-tags https://github.com/stev-chen/SpaceInvaders.git f:/verilog_sva_gh_scraper/data/full_repos/120860840
git clone --depth 1 --no-tags https://github.com/flublight/my_CPU_with_SPARTAN3.git f:/verilog_sva_gh_scraper/data/full_repos/120587743
git clone --depth 1 --no-tags https://github.com/sarahcerqueira/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/122131390
git clone --depth 1 --no-tags https://github.com/josephadisaputro/EECS2021-LABN.git f:/verilog_sva_gh_scraper/data/full_repos/122673159
git clone --depth 1 --no-tags https://github.com/Nevermre/Verilog-Mips-ufv-Lucas-Peres.git f:/verilog_sva_gh_scraper/data/full_repos/123723026
git clone --depth 1 --no-tags https://github.com/siriuxyfliu/SimpleRISC_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/123528630
git clone --depth 1 --no-tags https://github.com/astpierre/ECE270.git f:/verilog_sva_gh_scraper/data/full_repos/122502487
git clone --depth 1 --no-tags https://github.com/fabian-astorga/CE-4302-computer-arch.git f:/verilog_sva_gh_scraper/data/full_repos/121901293
git clone --depth 1 --no-tags https://github.com/Shashi18/UP-Counters.git f:/verilog_sva_gh_scraper/data/full_repos/121864276
git clone --depth 1 --no-tags https://github.com/jdocampom/LM32-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/124299628
git clone --depth 1 --no-tags https://github.com/Ali-Raza-Syed/MicroProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/116582739
git clone --depth 1 --no-tags https://github.com/fengmaoqiao/-.git f:/verilog_sva_gh_scraper/data/full_repos/116658952
git clone --depth 1 --no-tags https://github.com/nipunpruthi/verilog_files.git f:/verilog_sva_gh_scraper/data/full_repos/116563702
