{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541483547189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541483547189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 13:52:27 2018 " "Processing started: Tue Nov 06 13:52:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541483547189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1541483547189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd " "Command: quartus_drc --read_settings_files=on --write_settings_files=off ov5640_rgb565_lcd -c ov5640_rgb565_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1541483547189 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1541483547649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1541483547649 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1541483547649 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1541483547649 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1541483547649 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_rgb565_lcd.out.sdc " "Reading SDC File: 'ov5640_rgb565_lcd.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1541483547664 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1541483547664 "|ov5640_rgb565_lcd|sys_rst_n"}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 1 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|clk_div:u_clk_div\|clk_lcd " "Node  \"lcd:u_lcd\|clk_div:u_clk_div\|clk_lcd\"" {  } { { "../rtl/lcd/clk_div.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/clk_div.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548261 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548261 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cam_pclk " "Node  \"cam_pclk\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548262 ""}  } {  } 1 308042 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548262 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 2 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rst_n~0 " "Node  \"rst_n~0\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1069 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548263 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " comb~2 " "Node  \"comb~2\"" {  } { { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 2444 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548263 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548263 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 11 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 11 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[10\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[10\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[0\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[0\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[1\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[1\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[2\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[2\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[3\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[3\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[4\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[4\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[5\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[5\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[6\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[6\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[7\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[7\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[8\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[8\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[9\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[9\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548265 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548265 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 68 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 68 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[10\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[10\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[8\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[8\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[0\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[0\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[1\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[1\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[3\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[3\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[2\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[2\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[4\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[4\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[5\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[5\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[6\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[6\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[7\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[7\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[9\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[9\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[10\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_h\[10\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 233 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[0\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[0\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[1\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[1\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[2\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[2\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[3\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[3\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[4\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[4\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[5\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[5\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[6\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[6\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[7\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[7\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[8\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[8\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[9\] " "Node  \"lcd:u_lcd\|lcd_driver:u_lcd_driver\|cnt_v\[9\]\"" {  } { { "../rtl/lcd/lcd_driver.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/lcd_driver.v" 244 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|rdptr_g\[3\] " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|rdptr_g\[3\]\"" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_aol1.tdf" 70 9 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|rdemp_eq_comp_lsb_aeb\"" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_aol1.tdf" 62 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|rdptr_g\[8\] " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|rdptr_g\[8\]\"" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_aol1.tdf" 70 9 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|counter3a8 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|counter3a8\"" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/a_graycounter_677.tdf" 43 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 995 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|counter3a7 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|counter3a7\"" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/a_graycounter_677.tdf" 42 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 996 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|counter3a1 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|counter3a1\"" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/a_graycounter_677.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 991 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|parity4 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|parity4\"" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/a_graycounter_677.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1003 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|sub_parity5a\[2\] " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|a_graycounter_677:rdptr_g1p\|sub_parity5a\[2\]\"" {  } { { "db/a_graycounter_677.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/a_graycounter_677.tdf" 50 14 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1005 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548268 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1541483548268 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548268 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 4 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|rd_id:u_rd_id\|ID_lcd\[0\] " "Node  \"lcd:u_lcd\|rd_id:u_rd_id\|ID_lcd\[0\]\"" {  } { { "../rtl/lcd/RD_ID.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/RD_ID.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548273 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll_lock_sync " "Node  \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll_lock_sync\"" {  } { { "db/pll_altpll.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/pll_altpll.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 870 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548273 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|rd_id:u_rd_id\|ID_lcd\[1\] " "Node  \"lcd:u_lcd\|rd_id:u_rd_id\|ID_lcd\[1\]\"" {  } { { "../rtl/lcd/RD_ID.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/RD_ID.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548273 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " lcd:u_lcd\|rd_id:u_rd_id\|ID_lcd\[2\] " "Node  \"lcd:u_lcd\|rd_id:u_rd_id\|ID_lcd\[2\]\"" {  } { { "../rtl/lcd/RD_ID.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/RD_ID.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548273 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548273 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 758 9662 10382 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548274 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1541483548274 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " sys_rst_n " "Node  \"sys_rst_n\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548275 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1541483548275 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 14 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 14 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst_n~0clkctrl " "Node  \"rst_n~0clkctrl\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3528 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " rst_n~0 " "Node  \"rst_n~0\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1069 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " lcd:u_lcd\|clk_div:u_clk_div\|clk_lcd~clkctrl " "Node  \"lcd:u_lcd\|clk_div:u_clk_div\|clk_lcd~clkctrl\"" {  } { { "../rtl/lcd/clk_div.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/clk_div.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3519 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk~clkctrl " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk~clkctrl\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3529 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[2\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[2\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 811 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[0\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[0\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 813 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[1\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[1\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 812 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[6\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[6\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[3\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[3\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 810 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[4\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[4\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 809 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[5\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[5\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 808 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[7\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[7\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3520 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""} { "Info" "IDRC_NODES_INFO" " comb~2 " "Node  \"comb~2\"" {  } { { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 2444 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548276 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1541483548276 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst_n~0clkctrl " "Node  \"rst_n~0clkctrl\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3528 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Node  \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3520 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[1\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[1\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 812 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[4\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[4\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 809 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[7\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[7\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[6\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[6\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[5\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[5\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 808 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[2\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[2\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 811 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[3\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[3\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 810 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[0\] " "Node  \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\|init_reg_cnt\[0\]\"" {  } { { "../rtl/ov5640/i2c_ov5640_rgb565_cfg.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_ov5640_rgb565_cfg.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 813 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk~clkctrl " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|dri_clk~clkctrl\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3529 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " rst_n~0 " "Node  \"rst_n~0\"" {  } { { "../rtl/ov5640_rgb565_lcd.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640_rgb565_lcd.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1069 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " lcd:u_lcd\|clk_div:u_clk_div\|clk_lcd~clkctrl " "Node  \"lcd:u_lcd\|clk_div:u_clk_div\|clk_lcd~clkctrl\"" {  } { { "../rtl/lcd/clk_div.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/lcd/clk_div.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3519 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " comb~2 " "Node  \"comb~2\"" {  } { { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 2444 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[1\] " "Node  \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[1\]\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|valid_wrreq~0 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|valid_wrreq~0\"" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_nnl1.tdf" 99 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1979 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_dri_ov5640:u_i2c_dri_ov5640\|cnt\[2\] " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|cnt\[2\]\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 732 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|valid_rdreq~1 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|valid_rdreq~1\"" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_aol1.tdf" 100 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1905 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_dri_ov5640:u_i2c_dri_ov5640\|cnt\[4\] " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|cnt\[4\]\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 730 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|valid_rdreq~0 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_nnl1:auto_generated\|valid_rdreq~0\"" {  } { { "db/dcfifo_nnl1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_nnl1.tdf" 98 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1980 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl " "Node  \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl\"" {  } { { "db/pll_altpll.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/pll_altpll.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 3524 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|valid_wrreq~0 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_aol1:auto_generated\|valid_wrreq~0\"" {  } { { "db/dcfifo_aol1.tdf" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/db/dcfifo_aol1.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1815 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_dri_ov5640:u_i2c_dri_ov5640\|Selector1~1 " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|Selector1~1\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 1647 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[0\] " "Node  \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[0\]\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " i2c_dri_ov5640:u_i2c_dri_ov5640\|cnt\[5\] " "Node  \"i2c_dri_ov5640:u_i2c_dri_ov5640\|cnt\[5\]\"" {  } { { "../rtl/ov5640/i2c_dri.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/ov5640/i2c_dri.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 729 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|init_state\[1\] " "Node  \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|init_state\[1\]\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 136 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[2\] " "Node  \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[2\]\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[3\] " "Node  \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|work_state\[3\]\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 164 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wr_ack_r1 " "Node  \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wr_ack_r1\"" {  } { { "../rtl/sdram/sdram_fifo_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_fifo_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 643 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_NODES_INFO" " sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr " "Node  \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/2018.3-9/verilog_code/Verilog/Verilog/32_ov5640_rgb565_lcd/par/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1541483548279 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1541483548279 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1541483548279 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "64 89 " "Design Assistant information: finished post-fitting analysis of current design -- generated 64 information messages and 89 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1541483548282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541483548339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 13:52:28 2018 " "Processing ended: Tue Nov 06 13:52:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541483548339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541483548339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541483548339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1541483548339 ""}
