<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="MachXO3D" device="LCMXO3D-9400HC-5BG256C" default_implementation="breakout">
    <Options/>
    <Implementation title="breakout" dir="breakout" description="breakout" synthesis="synplify" default_strategy="Area">
        <Options>
            <Option name="include path" value="../../../source/submodules/HW_Loader/source;../../../source/submodules/PulseRain_MCU/common;../../../source/submodules/PulseRain_MCU/common/MachXO3D_breakout"/>
        </Options>
        <Source name="../../../source/MachXO3D_breakout/MachXO3D_breakout.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../cores/PLL/PLL.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/Hardware_Bootloader/source/CRC16_CCITT.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/Hardware_Bootloader/source/debug_coprocessor.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/Hardware_Bootloader/source/debug_coprocessor_wrapper.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/Hardware_Bootloader/source/debug_reply.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/Hardware_Bootloader/source/debug_UART.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/Hardware_Bootloader/source/Serial_RS232.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/memory/Lattice/MachXO3D/dual_port_ram.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/memory/Lattice/MachXO3D/single_port_ram.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/memory/Lattice/MachXO3D/single_port_ram_8bit.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/memory/dram_rw_buffer.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/memory/mem_controller.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/peripherals/PulseRain_rtl_lib/UART/UART_FIFO.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/peripherals/PulseRain_rtl_lib/UART/UART_RX.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/peripherals/PulseRain_rtl_lib/UART/UART_RX_WITH_FIFO.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/peripherals/PulseRain_rtl_lib/UART/UART_TX.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/peripherals/peripherals.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/source/PulseRain_MCU.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/PulseRain_Reindeer_core.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_controller.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_CSR.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_data_access.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_execution_unit.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_fetch_instruction.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_instruction_decode.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_machine_timer.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_memory.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_mm_reg.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/Reindeer_reg_file.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/mul_div/absolute_value.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/mul_div/long_slow_div_denom_reg.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../submodules/PulseRain_RISCV_MCU/submodules/FRV2100/source/mul_div/mul_div_32.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../constraints/lattice/MachXO3D_breakout.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="MachXO3D.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="MachXO3D1.sty"/>
</BaliProject>
