https://scholar.google.com/citations?hl=en&user=RJhla18AAAAJ
Total Citations = 4029

1. Test volume and application time reduction through scan chain concealment
Citations:241
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings of the 38th annual Design Automation Conference, 151-155

2. Flow graph representation
Citations:107
Authors: A Orailoglu, DD Gajski
Publication: 23rd ACM/IEEE Design Automation Conference, 503-509

3. Architectures for silicon nanoelectronics and beyond
Citations:96
Authors: RI Bahar, D Hammerstrom, J Harlow, WH Joyner, C Lau, D Marculescu, ...
Publication: Computer 40 (1), 25-33

4. Reducing test application time through test data mutation encoding
Citations:89
Authors: S Reda, A Orailoglu
Publication: Proceedings of the conference on Design, automation and test in Europe, 387

5. Test power reduction through minimization of scan chain transitions
Citations:84
Authors: O Sinanoglu, I Bayraktaroglu, A Orailoglu
Publication: Proceedings 20th IEEE VLSI Test Symposium (VTS 2002), 166-171

6. Decompression hardware determination for test volume and time reduction through unified test pattern compaction and compression
Citations:74
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings. 21st VLSI Test Symposium, 2003., 113-118

7. Automatic synthesis of self-recovering VLSI systems
Citations:67
Authors: A Orailoglu, R Karri
Publication: IEEE Transactions on Computers 45 (2), 131-142

8. Test application time and volume compression through seed overlapping
Citations:63
Authors: W Rao, I Bayraktaroglu, A Orailoglu
Publication: Proceedings of the 40th annual Design Automation Conference, 732-737

9. CircularScan: a scan architecture for test cost reduction
Citations:60
Authors: B Arslan, A Orailoglu
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

10. Microarchitectural synthesis of performance-constrained, low-power VLSI designs
Citations:60
Authors: L Goodby, A Orailoglu, PM Chau
Publication: Proceedings 1994 IEEE International Conference on Computer Design: VLSI in …

11. Concurrent application of compaction and compression for test time and data volume reduction in scan designs
Citations:59
Authors: I Bayraktaroglu, A Orailoglu
Publication: IEEE Transactions on Computers 52 (11), 1480-1489

12. Microarchitectural synthesis of VLSI designs with high test concurrency
Citations:59
Authors: IG Harris, A Orailoglu
Publication: 31st Design Automation Conference, 206-211

13. Low-power instruction bus encoding for embedded processors
Citations:56
Authors: P Petrov, A Orailoglu
Publication: IEEE transactions on very large scale integration (VLSI) systems 12 (8), 812-826

14. A novel scan architecture for power-efficient, rapid test [sequential circuits]
Citations:54
Authors: O Sinanoglu, A Orailoglu
Publication: IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002 …

15. Performance analysis and optimization of asynchronous circuits
Citations:51
Authors: P Kudva, G Gopalakrishnan, E Brunvand, V Akella
Publication: Proceedings 1994 IEEE International Conference on Computer Design: VLSI in …

16. Modeling scan chain modifications for scan-in test power minimization
Citations:49
Authors: O Sinanoglu, A Orailoglu
Publication: ITC, 602-611

17. Scan power reduction through test data transition frequency analysis
Citations:49
Authors: O Sinanoglu, I Bayraktaroglu, A Orailoglu
Publication: Proceedings. International Test Conference, 844-850

18. Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures
Citations:46
Authors: A Orailoglu, R Karri
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2 (3), 304-311

19. A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise & delay on processor buses
Citations:43
Authors: R Ayoub, A Orailoglu
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

20. Transformation-based high-level synthesis of fault-tolerant ASICs
Citations:42
Authors: R Karri, A Orailoglu
Publication: [1992] Proceedings 29th ACM/IEEE Design Automation Conference, 662-665

21. Test cost minimization through adaptive test development
Citations:41
Authors: M Chen, A Orailoglu
Publication: 2008 IEEE International Conference on Computer Design, 234-239

22. Low-power branch target buffer for application-specific embedded processors
Citations:41
Authors: P Petrov, A Orailoglu
Publication: IEE Proceedings-Computers and Digital Techniques 152 (4), 482-488

23. Towards effective embedded processors in codesigns: customizable partitioned caches
Citations:40
Authors: P Petrov, A Orailğlu
Publication: Proceedings of the ninth international symposium on Hardware/software …

24. Logic mapping in crossbar-based nanoarchitectures
Citations:39
Authors: W Rao, A Orailoglu, R Karri
Publication: IEEE Design & Test of Computers 26 (1), 68-77

25. Testability implications in low-cost integrated radio transceivers: a Bluetooth case study
Citations:38
Authors: S Ozev, C Gaard, A Orailoglu
Publication: Proceedings International Test Conference 2001 (Cat. No. 01CH37260), 965-974

26. Fault tolerant quantum cellular array (QCA) design using triple modular redundancy with shifted operands
Citations:37
Authors: T Wei, K Wu, R Karri, A Orailoglu
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

27. Topology aware mapping of logic functions onto nanowire-based crossbar architectures
Citations:36
Authors: W Rao, A Orailoq, R Karri
Publication: 2006 43rd ACM/IEEE Design Automation Conference, 723-726

28. On the relation between SAT and BDDs for equivalence checking
Citations:36
Authors: S Reda, R Drechsler, A Orailoglu
Publication: Proceedings International Symposium on Quality Electronic Design, 394-399

29. Microarchitectural synthesis for rapid BIST testing
Citations:36
Authors: A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

30. SYNCBIST: synthesis for concurrent built-in self-testability
Citations:36
Authors: IG Harris, A Orailoglu
Publication: Proceedings 1994 IEEE International Conference on Computer Design: VLSI in …

31. Scheduling with rollback constraints in high-level synthesis of self-recovering ASICs
Citations:35
Authors: R Karri, A Orailoglu
Publication: [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium …

32. Test planning and design space exploration in a core-based environment
Citations:34
Authors: E Cota, L Carro, M Lubaszewski, A Orailoglu
Publication: Proceedings of the conference on Design, automation and test in Europe, 478

33. Time-constrained scheduling during high-level synthesis of fault-secure VLSI digital signal processors
Citations:34
Authors: R Karri, A Orailoglu
Publication: IEEE Transactions on Reliability 45 (3), 404-412

34. Predictable execution adaptivity through embedding dynamic reconfigurability into static MPSoC schedules
Citations:33
Authors: C Yang, A Orailoglu
Publication: Proceedings of the 5th IEEE/ACM international conference on Hardware …

35. High-level synthesis of gracefully degradable ASICs
Citations:33
Authors: W Chan, A Orailoglu
Publication: Proceedings of the 1996 European conference on Design and Test, 50

36. High-level synthesis of fault-secure microarchitectures
Citations:32
Authors: R Karri, A Orailoglu
Publication: 30th ACM/IEEE Design Automation Conference, 429-433

37. Deterministic partitioning techniques for fault diagnosis in scan-based BIST
Citations:31
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings International Test Conference 2000 (IEEE Cat. No. 00CH37159 …

38. Application specific non-volatile primary memory for embedded systems
Citations:30
Authors: K Lee, A Orailoglu
Publication: Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware …

39. The construction of optimal deterministic partitionings in scan-based BIST fault diagnosis: mathematical foundations and cost-effective implementations
Citations:29
Authors: I Bayraktaroglu, A Orailoglu
Publication: IEEE Transactions on Computers 54 (1), 61-75

40. Performance and power effectiveness in embedded processors-customizable partitioned caches
Citations:29
Authors: P Petrov, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

41. Improved fault diagnosis in scan-based BIST via superposition
Citations:29
Authors: I Bayraktaroglu, A Orailoglu
Publication: Cell 1 (P2), P3

42. Toward future systems with nanoscale devices: Overcoming the reliability challenge
Citations:28
Authors: W Rao, C Yang, R Karri, A Orailoglu
Publication: Computer 44 (2), 46-53

43. Tag compression for low power in dynamically customizable embedded processors
Citations:28
Authors: P Petrov, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

44. Power efficient branch prediction through early identification of branch addresses
Citations:26
Authors: C Yang, A Orailoglu
Publication: Proceedings of the 2006 international conference on Compilers, architecture …

45. Scan power minimization through stimulus and response transformations
Citations:26
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings of the conference on Design, automation and test in Europe …

46. Multilevel testability analysis and solutions for integrated Bluetooth transceivers
Citations:26
Authors: S Ozev, A Orailoglu, CV Olgaard
Publication: IEEE Design & Test of Computers 19 (5), 82-91

47. Test cost reduction through a reconfigurable scan architecture
Citations:24
Authors: B Arslan, A Orailoglu
Publication: 2004 International Conferce on Test, 945-952

48. Efficient construction of aliasing-free compaction circuitry
Citations:24
Authors: O Sinanoglu, A Orailoglu
Publication: IEEE Micro 22 (5), 82-92

49. Gate level fault diagnosis in scan-based BIST
Citations:24
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings of the conference on Design, automation and test in Europe, 376

50. Low-power scan testing for test data compression using a routing-driven scan architecture
Citations:23
Authors: D Xiang, D Hu, Q Xu, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

51. Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs
Citations:23
Authors: W Rao, A Orailoglu, R Karri
Publication: Proceedings of the conference on Design, automation and test in Europe, 865-869

52. Test power reductions through computationally efficient, decoupled scan chain modifications
Citations:23
Authors: O Sinanoglu, A Orailoglu
Publication: IEEE Transactions on Reliability 54 (2), 215-223

53. Fault dictionary size reduction through test response superposition
Citations:23
Authors: B Arslan, A Orailoglu
Publication: Proceedings. IEEE International Conference on Computer Design: VLSI in …

54. Dynamic, multi-core cache coherence architecture for power-sensitive mobile processors
Citations:22
Authors: G Bournoutian, A Orailoglu
Publication: 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on …

55. Fault tolerant approaches to nanoelectronic programmable logic arrays
Citations:22
Authors: W Rao, A Orailoglu, R Karri
Publication: 37th Annual IEEE/IFIP International Conference on Dependable Systems and …

56. Enhancing reliability of RTL controller-datapath circuits via invariant-based concurrent test
Citations:22
Authors: Y Makris, I Bayraktaroglu, A Orailoglu
Publication: IEEE Transactions on Reliability 53 (2), 269-278

57. System-level test synthesis for mixed-signal designs
Citations:22
Authors: S Ozev, A Orailoglu
Publication: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …

58. Microarchitectural synthesis of gracefully degradable, dynamically reconfigurable ASICs
Citations:22
Authors: A Orailoglu
Publication: Proceedings International Conference on Computer Design. VLSI in Computers …

59. Compacting test responses for deeply embedded SoC cores
Citations:21
Authors: O Sinanoglu, A Orailoglu
Publication: IEEE design & test of computers 20 (4), 22-30

60. Virtual compression through test vector stitching for scan based designs
Citations:21
Authors: W Rao, A Orailoglu
Publication: Proceedings of the conference on Design, Automation and Test in Europe …

61. Low-cost, software-based self-test methodologies for performance faults in processor control subsystems
Citations:21
Authors: S Almukhaizim, P Petrov, A Orailoglu
Publication: Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No …

62. Miss reduction in embedded processors through dynamic, power-friendly cache design
Citations:20
Authors: G Bournoutian, A Orailoglu
Publication: Proceedings of the 45th annual Design Automation Conference, 304-309

63. Reducing average and peak test power through scan chain modification
Citations:20
Authors: O Sinanoglu, I Bayraktaroglu, A Orailoglu
Publication: Journal of Electronic Testing 19 (4), 457-467

64. Parity-based Output Compaction for Core-based SOCs [logic testing]
Citations:20
Authors: O Sinanoglu, A Orailoglu
Publication: The Eighth IEEE European Test Workshop, 2003. Proceedings., 15-20

65. Space and time compaction schemes for embedded cores
Citations:20
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings International Test Conference 2001 (Cat. No. 01CH37260), 521-529

66. DFT guidance through RTL test justification and propagation analysis
Citations:20
Authors: Y Makris, A Orailoglu
Publication: Proceedings International Test Conference 1998 (IEEE Cat. No. 98CH36270 …

67. Automated test development and test time reduction for RF subsystems
Citations:19
Authors: S Ozev, A Orailoglu, H Haggag
Publication: 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat …

68. Faults in processor control subsystems: Testing correctness and performance faults in the data prefetching unit
Citations:19
Authors: S Almukhaizim, P Petrov, A Orailoglu
Publication: Proceedings 10th Asian Test Symposium, 319-324

69. Processor reliability enhancement through compiler-directed register file peak temperature reduction
Citations:18
Authors: C Yang, A Orailoglu
Publication: 2009 IEEE/IFIP International Conference on Dependable Systems & Networks …

70. Improving circuit robustness with cost-effective soft-error-tolerant sequential elements
Citations:18
Authors: M Chen, A Orailoglu
Publication: 16th Asian Test Symposium (ATS 2007), 307-312

71. Compiler-based register name adjustment for low-power embedded processors
Citations:18
Authors: P Petrov, A Orailoglu
Publication: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …

72. Testability metrics for synthesis of self-testable designs and effective test plans
Citations:18
Authors: K Vahidi, A Orailoglu
Publication: Proceedings 13th IEEE VLSI Test Symposium, 170-175

73. Towards no-cost adaptive MPSoC static schedules through exploitation of logical-to-physical core mapping latitude
Citations:17
Authors: C Yang, A Orailoglu
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 63-68

74. Nanofabric topologies and reconfiguration algorithms to support dynamically adaptive fault tolerance
Citations:17
Authors: W Rao, A Orailoglu, R Karri
Publication: 24th IEEE VLSI Test Symposium, 6 pp.-221

75. Data cache energy minimizations through programmable tag size matching to the applications
Citations:17
Authors: P Petrov, A Orailoglu
Publication: Proceedings of the 14th international symposium on Systems synthesis, 113-117

76. Towards 100% testable FIR digital filters
Citations:17
Authors: L Goodby, A Orailoglu
Publication: Proceedings of 1995 IEEE International Test Conference (ITC), 394-402

77. A design methodology for the high-level synthesis of fault-tolerant ASICs
Citations:17
Authors: A Orailoǧlu, R Karri
Publication: 6th IEEE Workshop on VLSI Signal Processing, 417-426

78. TRANSPARENT: A system for RTL testability analysis, DFT guidance and hierarchical test generation
Citations:16
Authors: Y Makris, J Collins, A Orailoglu, P Vishakantaiah
Publication: Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No …

79. Microarchitectural synthesis of ICs with embedded concurrent fault isolation
Citations:16
Authors: SN Hamilton, A Orailoglu
Publication: Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing …

80. Computer-aided design of fault-tolerant VLSI systems
Citations:16
Authors: R Karri, K Hogstedt, A Orailoglu
Publication: IEEE Design & Test of Computers 13 (3), 88-96

81. Fault tolerant arithmetic with applications in nanotechnology based systems
Citations:15
Authors: W Rao, A Orailoglu, R Karri
Publication: 2004 International Conferce on Test, 472-478

82. Extracting precise diagnosis of bridging faults from stuck-at fault information
Citations:15
Authors: B Arslan, A Orailoglu
Publication: null, 230

83. Diagnosis for scan-based BIST: Reaching deep into the signatures
Citations:15
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings Design, Automation and Test in Europe. Conference and Exhibition …

84. Hierarchical modeling of the VLSI design process
Citations:15
Authors: A Hekmatpour, A Orailoglu, P Chau
Publication: IEEE Expert 6 (2), 56-70

85. Dynamic tag reduction for low-power caches in embedded systems with virtual memory
Citations:14
Authors: P Petrov, A Orailoglu
Publication: International Journal of Parallel Programming 35 (2), 157-177

86. Power-constrained SOC test schedules through utilization of functional buses
Citations:14
Authors: FA Hussin, T Yoneda, H Fujiwara, A Orailoglu
Publication: 2006 International Conference on Computer Design, 230-236

87. Virtual page tag reduction for low-power TLBs
Citations:14
Authors: P Petrov, A Orailoglu
Publication: Proceedings 21st International Conference on Computer Design, 371-374

88. Application-specific microprocessor's-Introduction
Citations:14
Authors: A Orailoglu, A Veidenbaum
Publication: IEEE Design & Test of Computers 20 (1), 6-7

89. Cost-effective deterministic partitioning for rapid diagnosis in scan-based BIST
Citations:14
Authors: I Bayraktaroglu, A Orailoglu
Publication: IEEE design & test of computers 19 (1), 42-53

90. RT-level fault simulation based on symbolic propagation
Citations:14
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings 19th IEEE VLSI Test Symposium. VTS 2001, 240-245

91. Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory
Citations:13
Authors: C Fu, M Zhao, CJ Xue, A Orailoglu
Publication: Proceedings of the 2014 international symposium on Low power electronics and …

92. Fault tolerant nanoelectronic processor architectures
Citations:13
Authors: W Rao, A Orailoglu, R Karri
Publication: Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation …

93. Frugal linear network-based test decompression for drastic test cost reductions
Citations:13
Authors: W Rao, A Orailoglu, G Su
Publication: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …

94. Application-specific instruction memory customizations for power-efficient embedded processors
Citations:13
Authors: P Petrov, A Orailoglu
Publication: IEEE design & test of computers 20 (1), 18-25

95. Invariance-based on-line test for RTL controller-datapath circuits
Citations:13
Authors: Y Makris, I Bayraktaroglu, A Orailoglu
Publication: Proceedings 18th IEEE VLSI Test Symposium, 459-464

96. Architectural-level fault tolerant computation in nanoelectronic processors
Citations:12
Authors: W Rao, A Orailoglu, R Karri
Publication: 2005 International Conference on Computer Design, 533-539

97. Guest editors' introduction: Application-specific microprocessors
Citations:12
Authors: A Orailoglu, A Veidenbaum
Publication: IEEE design & test of computers 20 (1), 6-7

98. An integrated tool for analog test generation and fault simulation
Citations:12
Authors: S Ozev, A Orailoglu
Publication: Proceedings International Symposium on Quality Electronic Design, 267-272

99. On-line test for fault-secure fault identification
Citations:12
Authors: SN Hamilton, A Orailoglu
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 (4), 446-452

100. Test synthesis for mixed-signal SOC paths
Citations:12
Authors: S Ozev, I Bayraktaroglu, A Orailogiu
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

101. Intertwined scheduling, module selection and allocation in time-and-area
Citations:12
Authors: IG Harris, A Orailoglu
Publication: 1993 IEEE International Symposium on Circuits and Systems, 1682-1685

102. Register allocation for simultaneous reduction of energy and peak temperature on registers
Citations:11
Authors: T Liu, A Orailoglu, CJ Xue, M Li
Publication: 2011 Design, Automation & Test in Europe, 1-6

103. A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization
Citations:11
Authors: C Yang, A Orailoglu
Publication: Proceedings of the 2008 international conference on Compilers, architectures …

104. Power-efficient instruction delivery through trace reuse
Citations:11
Authors: C Yang, A Orailoglu
Publication: Proceedings of the 15th international conference on Parallel architectures …

105. Fault identification in reconfigurable carry lookahead adders targeting nanoelectronic fabrics
Citations:11
Authors: W Rao, A Orailoglu, R Karri
Publication: Eleventh IEEE European Test Symposium (ETS'06), 63-68

106. Unifying methodologies for high fault coverage concurrent and off-line test of digital filters
Citations:11
Authors: I Bayraktaroglu, A Orailoglu
Publication: 2000 IEEE International Symposium on Circuits and Systems. Emerging …

107. High-level synthesis of fault-tolerant ASICs
Citations:11
Authors: R Karri, A Orailoglu
Publication: [Proceedings] 1992 IEEE International Symposium on Circuits and Systems 1 …

108. Dynamic transient fault detection and recovery for embedded processor datapaths
Citations:10
Authors: G Bournoutian, A Orailoglu
Publication: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …

109. Cost-effective IR-drop failure identification and yield recovery through a failure-adaptive test scheme
Citations:10
Authors: M Chen, A Orailoglu
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 63-68

110. Scan power reduction in linear test data compression scheme
Citations:10
Authors: M Chen, A Orailoglu
Publication: Proceedings of the 2009 International Conference on Computer-Aided Design, 78-82

111. Towards fault tolerant parallel prefix adders in nanoelectronic systems
Citations:10
Authors: W Rao, A Orailoglu
Publication: 2008 Design, Automation and Test in Europe, 360-365

112. Towards nanoelectronics processor architectures
Citations:10
Authors: W Rao, A Orailoglu, R Karri
Publication: Journal of Electronic Testing 23 (2-3), 235-254

113. Energy-effcient physically tagged caches for embedded processors with virtual memory
Citations:10
Authors: P Petrov, D Tracy, A Orailoglu
Publication: Proceedings of the 42nd annual Design Automation Conference, 17-22

114. Aggressive test power reduction through test stimuli transformation
Citations:10
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings 21st International Conference on Computer Design, 542-547

115. Concurrent test for digital linear systems
Citations:10
Authors: I Bayraktaroglu, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

116. Fast hierarchical test path construction for DFT-free controller-datapath circuits
Citations:10
Authors: Y Makris, J Collins, A Orailoglu
Publication: Proceedings of the Ninth Asian Test Symposium, 185-190

117. Low-cost on-line test for digital filters
Citations:10
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings 17th IEEE VLSI Test Symposium (Cat. No. PR00146), 446-451

118. Channel-based behavioral test synthesis for improved module reachability
Citations:10
Authors: Y Makris, A Orailoglu
Publication: Design, Automation and Test in Europe Conference and Exhibition, 1999 …

119. Transient and intermittent fault recovery without rollback
Citations:10
Authors: SN Hamilton, A Orailoglu
Publication: Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance …

120. Test path generation and test scheduling for self-testable designs
Citations:10
Authors: A Orailoglu, IG Harris
Publication: Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93 …

121. Seamless test of digital components in mixed-signal paths
Citations:9
Authors: S Ozev, I Bayraktaroglu, A Orailoglu
Publication: IEEE Design & Test of Computers 21 (1), 44-55

122. Low-power data memory communication for application-specific embedded processors
Citations:9
Authors: P Petrov, A Orailoglu
Publication: 15th International Symposium on System Synthesis, 2002., 219-224

123. Energy frugal tags in reprogrammable I-caches for application-specific embedded processors
Citations:9
Authors: P Petrov, A Orailoglu
Publication: Proceedings of the tenth international symposium on Hardware/software …

124. Power efficient embedded processor IP's through application-specific tag compression in data caches
Citations:9
Authors: P Petrov, A Orailoglu
Publication: Proceedings of the conference on Design, automation and test in Europe, 1065

125. Efficient transparency extraction and utilization in hierarchical test
Citations:9
Authors: Y Makris, V Patel, A Orailoglu
Publication: Proceedings 19th IEEE VLSI Test Symposium. VTS 2001, 246-251

126. Test selection based on high level fault simulation for mixed-signal systems
Citations:9
Authors: S Ozev, A Orailoglu
Publication: Proceedings 18th IEEE VLSI Test Symposium, 149-154

127. Property-based testability analysis for hierarchical rtl designs
Citations:9
Authors: Y Makris, A Orailoglu
Publication: ICECS'99. Proceedings of ICECS'99. 6th IEEE International Conference on …

128. Scan power reduction for linear test compression schemes through seed selection
Citations:8
Authors: M Chen, A Orailoglu
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (12 …

129. Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs
Citations:8
Authors: C Yang, A Orailoglu
Publication: Proceedings of the 2007 international conference on Compilers, architecture …

130. Core-based testing of multiprocessor system-on-chips utilizing hierarchical functional buses
Citations:8
Authors: FA Hussin, T Yoneda, A Orailoglu, H Fujiwara
Publication: 2007 Asia and South Pacific Design Automation Conference, 720-725

131. Transforming binary code for low-power embedded processors
Citations:8
Authors: P Petrov, A Orailoglu
Publication: IEEE Micro 24 (3), 21-33

132. Boosting the accuracy of analog test coverage computation through statistical tolerance analysis
Citations:8
Authors: S Ozev, A Orailoglu
Publication: Proceedings 20th IEEE VLSI Test Symposium (VTS 2002), 213-219

133. Efficient self-recovering ASIC design
Citations:8
Authors: SN Hamilton, A Orailoglu
Publication: IEEE design & test of computers 15 (4), 25-35

134. Testability improvement in high-level synthesis through reconvergence reduction
Citations:8
Authors: IG Harris, A Orailoglu
Publication: Conference Record of The Twenty-Ninth Asilomar Conference on Signals …

135. A high-level synthesis methodology for low-power VLSI design
Citations:8
Authors: L Goodby, A Orailoglu, PM Chau
Publication: Proceedings of 1994 IEEE Symposium on Low Power Electronics, 48-49

136. Fine-grained concurrency in test scheduling for partial-intrusion bist
Citations:8
Authors: IG Harris, A Orailoglu
Publication: Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, 119-123

137. On-device objective-C application optimization framework for high-performance mobile processors
Citations:7
Authors: G Bournoutian, A Orailoglu
Publication: 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6

138. Register allocation for embedded systems to simultaneously reduce energy and temperature on registers
Citations:7
Authors: T Liu, A Orailoglu, CJ Xue, M Li
Publication: ACM Transactions on Embedded Computing Systems (TECS) 13 (3), 50

139. Profit maximization through process variation aware high level synthesis with speed binning
Citations:7
Authors: Z Mengying, O Alex, XC Jason
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 176-181

140. On diagnosis of timing failures in scan architecture
Citations:7
Authors: M Chen, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

141. Small-delay defects detection under process variation using inter-path correlation
Citations:7
Authors: FJ Galarza-Medina, JL García-Gervacio, V Champac, A Orailoglu
Publication: 2012 IEEE 30th VLSI Test Symposium (VTS), 127-132

142. Application specific low latency instruction cache for NAND flash memory based embedded systems
Citations:7
Authors: K Lee, A Orailoglu
Publication: 2008 Symposium on Application Specific Processors, 69-74

143. Design automation for hybrid CMOS-nonoelectronics crossbars
Citations:7
Authors: K Kim, R Karri, A Orailoglu
Publication: 2007 IEEE International Symposium on Nanoscale Architectures, 27-32

144. Forward discrete probability propagation method for device performance characterization under process variations
Citations:7
Authors: RO Topaloglu, A Orailoglu
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

145. Test data manipulation techniques for energy-frugal, rapid scan test
Citations:7
Authors: O Sinanoglu, A Orailoglu
Publication: null, 202

146. Fast hierarchical test path construction for circuits with DFT-free controller-datapath interface
Citations:7
Authors: Y Makris, J Collins, A Orailoğlu
Publication: Journal of Electronic Testing 18 (1), 29-42

147. Redundancy and testability in digital filter datapaths
Citations:7
Authors: L Goodby, A Orailoglu
Publication: IEEE transactions on computer-aided design of integrated circuits and …

148. Pseudorandom-pattern test resistance in high-performance DSP datapaths
Citations:7
Authors: L Goodby, A Orailoglu
Publication: 33rd Design Automation Conference Proceedings, 1996, 813-818

149. Flow graph representation
Citations:7
Authors: DD Gajzki, A Orailoglu
Publication: Proceedings of the 23rd Design Automation Conference, 503-509

150. Branch prediction-directed dynamic instruction cache locking for embedded systems
Citations:6
Authors: K Qiu, M Zhao, CJ Xue, A Orailoglu
Publication: ACM Transactions on Embedded Computing Systems (TECS) 13 (5s), 156

151. Diagnosing scan chain timing faults through statistical feature analysis of scan images
Citations:6
Authors: M Chen, A Orailoglu
Publication: 2011 Design, Automation & Test in Europe, 1-6

152. Design of concurrent test hardware for linear analog circuits with constrained hardware overhead
Citations:6
Authors: S Ozev, A Orailoglu
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (7), 756-765

153. Frugal linear network-based test decompression for drastic test cost reduction
Citations:6
Authors: A Orailoglu
Publication: Proc. International Conference on Computer-Aided Design, Nov. 2004, 721-725

154. Graceful degradation in synthesis of VLSI ICs
Citations:6
Authors: A Orailoglu
Publication: Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance …

155. Variance mismatch: Identifying random-test resistance in DSP datapaths
Citations:6
Authors: L Goodby, A Orailoglu
Publication: 1996 IEEE International Conference on Acoustics, Speech, and Signal …

156. Integrating binding constraints in the synthesis of area-efficient self-recovering microarchitectures
Citations:6
Authors: K Hogstedt, A Orailoglu
Publication: Proceedings 1994 IEEE International Conference on Computer Design: VLSI in …

157. Rapid prototyping of fault tolerant VLSI systems
Citations:6
Authors: R Karri, K Hogstedt, A Orailoglu
Publication: Proceedings of 7th International Symposium on High-Level Synthesis, 126-131

158. ALPS: An algorithm for pipeline data path synthesis
Citations:6
Authors: R Karri, A Orailoglu
Publication: 24th Annual International Symposium on Microarchitecture, MICRO 1991, 124-132

159. Standard seven segmented display for Burmese numerals
Citations:6
Authors: R Karri, A Orailoglu
Publication: IEEE transactions on consumer electronics 36 (4), 959-961

160. Detecting hardware Trojans without a golden IC through clock-tree defined circuit partitions
Citations:5
Authors: FS Hossain, T Yoneda, M Inoue, A Orailoglu
Publication: 2017 22nd IEEE European Test Symposium (ETS), 1-6

161. Adaptive test optimization through real time learning of test effectiveness
Citations:5
Authors: B Arslan, A Orailoglu
Publication: 2011 Design, Automation & Test in Europe, 1-6

162. DiSC: A new diagnosis method for multiple scan chain failures
Citations:5
Authors: S Chun, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

163. Dynamic, non-linear cache architecture for power-sensitive mobile processors
Citations:5
Authors: G Bournoutian, A Orailoglu
Publication: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …

164. Delay test quality maximization through process-aware selection of test set size
Citations:5
Authors: B Arslan, A Orailoglu
Publication: 2010 IEEE International Conference on Computer Design, 390-395

165. Fully adaptive multicore architectures through statically-directed dynamic execution reconfigurations
Citations:5
Authors: C Yang, A Orailoglu
Publication: 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 396-401

166. Performance and energy efficient cache migrationapproach for thermal management in embedded systems
Citations:5
Authors: R Ayoub, A Orailoglu
Publication: Proceedings of the 20th symposium on Great lakes symposium on VLSI, 365-368

167. A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs
Citations:5
Authors: RO Topaloglu, A Orailoglu
Publication: Proceedings. 42nd Design Automation Conference, 2005., 851-856

168. A reprogrammable customization framework for efficient branch resolution in embedded processors
Citations:5
Authors: P Petrov, A Orailoglu
Publication: ACM Transactions on Embedded Computing Systems (TECS) 4 (2), 452-468

169. Extending the applicability of parallel-serial scan designs
Citations:5
Authors: B Arslan, O Sinanoglu, A Orailoglu
Publication: IEEE International Conference on Computer Design: VLSI in Computers and …

170. On mismatch in the deep sub-micron era-from physics to circuits
Citations:5
Authors: RO Topaloglu, A Orailoglu
Publication: Proceedings of the 2004 Asia and South Pacific Design Automation Conference …

171. Test requirement analysis for low cost hierarchical test path construction
Citations:5
Authors: Y Makris, A Orailoglu
Publication: Proceedings of the 11th Asian Test Symposium, 2002.(ATS'02)., 134-139

172. Transparency-based hierarchical test generation for modular RTL designs
Citations:5
Authors: Y Makris, J Collins, A Orailoglu, P Vishakantaiah
Publication: 2000 IEEE International Symposium on Circuits and Systems. Emerging …

173. Area-EfficientFault Detection During Self-Recovering Microarchitecture Synthesis
Citations:5
Authors: R Karri, A Orailoglu
Publication: 31st Design Automation Conference, 552-556

174. 𝒟ℰℱect 𝒯olerant layout synthesis
Citations:5
Authors: A ORAILOGˇLU, R Karri
Publication: International journal of electronics 76 (6), 1121-1133

175. Application-aware adaptive cache architecture for power-sensitive mobile processors
Citations:4
Authors: G Bournoutian, A Orailoglu
Publication: ACM Transactions on Embedded Computing Systems (TECS) 13 (3), 41

176. Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test
Citations:4
Authors: M Chen, A Orailoglu
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (4), 734-746

177. Full exploitation of process variation space for continuous delivery of optimal delay test quality
Citations:4
Authors: B Arslan, A Orailoglu
Publication: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 552-557

178. Tackling resource variations through adaptive multicore execution frameworks
Citations:4
Authors: C Yang, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

179. Reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions
Citations:4
Authors: G Bournoutian, A Orailoglu
Publication: Design Automation for Embedded Systems 14 (3), 309-326

180. Flip-flop hardening and selection for soft error and delay fault resilience
Citations:4
Authors: M Chen, A Orailoglu
Publication: 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI …

181. Locality aware redundancy allocation in nanoelectronic systems
Citations:4
Authors: W Rao, A Orailoglu, K Marzullo
Publication: 2008 IEEE International Symposium on Nanoscale Architectures, 24-31

182. Nanoelectronic architectures: Reliable computation on defective devices
Citations:4
Authors: A Orailoglu
Publication: Digest of Workshop on Dependable and Secure Nanocomputing

183. Energy optimization for a two-device data flow chain
Citations:4
Authors: R Rao, S Vrudhula
Publication: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …

184. Automated system-level test development for mixed-signal circuits
Citations:4
Authors: S Ozev, A Orailoglu
Publication: Analog Integrated Circuits and Signal Processing 35 (2-3), 169-178

185. Fast and energy-frugal deterministic test through test vector correlation exploitation
Citations:4
Authors: O Sinanoglu, A Orailoglu
Publication: 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI …

186. Microarchitectural synthesis of performance-constrained, low-power VLSI designs
Citations:4
Authors: L Goodby, A Orailoğlu, PM Chau
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 7 (1 …

187. Selecting a PRPG: randomness, primitiveness, or sheer Luck?
Citations:4
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings 10th Asian Test Symposium, 373-378

188. Accumulation-based concurrent fault detection for linear digital state variable systems
Citations:4
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings of the Ninth Asian Test Symposium, 484-488

189. Cost effective digital filter design for concurrent test
Citations:4
Authors: I Bayraktaroglu, A Orailoglu
Publication: 2000 IEEE International Conference on Acoustics, Speech, and Signal …

190. Block-based test integration for analog integrated circuits
Citations:4
Authors: S Ozev, A Orailoglu
Publication: Proc. IEEE Latin American Test Workshop, 101-109

191. Low-cost test for large analog IC's
Citations:4
Authors: S Ozev, A Orailoglu
Publication: Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance …

192. Self recovering controller and datapath codesign
Citations:4
Authors: SN Hamilton, A Hertwig, A Orailoglu
Publication: Design, Automation and Test in Europe Conference and Exhibition, 1999 …

193. Frequency-domain compatibility in digital filter BIST
Citations:4
Authors: L Goodby, A Orailoğlu
Publication: Proceedings of the 34th annual Design Automation Conference, 540-545

194. Synthesis of fault-tolerant and real-time microarchitectures
Citations:4
Authors: A Orailoǧlu, R Karri
Publication: Journal of Systems and Software 25 (1), 73-84

195. Optimal self-recovering microarchitecture synthesis
Citations:4
Authors: R Karri, A Orailoglu
Publication: FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing …

196. Software design issues in the implementation of hierarchical, display editors.
Citations:4
Authors: A Orailoglu
Publication: 

197. Piercing logic locking keys through redundancy identification
Citations:3
Authors: L Li, A Orailoglu
Publication: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 540-545

198. Aggressive test cost reductions through continuous test effectiveness assessment
Citations:3
Authors: B Arslan, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

199. Towards a cost-effective hardware trojan detection methodology
Citations:3
Authors: R Paseman, A Orailoglu
Publication: 2013 IEEE 31st VLSI Test Symposium (VTS), 1-3

200. Tracing the best test mix through multi-variate quality tracking
Citations:3
Authors: B Arslan, A Orailoglu
Publication: 2013 IEEE 31st VLSI Test Symposium (VTS), 1-6

201. Delay test resource allocation and scheduling for multiple frequency domains
Citations:3
Authors: B Arslan, A Orailoglu
Publication: 2012 IEEE 30th VLSI Test Symposium (VTS), 114-119

202. Adaptive test framework for achieving target test quality at minimal cost
Citations:3
Authors: B Arslan, A Orailoglu
Publication: 2011 Asian Test Symposium, 323-328

203. Full fault resilience and relaxed synchronization requirements at the cache-memory interface
Citations:3
Authors: C Yang, A Orailoglu
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 (11 …

204. Online test and fault-tolerance for nanoelectronic programmable logic arrays
Citations:3
Authors: S Garcia, A Orailoglu
Publication: Proceedings of the 2008 IEEE International Symposium on Nanoscale …

205. Circuit-level mismatch modelling and yield optimization for CMOS analog circuits
Citations:3
Authors: M Chen, A Orailoglu
Publication: 2007 25th International Conference on Computer Design, 526-532

206. On the identification of modular test requirements for low cost hierarchical test path construction
Citations:3
Authors: Y Makris, A Orailoglu
Publication: INTEGRATION, the VLSI journal 40 (3), 315-325

207. Application specific instruction memory transformations for power efficient, fault resilient embedded processors
Citations:3
Authors: R Ayoub, P Petrov, A Orailoglu
Publication: IEEE International SOC Conference, 2004. Proceedings., 195-198

208. Customizable embedded processor architectures
Citations:3
Authors: P Petrov, A Orailoglu
Publication: Euromicro Symposium on Digital System Design, 2003. Proceedings., 468-475

209. Statistical tolerance analysis for assured analog test coverage
Citations:3
Authors: S Ozev, A Orailoglu
Publication: Journal of Electronic Testing 19 (2), 173-182

210. An examination of PRPG selection approaches for large, industrial designs
Citations:3
Authors: I Bayraktaroglu, K Udawatta, A Orailoglu
Publication: Proceedings Seventh Asian Test Symposium (ATS'98)(Cat. No. 98TB100259), 440-444

211. Concurrent error recovery with near-zero latency in synthesized ASICs
Citations:3
Authors: SN Hamilton, A Orailoglu
Publication: Proceedings of the conference on Design, automation and test in Europe, 604-611

212. Module selection in microarchitectural synthesis for multiple critical constraint satisfaction
Citations:3
Authors: IG Harris, A Orailoglu
Publication: VLSI Design 5 (2), 167-182

213. Synthesizing self-testable filters via scaling and redundant operator elimination
Citations:3
Authors: L Goodby, A Orailoglu
Publication: Conference Record of The Twenty-Ninth Asilomar Conference on Signals …

214. Transformation-based register optimization in high-level synthesis
Citations:3
Authors: R Karri, A Orailoglu
Publication: [1992] Conference Record of the Twenty-Sixth Asilomar Conference on Signals …

215. Ensuring system security through proximity based authentication
Citations:2
Authors: J Marxen, A Orailoglu
Publication: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 330-335

216. Diagnosing scan clock delay faults through statistical timing pruning
Citations:2
Authors: M Chen, A Orailoglu
Publication: 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), 423-428

217. Squashing microcode stores to size in embedded systems while delivering rapid microcode accesses
Citations:2
Authors: C Yang, M Chen, A Orailoglu
Publication: Proceedings of the 7th IEEE/ACM international conference on Hardware …

218. Making DNA self-assembly error-proof: attaining small growth error rates through embedded information redundancy
Citations:2
Authors: S Garcia, A Orailoǧlu
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 898-901

219. Power efficient register file update approach for embedded processors
Citations:2
Authors: R Ayoub, A Orailoglu
Publication: 2007 25th International Conference on Computer Design, 431-437

220. Partial core encryption for performance-efficient test of SOCs
Citations:2
Authors: O Sinanoglu, A Orailoglu
Publication: ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No …

221. Power efficiency through application-specific instruction memory transformations
Citations:2
Authors: P Petrov, A Orailoglu
Publication: 2003 Design, Automation and Test in Europe Conference and Exhibition, 30-35

222. Cost-effective concurrent test hardware design for linear analog circuits
Citations:2
Authors: S Ozev, A Orailoglu
Publication: Proceedings. IEEE International Conference on Computer Design: VLSI in …

223. Modular test generation and concurrent transparency-based test translation using gate-level ATPG
Citations:2
Authors: Y Makris, A Orailoglu, P Vishakantaiah
Publication: Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No …

224. Low cost concurrent test implementation for linear digital systems
Citations:2
Authors: I Bayraktaroglu, A Orailoglu
Publication: Proceedings IEEE European Test Workshop, 140-143

225. How to avoid random walks in hierarchical test path identification
Citations:2
Authors: Y Makris, J Collins, A Orailoglu
Publication: Proceedings IEEE European Test Workshop, 111-116

226. Path-based test composition for mixed-signal SOC's
Citations:2
Authors: S Ozev, A Orailoglu
Publication: 2000 Southwest Symposium on Mixed-Signal Design (Cat. No. 00EX390), 153-158

227. Design rule driven behavioral synthesis for test
Citations:2
Authors: SN Hamilton, T Gonzalez, A Orailoglu
Publication: Conference Record of Thirty-Second Asilomar Conference on Signals, Systems …

228. The UCSD active web
Citations:2
Authors: J Pasquale, R Belew, J Ferrante, R Impagliazzo, V Rangan, S Baden, ...
Publication: 

229. Metric-based transformations for self testable VLSI designs with high test concurrency
Citations:2
Authors: M Vahidi, A Orailoglu
Publication: Proceedings of EURO-DAC. European Design Automation Conference, 136-141

230. Simulated annealing based yield enhancement of layouts
Citations:2
Authors: R Karri, A Orailoglu
Publication: Proceedings of 4th Great Lakes Symposium on VLSI, 166-169

231. High-level synthesis of self-recovering microarchitectures
Citations:2
Authors: A Orailoglu, R Karri
Publication: Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …

232. Detecting Gas Vapor Leaks through Uncalibrated Sensor Based CPS
Citations:1
Authors: D Badawi, S Ozev, JB Christen, C Yang, A Orailoglu, AE Çetin
Publication: ICASSP 2019-2019 IEEE International Conference on Acoustics, Speech and …

233. Variation-Aware Hardware Trojan Detection through Power Side-channel
Citations:1
Authors: FS Hossain, M Shintani, M Inoue, A Orailoglu
Publication: 2018 IEEE International Test Conference (ITC), 1-10

234. Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains
Citations:1
Authors: B Arslan, A Orailoglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

235. Mobile ecosystem driven dynamic pipeline adaptation for low power
Citations:1
Authors: G Bournoutian, A Orailoglu
Publication: International Conference on Architecture of Computing Systems, 83-95

236. VLSI-SoC: At the Crossroads of Emerging Trends
Citations:1
Authors: A Orailoglu, HF Ugurdag, LM Silveira, M Margala, R Reis
Publication: Springer

237. Joint profit and process variation aware high level synthesis with speed binning
Citations:1
Authors: M Zhao, A Orailoglu, CJ Xue
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (9 …

238. Frugal but flexible multicore topologies in support of resource variation-driven adaptivity
Citations:1
Authors: C Yang, A Orailoglu
Publication: 2011 Design, Automation & Test in Europe, 1-6

239. High durability in NAND flash memory through effective page reuse mechanisms
Citations:1
Authors: K Lee, A Orailoglu
Publication: Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware …

240. Fine-grained adaptive CMP cache sharing through access history exploitation
Citations:1
Authors: C Yang, CJ Xue, A Orailoglu
Publication: 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, 420-425

241. VDDmin test optimization for overscreening minimization through adaptive scan chain masking
Citations:1
Authors: M Chen, A Orailoglu
Publication: 2010 28th VLSI Test Symposium (VTS), 313-318

242. Filtering global history: power and performance efficient branch predictor
Citations:1
Authors: R Ayoub, A Orailoglu
Publication: 2009 20th IEEE International Conference on Application-specific Systems …

243. Integration and evaluation of Multi-Instance-Precommit schemes within PostgreSQL
Citations:1
Authors: P Romano, F Quaglia
Publication: 2008 IEEE International Conference on Dependable Systems and Networks With …

244. Design space exploration for aggressive test cost reduction in CircularScan architectures
Citations:1
Authors: B Arslan, A Orailoglu
Publication: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …

245. Autonomous yet deterministic test of SOC cores
Citations:1
Authors: O Sinanoglu, A Orailoglu
Publication: 2004 International Conferce on Test, 1359-1368

246. Searching for global test costs optimization in core-based systems
Citations:1
Authors: É Cota, L Carro, M Lubaszewski, A Orailoğlu
Publication: Journal of Electronic Testing 20 (4), 357-373

247. Dynamic test data transformations for average and peak power reductions
Citations:1
Authors: O Sinanoglu, I Bayraktaroglu, A Orailoglu
Publication: Proceedings The Seventh IEEE European Test Workshop, 113-118

248. Compaction schemes with minimum test application time
Citations:1
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings 10th Asian Test Symposium, 199-204

249. Test quality and fault risk in digital filter datapath BIST
Citations:1
Authors: L Goodby, A Orailoglu
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

250. A module diagnosis and design-for-debug methodology based on hierarchical test paths
Citations:1
Authors: Y Makris, A Orailoglu
Publication: Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance …

251. Combined On-Line/Off-Line Test Solutions for Digital Filters Ѓ
Citations:1
Authors: I Bayraktaroglu, A Orailoglu
Publication: 

252. Property based RTL test justification and propagation analysis
Citations:1
Authors: Y Makris, A Orailoglu
Publication: Proceedings of the 6th International Test Synthesis Workshop: ITSW 99

253. Propagation Analysis”
Citations:1
Authors: Y Makris, A Orailoğlu, D Justification
Publication: ITC

254. On-line fault resilience through gracefully degradable ASICs
Citations:1
Authors: A Orailoğlu
Publication: On-line testing for VLSI, 145-151

255. Detecting Gas Vapor Leaks Using Uncalibrated Sensors
Citations:
Authors: D Badawi, T Ayhan, S Ozev, C Yang, A Orailoglu, AE Çetin
Publication: arXiv preprint arXiv:1908.07619

256. The Return of Power Gating: Smart Leakage Energy Reductions in Modern Out-of-Order Processor Architectures
Citations:
Authors: E Ozen, A Orailoglu
Publication: International Conference on Architecture of Computing Systems, 253-266

257. Shielding Logic Locking from Redundancy Attacks
Citations:
Authors: L Li, A Orailoglu
Publication: 2019 IEEE 37th VLSI Test Symposium (VTS), 1-6

258. A Golden-Free Hardware Trojan Detection Technique Considering Intra-Die Variation (ディペンダブルコンピューティング)
Citations:
Authors: F SHARIF HOSSAIN, T YONEDA, M SHINTANI, M INOUE, A ORAILOGLU
Publication: 電子情報通信学会技術研究報告= IEICE technical report: 信学技報 117 (444), 43-48

259. A Golden-IC Free Clock Tree Driven Authentication Approach for Hardware Trojan Detection (VLSI 設計技術)--(デザインガイア 2016: VLSI 設計の新しい大地)
Citations:
Authors: FS Hossain, T Yoneda, M Inoue, A Orailoglu
Publication: 電子情報通信学会技術研究報告= IEICE technical report: 信学技報 116 (330 …

260. A Golden-IC Free Clock Tree Driven Authentication Approach for Hardware Trojan Detection (ディペンダブルコンピューティング)--(デザインガイア 2016: VLSI 設計の新しい大地)
Citations:
Authors: FS Hossain, T Yoneda, M Inoue, A Orailoglu
Publication: 電子情報通信学会技術研究報告= IEICE technical report: 信学技報 116 (331 …

261. Aggressive test cost reductions through
Citations:
Authors: B Arslan, A Orailoglu
Publication: Institute of Electrical and Electronics Engineers

262. Power-aware delay test quality optimization for multiple frequency domains
Citations:
Authors: A Orailoglu, B Arslan
Publication: Institute of Electrical and Electronics Engineers Inc.

263. Mobile ecosystem driven application-specific low-power control microarchitecture
Citations:
Authors: G Bournoutian, A Orailoglu
Publication: 2015 33rd IEEE International Conference on Computer Design (ICCD), 720-727

264. VLSI-SoC 2013
Citations:
Authors: M Margala, R Reis, A Orailoglu, L Carro, LM Silveira, HF Ugurdag
Publication: 

265. Migration-aware adaptive MPSoC static schedules with dynamic reconfigurability
Citations:
Authors: Y Zhang, CJ Xue, C Yang, A Orailoglu
Publication: Journal of Parallel and Distributed Computing 71 (10), 1400-1410

266. Squashing code size in microcoded IPs while delivering high decompression speed
Citations:
Authors: C Yang, M Chen, A Orailoglu
Publication: Design Automation for Embedded Systems 14 (3), 265-284

267. Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008
Citations:
Authors: A Orailoglu, L Pozzi
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

268. Scan cell positioning for boosting the compression of fan-out networks
Citations:
Authors: O Sinanoglu, M Al-Mulla, NA Shunaiber, A Orailoglu
Publication: Journal of Computer Science and Technology 24 (5), 939-948

269. Application of serial transformations in scan-based SOC test for test cost reduction
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: Kuwait Journal of Science and Engineering 36 (1 B), 167-195

270. Deflecting crosstalk by routing reconsideration through refined signal correlation estimation
Citations:
Authors: M Chen, A Orailoglu
Publication: Proceedings of the 19th ACM Great Lakes symposium on VLSI, 369-374

271. Leveraging CMOS design tools for QCA designs
Citations:
Authors: K Kim, Y Oh, R Karri, A Orailoglu
Publication: 2008 International SoC Design Conference 2, II-183-II-186

272. Chengmo Yang
Citations:
Authors: C Yang, A Orailoglu, PRE through Compiler-Directed, TNAM Static
Publication: 

273. Special issue on nano-electronic circuits and nano-architectures-Guest editorial
Citations:
Authors: K Roy
Publication: IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS 54 (11), 2342-2344

274. Power-Conscious Microprocessor-Based Testing of System-on-Chip (テスト, システム設計及び一般)
Citations:
Authors: FA Hussin, T Yoneda, A Orailoglu, H FUJIWARA
Publication: 電子情報通信学会技術研究報告. VLD, VLSI 設計技術 106 (32), 25-30

275. Decision tree based mismatch diagnosis in analog circuits
Citations:
Authors: M Chen, H Haggag, A Orailoglu
Publication: 24th IEEE VLSI Test Symposium, 6 pp.-285

276. Efficient RT-level fault diagnosis
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: Journal of Computer Science and Technology 20 (2), 166-174

277. CSE 243A (Section Id: 743533) VLSI Computer-Aided Design Synthesis Methodologies in VLSI Design & Test
Citations:
Authors: A Orailoglu
Publication: IEEE Computer 38 (2), 63-69

278. Pipelined test of SOC cores through test data transformations
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings-Ninth IEEE European Test Symposium, ETS 2004, 86-91

279. End-to-end testability analysis and DfT insertion for mixed-signal paths
Citations:
Authors: S Ozev, A Orailoglu
Publication: IEEE International Conference on Computer Design: VLSI in Computers and …

280. Development of First Order Sensitivity Functions for Mismatch
Citations:
Authors: RO Topaloglu, A Orailoglu
Publication: SRC Publication P009752

281. Fast and energy-frugal deterministic test through efficient compression and compaction techniques
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: Journal of Systems Architecture 50 (5), 257-266

282. Seamless test of digital components in mixed-signal paths (vol 21, pg 52, 2004)
Citations:
Authors: S Ozev, I Bayraktaroglu, A Orailoglu
Publication: IEEE DESIGN & TEST OF COMPUTERS 21 (2), 78-78

283. Efficient RT-level fault diagnosis methodology
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: Proceedings of the 2004 Asia and South Pacific Design Automation Conference …

284. Energy-efficient trace reuse cache for embedded processors.
Citations:
Authors: C Xiangrong, Z Xiaolin, A Efthymiou, JD Garside, A Hossain, DJ Pease, ...
Publication: Information Technology Journal 12 (8), 325-329

285. Hierarchical constraint conscious RT-level test generation
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: Euromicro Symposium on Digital System Design, 2003. Proceedings., 312-318

286. Specification, Design, Prototyping, Testing Methods, and Tools-Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs
Citations:
Authors: I Bayraktaroglu, A Orailoglu
Publication: IEEE Transactions on Computers 52 (11), 1480-1489

287. Speeding up control-dominated applications through microarchitectural customizations in embedded processors
Citations:
Authors: P Petrov, A Orailoglu
Publication: Proceedings of the 38th Design Automation Conference (IEEE Cat. No …

288. Towards Effective Embedded Processors in Codesigns: Customizable Partitioned Caches
Citations:
Authors: A Orailoglu
Publication: 

289. Modular Test Generation and Concurrent Transparency-Based Test Translation Using Gate-Level ATPG
Citations:
Authors: A Orailoglu, P Vishakantaiah
Publication: Proceedings of the IEEE 2000 Custom Integrated Circuits Conference: Caribe …

290. INTERNAL CAD+ EDA+ SERVICES= TURMOIL, FENCING OR BLISS
Citations:
Authors: A Orailoglu, F Muradali
Publication: INTERNATIONAL TEST CONFERENCE, 1109-1109

291. Synthesis of critical ASICs with embedded fully concurrent fault resilience
Citations:
Authors: SN Hamilton, A Orailoglu
Publication: ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits …

292. User interface issues in a high level test synthesis environment
Citations:
Authors: IG Harris, A Orailoglu
Publication: Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to …

293. Microprocessor test and validation, any new avenues?
Citations:
Authors: A Orailoglu, M Chandramouli, M Abadir, JA Abraham, H Hao, C Hunter, ...
Publication: Proceedings of the 1997 15th VLSI Test Symposium

294. High-Level Synthesis of Gracefully Degradable ASICs
Citations:
Authors: A Orailoglu
Publication: Proceedings: European Design and Test Conference; EDAC, the European …

295. Journal of VLSI Signal Processing, 11, 7 (1995) 9 1995 Kluwer Academic Publishers, Boston. Manufactured in The Netherlands.
Citations:
Authors: TP Barnwell III, JB Brockman, B Broderson, P Cappello, F Cathoor, ...
Publication: Journal of VLSI Signal Processing 11, 7

296. A framework for fault-tolerant microarchitecture synthesis
Citations:
Authors: R Karri, A Orailoglu
Publication: Proceedings of IEEE Custom Integrated Circuits Conference-CICC'93, 5.6. 1-5.6. 4

297. Pipeline data path synthesis of fault-tolerant microarchitectures
Citations:
Authors: R Karri, A Orailoglu
Publication: [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems …

298. Incorporating design for test into an IC design expert system
Citations:
Authors: BOB KUHN, A ORAILOGLU
Publication: Colorado Univ, Proceedings of the Air Force Workshop on Artificial …

299. Software design issues in the implementation of hierarchical display editors[Ph. D. Thesis]
Citations:
Authors: A ORAILOGLU
Publication: 

300. Software design in the implementation of hierarchical, display editors
Citations:
Authors: A Orailoglu
Publication: 

301. PRDC 2018
Citations:
Authors: É André, R Chen, YS Chen, T Dohi, S Fukumoto, M Hashimoto, ...
Publication: 

302. Selected papers in ATS 20th Anniversary Compendium of Papers
Citations:
Authors: E Larsson, K Arvidsson, H Fujiwara, Z Peng, Y Shao, I Pomeranz, ...
Publication: 

303. Huawei Li Jin-Fu Li Katherine Shu-Min Li Zipeng Li
Citations:
Authors: B Lin, X Gu, S Hamdioui, M Hashizume, K Hatayama, S Hellebrand, ...
Publication: 

304. DFT GUIDANCE THROUGH RTL TEST JUSTIFICATIONAND
Citations:
Authors: Y Makris, A Orailoğlu
Publication: 

305. TRANSPARENT: A System for RTL Testability Analysis, DFT Guidance
Citations:
Authors: Y Makris, J Collins, A Orailoğlu
Publication: 

306. CODES+ ISSS 2016 STEERING COMMITTEE
Citations:
Authors: R Bergamaschi, F Catthoor, K Choi, P Chou, G DeMicheli, N Dutt, P Eles, ...
Publication: 

307. ISCIS 2007 is organized by the cooperation of Department of Computer Engineering (CEng) and Department of Electrical and Electronics Engieering (EEE), Middle East Technical …
Citations:
Authors: E Gelenbe, OB Akan, A Bors, A Onat, A Levi, A Leonardi, A Orailoglu, ...
Publication: 

308. Reducing Hierarchical Test Path Cost via Modular Test Requirement Analysis
Citations:
Authors: Y Makris, A Orailoglu
Publication: Cell 3, Z2

309. ATS 2015 Program Committee
Citations:
Authors: A Singh, IBM Peilin Song, USJF Li, TWS Ozev, A Orailoglu, S Gupta, ...
Publication: 

310. Earl Swartzlander, University of Texas at Austin Jürgen Teich, Friedrich‐Alexander‐Universität Erlangen‐Nürnberg David Thomas, Imperial College, London Lingli Wang, State Key …
Citations:
Authors: D Koch, K Kuchcinski, P Leong, W Luk, T Mak, A Mokhov, D Novo, ...
Publication: 

311. Reliability, Resiliency, and Error-Aware Design Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation........... B. Liu and L. Wang 1577 High …
Citations:
Authors: IC Lin, YM Yang, CC Lin, A Tang, Y Yang, CY Lee, NK Jha, HM Chou, ...
Publication: 

312. The Aspect-Aware Design and Implementation of the {CiAO} Operating-System Family
Citations:
Authors: H Schirmeier, J Neuhalfen, I Korb, O Spinczyk, M Engel, H Schirmeier, ...
Publication: Transactions 200, 69-80

313. PRDC 2013 Referees and Reviewers
Citations:
Authors: J Alonso, M Arai, S Bagchi, J Cao, D Cotroneo, T Dohi, S Fukumoto, ...
Publication: 

314. ATS 2014 Program Committee
Citations:
Authors: EJ Marinissen, D Xiang, Y Hu, S Xu, P Girard, HJ Wunderlich, V Singh, ...
Publication: 

315. EUROMICRO DSD 2013 Program Committee
Citations:
Authors: P Athanas, T Basten, M Berekovic, N Bergman, H Basson, L Benini, ...
Publication: 

316. Raoul Velazco, TIMA Labs, FRANCE Xiaoling Sun, University of Alberta, CANADA
Citations:
Authors: D deVries, F Philips, I Hartanto, S Horiguchi, P Ienne, A Orailoglu
Publication: 

317. TTTC: Test Technology Technical Council
Citations:
Authors: P PRINETTO, A IVANOV, A ORAILOGLU
Publication: 

318. General Chair: Robert Jones, Intel Corp. Program Chair: Michael Hsiao, Virginia Tech. Past Chair
Citations:
Authors: Y Hoskote, I Bayraktaroglu, S Davidson, E McCluskey, N Narasimhan, ...
Publication: 

319. Past Chair
Citations:
Authors: T Dillinger, D Timmermann, KS Kim, PM Seidel, K Rudd, S Varadarajan, ...
Publication: 

320. Vice General Co-Chair
Citations:
Authors: HJ Wunderlich, A Orailoglu, J Segura, UI Balears
Publication: 

321. Deputy Program Chair
Citations:
Authors: L Jozwiak, A Akkas, U Koc, G Danese, UO Pavia, P Eles, M Fernandez, ...
Publication: 

322. Pauline C. Haddow, Norwegian University of Science and Technology, Norway Alister Hamilton, University of Edinburgh, UK Ilker Hamzaoglu, Sabanci University, Turkey Randy Haupt …
Citations:
Authors: A Amira, P Athanas, J Becker, K Benkrid, N Bergmann, A Bouridane, ...
Publication: 

323. Jose Luis Huertas, CNM, ES José da Mata, UFMG, BR Julio Salek, UFRJ, BR
Citations:
Authors: A Orailoglu, Ê Ribeiro, A Ferrari, A Gomes, D Bouldin, E Clarke, ...
Publication: 

324. Shiyi Xu Takahiro J. Yamaguchi Feng Yuan
Citations:
Authors: V Agrawal, K Chakrabarty, K Chakravadhanula, HM Chang, YS Chang, ...
Publication: 

325. HIERARCHICAL RTL DESIGNS
Citations:
Authors: Y Makris, A Orailoglu
Publication: writ 100, 3

326. Program Vice Chair
Citations:
Authors: S Ohtake, T Aikyo, K Anzo, D Appello, K Arabi, K Chakrabarty, CT Chao, ...
Publication: 

327. The Sixteenth Asian Test Symposium
Citations:
Authors: KTT Cheng, H Li, X Wen, H Liang, Y Han, Y Hu, J Sun, R Zhang, T Lv, ...
Publication: 

328. Vice General Co-Chair Vice-Program Co-Chair
Citations:
Authors: A Orailoglu, P Prinetto, SM Reddy
Publication: 

329. DSD 2011
Citations:
Authors: L Jóźwiak, K Kuchcinski, A Nunez, P Kitsos, S Nair, P Abrahamsson, ...
Publication: 

330. LATW2012
Citations:
Authors: A Orailoglu, A Vasconcelos, A Weber, A Zenteno, A Zorzo, ...
Publication: 

331. JA Abraham
Citations:
Authors: M Abramovici, RC Aitken, K Arabi, F Azais, S Bhawmik, RD Blanton, ...
Publication: 

332. ICQNM 2007 Committees
Citations:
Authors: SD Cotofana, WC Fang, V Berger, R Blatt, SL Braunstein, D Bruss, ...
Publication: 

333. Accelerating Coupled Applications through Register Level Communication between Processing Elements
Citations:
Authors: C Yang, A Orailoglu
Publication: 

334. Diagnosis for Scan-Based BIST: Reaching Deep into the Signatures ฃ
Citations:
Authors: I Bayraktaroglu, A Orailoglu
Publication: 

335. General Co-chairs
Citations:
Authors: SY Huang, MD Shieh, SJ Wang, JJ Liou, KSM Li, TC Huang, DC Huang, ...
Publication: 

336. Xiaoqing Wen Yervant Zorian Yuminosuke Yano Zoran Salcic
Citations:
Authors: AJ van de Goor, A Orailoglu, A Ivanov, AP Ambler, BA Issa, B Sharif, ...
Publication: 

337. ELEC 7770 Advanced VLSI Design HW-4
Citations:
Authors: RI Bahar, D Hammerstrom, J Harlow, WH Joyner Jr, C Lau, D Marculescu, ...
Publication: 

338. Improved Methods for Fault Diagnosis in Scan-Based BIST£
Citations:
Authors: I Bayraktaroglu, A Orailoglu
Publication: 

339. Cecilia Metra Neil Harrison
Citations:
Authors: R Collica, E Fujiwara, H Ito, B Kaminska, JH Kim, I Koren, R Leveugle, ...
Publication: 

340. Paper Award
Citations:
Authors: H Shin, B Kim, J Abraham, B Becker, A Orailoglu, P Prinetto, M Renovell, ...
Publication: 

341. Xiaowei Li, Chinese Academy of Sciences, China
Citations:
Authors: M Hashizume, J Abraham, PP Chaudhuri, G Chen, H Chen, KT Cheng, ...
Publication: 

342. 17’h IEEE VLSI Test Symposium Program Committee
Citations:
Authors: M Abadir-Motorola, JA Abraham, M Abramovici, VD Agrawal, J Aylor, ...
Publication: 

343. Michel Renovell Michel Robert
Citations:
Authors: AM Brochi, A Schuck Jr, A Orailoglu, AMS Adario, Ê Ribeiro, A Reis, ...
Publication: 

344. J. Arlat, LAAS
Citations:
Authors: R Baumann, E Boehl, C Bolchini, S Chakravarty, M Cherif, A Dandache, ...
Publication: 

345. Workshop Committees
Citations:
Authors: J Abraham, T Ambler, D Bhavsar, S Blanton, M Breuer, S Dey, F Fummi, ...
Publication: 

346. Symbol Based Parallel RT-level Fault Simulation
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: 

347. International Test Conference 2000 Technical Program Committee
Citations:
Authors: TC Nadeau-Dostie, D Wheater, S Dey, K Panetta, C Metra, R Rajsuman, ...
Publication: 

348. 14th IEEE VLSI Test Symposium Program Committee
Citations:
Authors: JA Abraham, CL Barrio, ID Telefonica, M Breuer, A Chatterjee, J Ferguson, ...
Publication: 

349. S. Chakravarty, Intel
Citations:
Authors: A Dandache, P Girard, M Goessel, T Haniotakis, J Hayes, A Ivanov, R Iyer, ...
Publication: 

350. Test of Mismatch
Citations:
Authors: RO Topaloglu, A Orailoglu
Publication: 

351. VLSI Design A 0.64 mm Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction.........................
Citations:
Authors: A Taparia, B Banerjee, TR Viswanathan, TW Tseng, JF Li, C Yang, ...
Publication: 

352. Test Synthesis
Citations:
Authors: A Orailoglu
Publication: 

353. Seamless Test of Digital Components in Mixed-Signal Paths
Citations:
Authors: I Bayraktaroglu, A Orailoglu
Publication: 

354. CODES+ ISSS’04 Organizing Committee
Citations:
Authors: A Orailoglu, PH Chou, P Eles, A Jantsch, R Gupta, Y Nakamura, ...
Publication: 

355. J. Abraham, U. Texas at Austin M. Abramovici, Lucent Bell Labs SP Athan, U. South Florida E. Boehl, Robert Bosch GmbH
Citations:
Authors: TJ Chakraborty, C Dufaza, J Figueras, WK Fuchs, D Gizopoulos, ...
Publication: 

356. Origins, Properties, and Parameters Estimation of the Hyperbolic Reliability Model.......... P. Erto and B. Palumbo 276 Parameter Estimation of Incomplete Data in Competing …
Citations:
Authors: O Sinanoglu, A Orailoglu, VE Johnson, A Moosman, P Cotter, ...
Publication: 

357. Chauchiu Su Kolja Sulimma Hidekana Susa Katsuharu Suzuki
Citations:
Authors: JL Tsai, A Orailoglu, D Pan, PR Panda, S Parameswaran, R Puri, G Quan, ...
Publication: 

358. Instruction Memory Transformations for Low Power Application-Specific Embedded Processors
Citations:
Authors: P Petrov, A Orailoglu
Publication: 

359. Joan Figueras, UPC, Spain
Citations:
Authors: L Patrick Girard, V Groza, X Gui, L Huang, J Huertas, U Ingelsson, ...
Publication: 

360. Pauline C. Haddow, Norwegian University of Science and Technology, Norway Alister Hamilton, University of Edinburgh, UK Ilker Hamzaoglu, Sabanci University, Turkey Nakul …
Citations:
Authors: B Ahmad, A Ahmadinia, A Amira, T Arslan, P Athanas, N Aydin, A Bahari, ...
Publication: 

361. Mixed-Signal Basic Block Level Test Translation
Citations:
Authors: S Ozev, A Orailoglu
Publication: 

362. Hideo Tamamoto, Akita University, Japan
Citations:
Authors: S Kajihara, H Takahashi, T Hosokawa, T Inoue, Y Iguchi, S Ohtake, ...
Publication: 

363. Panel Session 8: Microprocessor Test and Validation, Any New Avenues?
Citations:
Authors: A Orailoglu, M Chandramouli, LV Panelists, M Abadir, MJ Abraham, ...
Publication: 

364. Application of serial transformations in scan-based SOC test
Citations:
Authors: O SINANOGLU, A ORAILOGLU
Publication: 

365. Christian Landrault Chung-Len Lee
Citations:
Authors: KJ Lee, JE Chen, CH Cheng, KT Cheng, WT Cheng, S Demidenko, ...
Publication: 

366. Computer Science & Engineering Department University of California, San Diego La Jolla, CA 92093 sozev@ cs. ucsd. edu, alex@ cs. ucsd. edu
Citations:
Authors: S Ozev, A Orailoglu
Publication: 

367. IDT 2007 Committees
Citations:
Authors: H ElTahawy, Y Zorian, R Makki, M Abadir, M Bayoumi, A Salem, A Ivanov, ...
Publication: 

368. Letícia BOLZANI Luciano CAIMI Luiz Filipe VIEIRA Luz BALADO
Citations:
Authors: A RUEDA, A BRUN, A ORAILOGLU, A IVANOV, A WEBER, ...
Publication: 

369. Past Chair
Citations:
Authors: M Nicolaidis, S Dey, HJ Wunderlich, S Chakravarty, A Raghunathan, ...
Publication: 

370. Aliasing-free Space and Time Compaction for Embedded Cores
Citations:
Authors: O Sinanoglu, A Orailoglu
Publication: 

371. General Chair Joan Figueras Univ. Politecnica de Catalunya Diagonal, 647 08028 Barcelona, Spain
Citations:
Authors: A Ivanov, S Chakravarty, HJ Wunderlich, I Pomeranz, S Dey, A Orailoglu
Publication: 

372. J. Abraham, U. Texas at Austin R. Baumann, Texas Instruments E. Boehl, Robert Bosch GmbH C. Bolchini, Politec. di Milano
Citations:
Authors: D Bradley, N Buard, S Chakravarty, Y Crouzet, A Dandache, P Fouillat, ...
Publication: 

373. Automated Test Development and Test Time Reduction for RF Subsystems
Citations:
Authors: H Haggag, S Ozev, A Orailoglu
Publication: 

374. Vice Program Chair
Citations:
Authors: S Dey, A Orailoglu, P Varma, V Nagasamy, M Fujita, B Courtois, A Jerraya
Publication: 

375. elcome to VTS 2007, the twenty-fifth in a series of annual symposia that focus on innovation in the field of testing of integrated circuits and systems. The core of VTS 2007 …
Citations:
Authors: P Prinetto, A Orailoglu
Publication: 

376. Vice General Chair
Citations:
Authors: A Raghunathan, HJ Wunderlich, A Orailoglu, M Renovell, P Maxwell, ...
Publication: 

377. CODES+ ISSS’03 Organization
Citations:
Authors: R Gupta, Y Nakamura, A Orailoglu, PH Chou, T Givargis, JA Paul, ...
Publication: 

378. Vice Program Chair
Citations:
Authors: I Pomeranz, P Prinetto, D Gizopoulos, A Orailoglu
Publication: 

379. Yalçýn Çekiç, Bahçeşehir University, Turkey
Citations:
Authors: CAC Coello, A Di Nola, E Dirkx, AT Erdogan, L Eren, WC Fang, ...
Publication: 

