* # File name: /home/ecegrid/a/559mg3/cadence/simulation/PartialProduct64/
# hspiceS/schematic/netlist/PartialProduct64.C.raw
# Netlist output for hspiceS.
# Generated on Dec 5 18:39:55 2014

USE Proj_lib_PartialProduct64_schematic

USE Proj_lib_RIPPLE_CARRY_ADDER_schematic sub9
USE Proj_lib_HALF_ADDER_22_STATIC_CMOS_schematic sub7
USE Proj_lib_XOR21_StaticCMOS_schematic sub6
USE Proj_lib_Decoder_schematic Decoder_g1
USE Proj_lib_TSPC_FF_PositiveEdge_schematic sub3
USE Proj_lib_Inverter_180nm_schematic sub1
USE Proj_lib_Full_Adder_Mirror_StaticCMOS_schematic sub8
USE Proj_lib_Doubled_C2MOS_Latch_schematic sub2
USE Proj_lib_AND21_StaticCMOS_schematic sub5
USE Proj_lib_NAND_StaticCMOS_schematic sub4

USEM tsmc18dP tsmc18dP
USEM tsmc18dN tsmc18dN

# Include files






# End of Netlist
