#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d71c60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d71f60 .scope module, "tb" "tb" 3 80;
 .timescale -12 -12;
L_0x1d76340 .functor NOT 1, L_0x1dd2020, C4<0>, C4<0>, C4<0>;
L_0x1d8b880 .functor XOR 3, L_0x1dd1c40, L_0x1dd1e00, C4<000>, C4<000>;
L_0x1d98f30 .functor XOR 3, L_0x1d8b880, L_0x1dd1ed0, C4<000>, C4<000>;
v0x1dc02c0_0 .net *"_ivl_10", 2 0, L_0x1dd1ed0;  1 drivers
v0x1dc03c0_0 .net *"_ivl_12", 2 0, L_0x1d98f30;  1 drivers
v0x1dc04a0_0 .net *"_ivl_2", 2 0, L_0x1dd1ba0;  1 drivers
v0x1dc0560_0 .net *"_ivl_4", 2 0, L_0x1dd1c40;  1 drivers
v0x1dc0640_0 .net *"_ivl_6", 2 0, L_0x1dd1e00;  1 drivers
v0x1dc0770_0 .net *"_ivl_8", 2 0, L_0x1d8b880;  1 drivers
v0x1dc0850_0 .var "clk", 0 0;
v0x1dc08f0_0 .net "in", 99 0, v0x1dbf050_0;  1 drivers
v0x1dc0990_0 .net "out_and_dut", 0 0, L_0x1dd1630;  1 drivers
v0x1dc0ac0_0 .net "out_and_ref", 0 0, L_0x1dc1350;  1 drivers
v0x1dc0b90_0 .net "out_or_dut", 0 0, L_0x1dd18d0;  1 drivers
v0x1dc0c60_0 .net "out_or_ref", 0 0, L_0x1dc1440;  1 drivers
v0x1dc0d30_0 .net "out_xor_dut", 0 0, L_0x1dd1a60;  1 drivers
v0x1dc0e00_0 .net "out_xor_ref", 0 0, L_0x1dc14e0;  1 drivers
v0x1dc0ed0_0 .var/2u "stats1", 287 0;
v0x1dc0f70_0 .var/2u "strobe", 0 0;
v0x1dc1010_0 .net "tb_match", 0 0, L_0x1dd2020;  1 drivers
v0x1dc10e0_0 .net "tb_mismatch", 0 0, L_0x1d76340;  1 drivers
v0x1dc1180_0 .net "wavedrom_enable", 0 0, v0x1dbf1e0_0;  1 drivers
v0x1dc1250_0 .net "wavedrom_title", 511 0, v0x1dbf280_0;  1 drivers
L_0x1dd1ba0 .concat [ 1 1 1 0], L_0x1dc14e0, L_0x1dc1440, L_0x1dc1350;
L_0x1dd1c40 .concat [ 1 1 1 0], L_0x1dc14e0, L_0x1dc1440, L_0x1dc1350;
L_0x1dd1e00 .concat [ 1 1 1 0], L_0x1dd1a60, L_0x1dd18d0, L_0x1dd1630;
L_0x1dd1ed0 .concat [ 1 1 1 0], L_0x1dc14e0, L_0x1dc1440, L_0x1dc1350;
L_0x1dd2020 .cmp/eeq 3, L_0x1dd1ba0, L_0x1d98f30;
S_0x1d72690 .scope module, "good1" "reference_module" 3 127, 3 4 0, S_0x1d71f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x1d74f60_0 .net "in", 99 0, v0x1dbf050_0;  alias, 1 drivers
v0x1d75180_0 .net "out_and", 0 0, L_0x1dc1350;  alias, 1 drivers
v0x1d76410_0 .net "out_or", 0 0, L_0x1dc1440;  alias, 1 drivers
v0x1d76720_0 .net "out_xor", 0 0, L_0x1dc14e0;  alias, 1 drivers
L_0x1dc1350 .reduce/and v0x1dbf050_0;
L_0x1dc1440 .reduce/or v0x1dbf050_0;
L_0x1dc14e0 .reduce/xor v0x1dbf050_0;
S_0x1dbe380 .scope module, "stim1" "stimulus_gen" 3 123, 3 18 0, S_0x1d71f60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1dbef90_0 .net "clk", 0 0, v0x1dc0850_0;  1 drivers
v0x1dbf050_0 .var "in", 99 0;
v0x1dbf110_0 .net "tb_match", 0 0, L_0x1dd2020;  alias, 1 drivers
v0x1dbf1e0_0 .var "wavedrom_enable", 0 0;
v0x1dbf280_0 .var "wavedrom_title", 511 0;
S_0x1dbe630 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 40, 3 40 0, S_0x1dbe380;
 .timescale -12 -12;
v0x1d77e80_0 .var "count", 3 0;
E_0x1d7f750/0 .event negedge, v0x1dbef90_0;
E_0x1d7f750/1 .event posedge, v0x1dbef90_0;
E_0x1d7f750 .event/or E_0x1d7f750/0, E_0x1d7f750/1;
S_0x1dbe850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1dbe630;
 .timescale -12 -12;
v0x1d77ca0_0 .var/2s "i", 31 0;
E_0x1d7f9a0 .event posedge, v0x1dbef90_0;
E_0x1d7fc00 .event negedge, v0x1dbef90_0;
S_0x1dbeb70 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1dbe380;
 .timescale -12 -12;
v0x1d784e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1dbedb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1dbe380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1dbf450 .scope module, "top_module1" "top_module" 3 133, 4 1 0, S_0x1d71f60;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
L_0x7f2066559018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x1d77b90 .functor AND 100, v0x1dbf050_0, L_0x7f2066559018, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x7f2066559060 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x1d77db0 .functor OR 100, v0x1dbf050_0, L_0x7f2066559060, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f20665590a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x1d783d0 .functor XOR 100, v0x1dbf050_0, L_0x7f20665590a8, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1dbf6f0_0 .net/2u *"_ivl_0", 99 0, L_0x7f2066559018;  1 drivers
v0x1dbf7d0_0 .net/2u *"_ivl_12", 99 0, L_0x7f20665590a8;  1 drivers
v0x1dbf8b0_0 .net/2u *"_ivl_6", 99 0, L_0x7f2066559060;  1 drivers
v0x1dbf9a0_0 .net "and_temp", 99 0, L_0x1d77b90;  1 drivers
v0x1dbfa80_0 .net "in", 99 0, v0x1dbf050_0;  alias, 1 drivers
v0x1dbfbe0_0 .net "or_temp", 99 0, L_0x1d77db0;  1 drivers
v0x1dbfcc0_0 .net "out_and", 0 0, L_0x1dd1630;  alias, 1 drivers
v0x1dbfd80_0 .net "out_or", 0 0, L_0x1dd18d0;  alias, 1 drivers
v0x1dbfe40_0 .net "out_xor", 0 0, L_0x1dd1a60;  alias, 1 drivers
v0x1dbff90_0 .net "xor_temp", 99 0, L_0x1d783d0;  1 drivers
L_0x1dd1630 .reduce/and L_0x1d77b90;
L_0x1dd18d0 .reduce/or L_0x1d77db0;
L_0x1dd1a60 .reduce/xor L_0x1d783d0;
S_0x1dc00f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 141, 3 141 0, S_0x1d71f60;
 .timescale -12 -12;
E_0x1d69a20 .event anyedge, v0x1dc0f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dc0f70_0;
    %nor/r;
    %assign/vec4 v0x1dc0f70_0, 0;
    %wait E_0x1d69a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dbe380;
T_3 ;
    %fork t_1, S_0x1dbe630;
    %jmp t_0;
    .scope S_0x1dbe630;
t_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1d77e80_0, 0, 4;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7fc00;
    %wait E_0x1d7f750;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f750;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f750;
    %pushi/vec4 262143, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f750;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 4;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f750;
    %pushi/vec4 128, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f750;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967287, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0x1dbf050_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1dbedb0;
    %join;
    %wait E_0x1d7fc00;
    %wait E_0x1d7f9a0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f9a0;
    %pushi/vec4 7, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d7f750;
    %load/vec4 v0x1d77e80_0;
    %pad/u 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %load/vec4 v0x1d77e80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1d77e80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d7f9a0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7fc00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1dbedb0;
    %join;
    %vpi_func 3 63 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d7fc00;
    %vpi_func 3 65 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f9a0;
    %vpi_func 3 66 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %fork t_3, S_0x1dbe850;
    %jmp t_2;
    .scope S_0x1dbe850;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d77ca0_0, 0, 32;
T_3.4 ; Top of for-loop 
    %load/vec4 v0x1d77ca0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.5, 5;
    %wait E_0x1d7fc00;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v0x1d77ca0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f9a0;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v0x1d77ca0_0;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %assign/vec4 v0x1dbf050_0, 0;
T_3.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d77ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d77ca0_0, 0, 32;
    %jmp T_3.4;
T_3.5 ; for-loop exit label
    %end;
    .scope S_0x1dbe630;
t_2 %join;
    %wait E_0x1d7f9a0;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f9a0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v0x1dbf050_0, 0;
    %wait E_0x1d7f9a0;
    %delay 1, 0;
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .scope S_0x1dbe380;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d71f60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc0850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc0f70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d71f60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dc0850_0;
    %inv;
    %store/vec4 v0x1dc0850_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d71f60;
T_6 ;
    %vpi_call/w 3 115 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 116 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dbef90_0, v0x1dc10e0_0, v0x1dc08f0_0, v0x1dc0ac0_0, v0x1dc0990_0, v0x1dc0c60_0, v0x1dc0b90_0, v0x1dc0e00_0, v0x1dc0d30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d71f60;
T_7 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 152 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 153 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 154 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 157 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 158 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 159 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d71f60;
T_8 ;
    %wait E_0x1d7f750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc0ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
    %load/vec4 v0x1dc1010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 170 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc0ed0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dc0ac0_0;
    %load/vec4 v0x1dc0ac0_0;
    %load/vec4 v0x1dc0990_0;
    %xor;
    %load/vec4 v0x1dc0ac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1dc0c60_0;
    %load/vec4 v0x1dc0c60_0;
    %load/vec4 v0x1dc0b90_0;
    %xor;
    %load/vec4 v0x1dc0c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 177 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1dc0e00_0;
    %load/vec4 v0x1dc0e00_0;
    %load/vec4 v0x1dc0d30_0;
    %xor;
    %load/vec4 v0x1dc0e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1dc0ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc0ed0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gates100/gates100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/gates100/iter0/response18/top_module.sv";
