$date
    Thu Feb  4 19:15:44 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module test_reg32bit $end
$var reg 32 ! par_out $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 32 $ par_in $end
$var reg 1 % reset $end
$scope module Register0 $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 32 $ par_in $end
$var reg 32 ! par_out $end
$var reg 1 % reset $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b00000000000000000000000000000000 !
0"
0#
b00000000000000000000000000000000 $
0%
$end
