	component cpu is
		port (
			clk_clk        : in  std_logic                     := 'X';             -- clk
			io_acknowledge : in  std_logic                     := 'X';             -- acknowledge
			io_irq         : in  std_logic                     := 'X';             -- irq
			io_address     : out std_logic_vector(11 downto 0);                    -- address
			io_bus_enable  : out std_logic;                                        -- bus_enable
			io_byte_enable : out std_logic_vector(1 downto 0);                     -- byte_enable
			io_rw          : out std_logic;                                        -- rw
			io_write_data  : out std_logic_vector(15 downto 0);                    -- write_data
			io_read_data   : in  std_logic_vector(15 downto 0) := (others => 'X'); -- read_data
			reset_reset_n  : in  std_logic                     := 'X'              -- reset_n
		);
	end component cpu;

