// Seed: 3339085901
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2
    , id_4
);
  wire [-1 'b0 : 1] id_5;
  assign module_2.id_3 = 0;
  assign module_1.id_0 = 0;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5
);
  assign id_3 = id_1;
  parameter id_7 = 1;
  nor primCall (id_0, id_1, id_2);
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5
  );
endmodule
module module_2 (
    input  tri0  id_0,
    input  wire  id_1,
    output wire  id_2,
    output uwire id_3,
    output uwire id_4,
    output wor   id_5,
    input  uwire id_6
);
  logic id_8;
  ;
  supply0 id_9 = id_1;
  assign id_3 = -1 >= 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign id_9 = 1;
endmodule
