

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11'
================================================================
* Date:           Tue May 28 19:29:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    224|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     18|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     18|    260|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_132_p2   |         +|   0|  0|   13|           4|           1|
    |sub_ln29_fu_154_p2   |         -|   0|  0|   14|           5|           6|
    |icmp_ln29_fu_126_p2  |      icmp|   0|  0|   13|           4|           5|
    |lshr_ln29_fu_164_p2  |      lshr|   0|  0|  182|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  224|          78|          78|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_1_fu_56                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_fu_56                |  4|   0|    4|          0|
    |tmp_reg_224              |  1|   0|    1|          0|
    |trunc_ln29_4_reg_216     |  8|   0|    8|          0|
    |trunc_ln29_reg_212       |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11|  return value|
|c_3_address0  |  out|    3|   ap_memory|                                            c_3|         array|
|c_3_ce0       |  out|    1|   ap_memory|                                            c_3|         array|
|c_3_we0       |  out|    1|   ap_memory|                                            c_3|         array|
|c_3_d0        |  out|    8|   ap_memory|                                            c_3|         array|
|c_2_address0  |  out|    3|   ap_memory|                                            c_2|         array|
|c_2_ce0       |  out|    1|   ap_memory|                                            c_2|         array|
|c_2_we0       |  out|    1|   ap_memory|                                            c_2|         array|
|c_2_d0        |  out|    8|   ap_memory|                                            c_2|         array|
|c_1_address0  |  out|    3|   ap_memory|                                            c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                            c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                            c_1|         array|
|c_1_d0        |  out|    8|   ap_memory|                                            c_1|         array|
|c_0_address0  |  out|    3|   ap_memory|                                            c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                            c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                            c_0|         array|
|c_0_d0        |  out|    8|   ap_memory|                                            c_0|         array|
|s_3_39        |   in|   64|     ap_none|                                         s_3_39|        scalar|
+--------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [source/word.h:28->source/aead.c:84]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_3_39_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_3_39"   --->   Operation 6 'read' 's_3_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %i_1" [source/word.h:28->source/aead.c:84]   --->   Operation 7 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i39"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [source/word.h:29->source/aead.c:84]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln29 = icmp_eq  i4 %i, i4 8" [source/word.h:29->source/aead.c:84]   --->   Operation 10 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %i, i4 1" [source/word.h:29->source/aead.c:84]   --->   Operation 12 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.i39.split, void %STOREBYTES.exit40.exitStub" [source/word.h:29->source/aead.c:84]   --->   Operation 13 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [source/word.h:29->source/aead.c:84]   --->   Operation 14 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i4 %i" [source/word.h:29->source/aead.c:84]   --->   Operation 15 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln29_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29_3, i3 0" [source/word.h:29->source/aead.c:84]   --->   Operation 16 'bitconcatenate' 'shl_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%sub_ln29 = sub i6 56, i6 %shl_ln29_1" [source/word.h:29->source/aead.c:84]   --->   Operation 17 'sub' 'sub_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i6 %sub_ln29" [source/word.h:29->source/aead.c:84]   --->   Operation 18 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (4.59ns)   --->   "%lshr_ln29 = lshr i64 %s_3_39_read, i64 %zext_ln29_1" [source/word.h:29->source/aead.c:84]   --->   Operation 19 'lshr' 'lshr_ln29' <Predicate = (!icmp_ln29)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i64 %lshr_ln29" [source/word.h:29->source/aead.c:84]   --->   Operation 20 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i, i32 2" [source/word.h:29->source/aead.c:84]   --->   Operation 21 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.86ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %arrayidx.i36509.case.3, i2 0, void %arrayidx.i36509.case.0, i2 1, void %arrayidx.i36509.case.1, i2 2, void %arrayidx.i36509.case.2" [source/word.h:29->source/aead.c:84]   --->   Operation 22 'switch' 'switch_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.86>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %add_ln29, i4 %i_1" [source/word.h:28->source/aead.c:84]   --->   Operation 23 'store' 'store_ln28' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i39" [source/word.h:29->source/aead.c:84]   --->   Operation 24 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [source/word.h:28->source/aead.c:84]   --->   Operation 25 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [source/word.h:29->source/aead.c:84]   --->   Operation 26 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln29_4_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 2, i1 %tmp" [source/word.h:29->source/aead.c:84]   --->   Operation 27 'bitconcatenate' 'zext_ln29_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %zext_ln29_4_cast" [source/word.h:29->source/aead.c:84]   --->   Operation 28 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i8 %c_0, i64 0, i64 %zext_ln29" [source/word.h:29->source/aead.c:84]   --->   Operation 29 'getelementptr' 'c_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i8 %c_1, i64 0, i64 %zext_ln29" [source/word.h:29->source/aead.c:84]   --->   Operation 30 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i8 %c_2, i64 0, i64 %zext_ln29" [source/word.h:29->source/aead.c:84]   --->   Operation 31 'getelementptr' 'c_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i8 %c_3, i64 0, i64 %zext_ln29" [source/word.h:29->source/aead.c:84]   --->   Operation 32 'getelementptr' 'c_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_4, i3 %c_2_addr" [source/word.h:29->source/aead.c:84]   --->   Operation 33 'store' 'store_ln29' <Predicate = (trunc_ln29 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i36509.exit" [source/word.h:29->source/aead.c:84]   --->   Operation 34 'br' 'br_ln29' <Predicate = (trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_4, i3 %c_1_addr" [source/word.h:29->source/aead.c:84]   --->   Operation 35 'store' 'store_ln29' <Predicate = (trunc_ln29 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i36509.exit" [source/word.h:29->source/aead.c:84]   --->   Operation 36 'br' 'br_ln29' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_4, i3 %c_0_addr" [source/word.h:29->source/aead.c:84]   --->   Operation 37 'store' 'store_ln29' <Predicate = (trunc_ln29 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i36509.exit" [source/word.h:29->source/aead.c:84]   --->   Operation 38 'br' 'br_ln29' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_4, i3 %c_3_addr" [source/word.h:29->source/aead.c:84]   --->   Operation 39 'store' 'store_ln29' <Predicate = (trunc_ln29 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i36509.exit" [source/word.h:29->source/aead.c:84]   --->   Operation 40 'br' 'br_ln29' <Predicate = (trunc_ln29 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_3_39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                   (alloca           ) [ 010]
s_3_39_read           (read             ) [ 000]
store_ln28            (store            ) [ 000]
br_ln0                (br               ) [ 000]
i                     (load             ) [ 000]
icmp_ln29             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln29              (add              ) [ 000]
br_ln29               (br               ) [ 000]
trunc_ln29            (trunc            ) [ 011]
trunc_ln29_3          (trunc            ) [ 000]
shl_ln29_1            (bitconcatenate   ) [ 000]
sub_ln29              (sub              ) [ 000]
zext_ln29_1           (zext             ) [ 000]
lshr_ln29             (lshr             ) [ 000]
trunc_ln29_4          (trunc            ) [ 011]
tmp                   (bitselect        ) [ 011]
switch_ln29           (switch           ) [ 000]
store_ln28            (store            ) [ 000]
br_ln29               (br               ) [ 000]
specpipeline_ln28     (specpipeline     ) [ 000]
specloopname_ln29     (specloopname     ) [ 000]
zext_ln29_4_cast      (bitconcatenate   ) [ 000]
zext_ln29             (zext             ) [ 000]
c_0_addr              (getelementptr    ) [ 000]
c_1_addr              (getelementptr    ) [ 000]
c_2_addr              (getelementptr    ) [ 000]
c_3_addr              (getelementptr    ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_3_39">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3_39"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="s_3_39_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_3_39_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="c_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_2_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="c_3_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_3_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln29_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="1"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln29_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="1"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln29_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln29_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln28_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln29_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln29_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln29_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln29_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln29_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln29_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="6" slack="0"/>
<pin id="157" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln29_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="lshr_ln29_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln29/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln29_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln28_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln29_4_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln29_4_cast/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln29_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="trunc_ln29_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln29_4_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="54" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="54" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="54" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="80" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="73" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="66" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="87" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="123" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="60" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="123" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="132" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="205"><net_src comp="56" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="215"><net_src comp="138" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="170" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="227"><net_src comp="174" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_3 | {2 }
	Port: c_2 | {2 }
	Port: c_1 | {2 }
	Port: c_0 | {2 }
 - Input state : 
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 : c_3 | {}
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 : c_2 | {}
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 : c_1 | {}
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 : c_0 | {}
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_11 : s_3_39 | {1 }
  - Chain level:
	State 1
		store_ln28 : 1
		i : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		trunc_ln29 : 2
		trunc_ln29_3 : 2
		shl_ln29_1 : 3
		sub_ln29 : 4
		zext_ln29_1 : 5
		lshr_ln29 : 6
		trunc_ln29_4 : 7
		tmp : 2
		switch_ln29 : 3
		store_ln28 : 3
	State 2
		zext_ln29 : 1
		c_0_addr : 2
		c_1_addr : 2
		c_2_addr : 2
		c_3_addr : 2
		store_ln29 : 3
		store_ln29 : 3
		store_ln29 : 3
		store_ln29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |     lshr_ln29_fu_164    |    0    |   182   |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln29_fu_154     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln29_fu_126    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln29_fu_132     |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |  s_3_39_read_read_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln29_fu_138    |    0    |    0    |
|   trunc  |   trunc_ln29_3_fu_142   |    0    |    0    |
|          |   trunc_ln29_4_fu_170   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    shl_ln29_1_fu_146    |    0    |    0    |
|          | zext_ln29_4_cast_fu_187 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln29_1_fu_160   |    0    |    0    |
|          |     zext_ln29_fu_194    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_174       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   222   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_1_reg_202    |    4   |
|     tmp_reg_224    |    1   |
|trunc_ln29_4_reg_216|    8   |
| trunc_ln29_reg_212 |    2   |
+--------------------+--------+
|        Total       |   15   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   222  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   222  |
+-----------+--------+--------+
