INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/hdl/ADDER_slave_stream_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDAdderDMA_slave_stream_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/hdl/ADDER_master_stream_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDAdderDMA_master_stream_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/hdl/ADDER_slave_lite_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDAdderDMA_slave_lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/src/adder_IP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_IP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/hdl/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
WARNING: [VRFC 10-2938] 'start_signal' is already implicitly declared on line 119 [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/hdl/ADDER.v:144]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ip/design_1_ADDER_0_0/sim/design_1_ADDER_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ADDER_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s00_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s01_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ip/design_1_s02_mmu_0/sim/design_1_s02_mmu_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_s02_mmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1FDLJBY
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_HS4N6K
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1CMTC59
INFO: [VRFC 10-311] analyzing module s02_couplers_imp_JCRZRZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/coppholl/TB_DMA/TB_DMA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
