# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/qcom,uniphy-pcie-28lp.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm UNIPHY PCIe 28LP PHY driver

maintainers:
  - Nitheesh Sekar <quic_nsekar@quicinc.com>
  - Sricharan Ramabadhran <quic_srichara@quicinc.com>

properties:
  compatible:
    enum:
      - qcom,ipq5018-uniphy-pcie-gen2x1
      - qcom,ipq5018-uniphy-pcie-gen2x2

  reg:
    maxItems: 1

  clocks:
    maxItems: 1

  clock-names:
    items:
      - const: pipe_clk

  resets:
    maxItems: 2

  reset-names:
    items:
      - const: phy
      - const: phy_phy

  "#phy-cells":
    const: 0

  "#clock-cells":
    const: 0

  clock-output-names:
    maxItems: 1

required:
  - compatible
  - reg
  - resets
  - reset-names
  - clocks
  - clock-names
  - "#phy-cells"
  - "#clock-cells"
  - clock-output-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,gcc-ipq5018.h>
    #include <dt-bindings/reset/qcom,gcc-ipq5018.h>

    phy@86000 {
        compatible = "qcom,ipq5018-uniphy-pcie-gen2x2";
        reg = <0x86000 0x800>;
        #phy-cells = <0>;
        #clock-cells = <0>;
        clocks = <&gcc GCC_PCIE0_PIPE_CLK>;
        clock-names = "pipe_clk";
        clock-output-names = "pcie0_pipe_clk";
        assigned-clocks = <&gcc GCC_PCIE1_PIPE_CLK>;
        assigned-clock-rates = <125000000>;
        resets = <&gcc GCC_PCIE0_PHY_BCR>,
                 <&gcc GCC_PCIE0PHY_PHY_BCR>;
        reset-names = "phy", "phy_phy";
    };
