# compile vhdl design source files
vhdl xil_defaultlib  "../../../../ch7/listing_7_1.vhdl"

# Do not sort compile order
nosort
