// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "05/06/2024 22:27:27"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MMU (
	clk,
	rst_n,
	start,
	rw_ena,
	addr,
	frame,
	wr_data,
	ready,
	data_table_out,
	rd_data);
input 	clk;
input 	rst_n;
input 	start;
input 	rw_ena;
input 	[2:0] addr;
input 	[1:0] frame;
input 	[7:0] wr_data;
output 	ready;
output 	[23:0] data_table_out;
output 	[7:0] rd_data;

// Design Ports Information
// ready	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[0]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[1]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[2]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[3]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[5]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[6]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[7]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[8]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[9]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[10]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[11]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[12]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[13]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[14]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[15]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[16]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[17]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[18]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[19]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[20]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[21]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[22]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_table_out[23]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[0]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[1]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[2]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[3]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[4]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[5]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[6]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_data[7]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw_ena	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frame[1]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frame[0]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[0]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[1]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[2]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[3]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[4]	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[5]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[6]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_data[7]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MMU_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \ready~output_o ;
wire \data_table_out[0]~output_o ;
wire \data_table_out[1]~output_o ;
wire \data_table_out[2]~output_o ;
wire \data_table_out[3]~output_o ;
wire \data_table_out[4]~output_o ;
wire \data_table_out[5]~output_o ;
wire \data_table_out[6]~output_o ;
wire \data_table_out[7]~output_o ;
wire \data_table_out[8]~output_o ;
wire \data_table_out[9]~output_o ;
wire \data_table_out[10]~output_o ;
wire \data_table_out[11]~output_o ;
wire \data_table_out[12]~output_o ;
wire \data_table_out[13]~output_o ;
wire \data_table_out[14]~output_o ;
wire \data_table_out[15]~output_o ;
wire \data_table_out[16]~output_o ;
wire \data_table_out[17]~output_o ;
wire \data_table_out[18]~output_o ;
wire \data_table_out[19]~output_o ;
wire \data_table_out[20]~output_o ;
wire \data_table_out[21]~output_o ;
wire \data_table_out[22]~output_o ;
wire \data_table_out[23]~output_o ;
wire \rd_data[0]~output_o ;
wire \rd_data[1]~output_o ;
wire \rd_data[2]~output_o ;
wire \rd_data[3]~output_o ;
wire \rd_data[4]~output_o ;
wire \rd_data[5]~output_o ;
wire \rd_data[6]~output_o ;
wire \rd_data[7]~output_o ;
wire \rst_n~input_o ;
wire \clk~input_o ;
wire \rw_ena~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst_n~inputclkctrl_outclk ;
wire \addr[2]~input_o ;
wire \addr[1]~input_o ;
wire \start~input_o ;
wire \last_start~q ;
wire \frame[1]~input_o ;
wire \frame[0]~input_o ;
wire \sram_num[0]~5_combout ;
wire \sram_num~3_combout ;
wire \LessThan0~0_combout ;
wire \flag~0_combout ;
wire \flag~1_combout ;
wire \flag~q ;
wire \always2~0_combout ;
wire \sram_num[2]~0_combout ;
wire \sram_num[2]~1_combout ;
wire \sram_num[2]~2_combout ;
wire \data_table[1][0]~10_combout ;
wire \addr[0]~input_o ;
wire \data_table[3][2]~19_combout ;
wire \data_table[3][0]~q ;
wire \data_table[6][2]~14_combout ;
wire \data_table[6][0]~q ;
wire \data_table[4][2]~16_combout ;
wire \data_table[4][0]~q ;
wire \data_table[5][0]~15_combout ;
wire \data_table[5][0]~q ;
wire \point[0]~6_combout ;
wire \data_table[7][2]~17_combout ;
wire \data_table[7][0]~q ;
wire \point[0]~7_combout ;
wire \point[0]~8_combout ;
wire \data_table[1][0]~12_combout ;
wire \data_table[1][0]~q ;
wire \data_table[2][2]~18_combout ;
wire \data_table[2][0]~q ;
wire \point[0]~2_combout ;
wire \point[0]~9_combout ;
wire \point[0]~10_combout ;
wire \stop~3_combout ;
wire \data_table[7][2]~13_combout ;
wire \sram_table[6][0]~14_combout ;
wire \data_table[6][2]~q ;
wire \data_table[7][2]~q ;
wire \data_table[4][2]~q ;
wire \data_table[5][2]~q ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \data_table[1][2]~q ;
wire \data_table[3][2]~q ;
wire \point[2]~23_combout ;
wire \data_table[2][2]~q ;
wire \point[2]~24_combout ;
wire \point[2]~25_combout ;
wire \point[1]~5_combout ;
wire \data_table[5][1]~q ;
wire \data_table[7][1]~q ;
wire \data_table[4][1]~q ;
wire \data_table[6][1]~q ;
wire \point[1]~18_combout ;
wire \point[1]~19_combout ;
wire \data_table[1][1]~q ;
wire \point[1]~20_combout ;
wire \data_table[3][1]~q ;
wire \data_table[2][1]~q ;
wire \point[1]~21_combout ;
wire \Decoder1~6_combout ;
wire \sram_table[1][0]~6_combout ;
wire \sram_table[7][0]~20_combout ;
wire \sram_table[7][0]~17_combout ;
wire \sram_table[7][0]~q ;
wire \Decoder1~2_combout ;
wire \sram_table[5][0]~19_combout ;
wire \sram_table[5][0]~11_combout ;
wire \sram_table[5][0]~q ;
wire \Decoder1~3_combout ;
wire \data_table[5][0]~11_combout ;
wire \sram_table[4][0]~12_combout ;
wire \sram_table[4][0]~13_combout ;
wire \sram_table[4][0]~q ;
wire \point[1]~16_combout ;
wire \point[1]~17_combout ;
wire \point[1]~22_combout ;
wire \count~1_combout ;
wire \count~0_combout ;
wire \Add1~0_combout ;
wire \count~2_combout ;
wire \sram_ena~2_combout ;
wire \sram_ena~3_combout ;
wire \sram_ena~q ;
wire \Decoder1~1_combout ;
wire \sram_table[2][0]~9_combout ;
wire \sram_table[2][0]~10_combout ;
wire \sram_table[2][0]~q ;
wire \point[3]~12_combout ;
wire \point[3]~14_combout ;
wire \point[3]~15_combout ;
wire \point[3]~15clkctrl_outclk ;
wire \Decoder1~7_combout ;
wire \sram_table[3][0]~21_combout ;
wire \sram_table[3][0]~18_combout ;
wire \sram_table[3][0]~q ;
wire \always4~0_combout ;
wire \point[2]~26_combout ;
wire \point[2]~27_combout ;
wire \Decoder1~5_combout ;
wire \sram_table[8][0]~16_combout ;
wire \sram_table[8][0]~q ;
wire \point[3]~28_combout ;
wire \Decoder1~4_combout ;
wire \sram_table[6][0]~15_combout ;
wire \sram_table[6][0]~q ;
wire \point[2]~13_combout ;
wire \stop~0_combout ;
wire \stop~1_combout ;
wire \stop~2_combout ;
wire \stop~combout ;
wire \point[0]~3_combout ;
wire \point[0]~4_combout ;
wire \point[0]~29_combout ;
wire \point[0]~11_combout ;
wire \Decoder1~0_combout ;
wire \sram_table[1][0]~7_combout ;
wire \sram_table[1][0]~8_combout ;
wire \sram_table[1][0]~q ;
wire \data_table_out~0_combout ;
wire \data_table_out~1_combout ;
wire \data_table_out~2_combout ;
wire \data_table_out~3_combout ;
wire \data_table_out~4_combout ;
wire \data_table_out~5_combout ;
wire \data_table_out~6_combout ;
wire \data_table_out~7_combout ;
wire \data_table_out~8_combout ;
wire \addr_sram[2]~2_combout ;
wire \wr_data[0]~input_o ;
wire \sram_wr_data_last~0_combout ;
wire \wr_data_sram[0]~1_combout ;
wire \SRAM_dut|SRAM~120feeder_combout ;
wire \SRAM_dut|comb~0_combout ;
wire \wr_data_sram~0_combout ;
wire \addr_sram[5]~4_combout ;
wire \addr_sram[4]~5_combout ;
wire \addr_sram[1]~0_combout ;
wire \addr_sram[0]~1_combout ;
wire \addr_sram[3]~3_combout ;
wire \SRAM_dut|SRAM~849_combout ;
wire \SRAM_dut|SRAM~919_combout ;
wire \SRAM_dut|SRAM~120_q ;
wire \SRAM_dut|SRAM~873_combout ;
wire \SRAM_dut|SRAM~922_combout ;
wire \SRAM_dut|SRAM~56_q ;
wire \SRAM_dut|SRAM~24feeder_combout ;
wire \SRAM_dut|SRAM~857_combout ;
wire \SRAM_dut|SRAM~920_combout ;
wire \SRAM_dut|SRAM~24_q ;
wire \SRAM_dut|SRAM~865_combout ;
wire \SRAM_dut|SRAM~921_combout ;
wire \SRAM_dut|SRAM~88_q ;
wire \SRAM_dut|SRAM~550_combout ;
wire \SRAM_dut|SRAM~551_combout ;
wire \SRAM_dut|SRAM~0feeder_combout ;
wire \SRAM_dut|SRAM~855_combout ;
wire \SRAM_dut|SRAM~915_combout ;
wire \SRAM_dut|SRAM~0_q ;
wire \SRAM_dut|SRAM~871_combout ;
wire \SRAM_dut|SRAM~918_combout ;
wire \SRAM_dut|SRAM~32_q ;
wire \SRAM_dut|SRAM~96feeder_combout ;
wire \SRAM_dut|SRAM~847_combout ;
wire \SRAM_dut|SRAM~916_combout ;
wire \SRAM_dut|SRAM~96_q ;
wire \SRAM_dut|SRAM~863_combout ;
wire \SRAM_dut|SRAM~917_combout ;
wire \SRAM_dut|SRAM~64_q ;
wire \SRAM_dut|SRAM~547_combout ;
wire \SRAM_dut|SRAM~548_combout ;
wire \SRAM_dut|SRAM~16feeder_combout ;
wire \SRAM_dut|SRAM~853_combout ;
wire \SRAM_dut|SRAM~911_combout ;
wire \SRAM_dut|SRAM~16_q ;
wire \SRAM_dut|SRAM~867_combout ;
wire \SRAM_dut|SRAM~914_combout ;
wire \SRAM_dut|SRAM~48_q ;
wire \SRAM_dut|SRAM~112feeder_combout ;
wire \SRAM_dut|SRAM~843_combout ;
wire \SRAM_dut|SRAM~912_combout ;
wire \SRAM_dut|SRAM~112_q ;
wire \SRAM_dut|SRAM~861_combout ;
wire \SRAM_dut|SRAM~913_combout ;
wire \SRAM_dut|SRAM~80_q ;
wire \SRAM_dut|SRAM~545_combout ;
wire \SRAM_dut|SRAM~546_combout ;
wire \SRAM_dut|SRAM~549_combout ;
wire \SRAM_dut|SRAM~40feeder_combout ;
wire \SRAM_dut|SRAM~869_combout ;
wire \SRAM_dut|SRAM~910_combout ;
wire \SRAM_dut|SRAM~40_q ;
wire \SRAM_dut|SRAM~845_combout ;
wire \SRAM_dut|SRAM~907_combout ;
wire \SRAM_dut|SRAM~104_q ;
wire \SRAM_dut|SRAM~8feeder_combout ;
wire \SRAM_dut|SRAM~851_combout ;
wire \SRAM_dut|SRAM~908_combout ;
wire \SRAM_dut|SRAM~8_q ;
wire \SRAM_dut|SRAM~859_combout ;
wire \SRAM_dut|SRAM~909_combout ;
wire \SRAM_dut|SRAM~72_q ;
wire \SRAM_dut|SRAM~543_combout ;
wire \SRAM_dut|SRAM~544_combout ;
wire \SRAM_dut|SRAM~552_combout ;
wire \SRAM_dut|SRAM~424feeder_combout ;
wire \SRAM_dut|SRAM~903_combout ;
wire \SRAM_dut|SRAM~424_q ;
wire \SRAM_dut|SRAM~906_combout ;
wire \SRAM_dut|SRAM~440_q ;
wire \SRAM_dut|SRAM~432feeder_combout ;
wire \SRAM_dut|SRAM~904_combout ;
wire \SRAM_dut|SRAM~432_q ;
wire \SRAM_dut|SRAM~905_combout ;
wire \SRAM_dut|SRAM~416_q ;
wire \SRAM_dut|SRAM~539_combout ;
wire \SRAM_dut|SRAM~540_combout ;
wire \SRAM_dut|SRAM~392feeder_combout ;
wire \SRAM_dut|SRAM~892_combout ;
wire \SRAM_dut|SRAM~392_q ;
wire \SRAM_dut|SRAM~893_combout ;
wire \SRAM_dut|SRAM~384_q ;
wire \SRAM_dut|SRAM~532_combout ;
wire \SRAM_dut|SRAM~891_combout ;
wire \SRAM_dut|SRAM~400_q ;
wire \SRAM_dut|SRAM~408feeder_combout ;
wire \SRAM_dut|SRAM~894_combout ;
wire \SRAM_dut|SRAM~408_q ;
wire \SRAM_dut|SRAM~533_combout ;
wire \SRAM_dut|SRAM~456feeder_combout ;
wire \SRAM_dut|SRAM~899_combout ;
wire \SRAM_dut|SRAM~456_q ;
wire \SRAM_dut|SRAM~900_combout ;
wire \SRAM_dut|SRAM~448_q ;
wire \SRAM_dut|SRAM~464feeder_combout ;
wire \SRAM_dut|SRAM~901_combout ;
wire \SRAM_dut|SRAM~464_q ;
wire \SRAM_dut|SRAM~902_combout ;
wire \SRAM_dut|SRAM~472_q ;
wire \SRAM_dut|SRAM~536_combout ;
wire \SRAM_dut|SRAM~537_combout ;
wire \SRAM_dut|SRAM~488feeder_combout ;
wire \SRAM_dut|SRAM~895_combout ;
wire \SRAM_dut|SRAM~488_q ;
wire \SRAM_dut|SRAM~898_combout ;
wire \SRAM_dut|SRAM~504_q ;
wire \SRAM_dut|SRAM~496feeder_combout ;
wire \SRAM_dut|SRAM~896_combout ;
wire \SRAM_dut|SRAM~496_q ;
wire \SRAM_dut|SRAM~897_combout ;
wire \SRAM_dut|SRAM~480_q ;
wire \SRAM_dut|SRAM~534_combout ;
wire \SRAM_dut|SRAM~535_combout ;
wire \SRAM_dut|SRAM~538_combout ;
wire \SRAM_dut|SRAM~541_combout ;
wire \SRAM_dut|SRAM~304feeder_combout ;
wire \SRAM_dut|SRAM~878_combout ;
wire \SRAM_dut|SRAM~304_q ;
wire \SRAM_dut|SRAM~875_combout ;
wire \SRAM_dut|SRAM~368_q ;
wire \SRAM_dut|SRAM~272feeder_combout ;
wire \SRAM_dut|SRAM~876_combout ;
wire \SRAM_dut|SRAM~272_q ;
wire \SRAM_dut|SRAM~877_combout ;
wire \SRAM_dut|SRAM~336_q ;
wire \SRAM_dut|SRAM~522_combout ;
wire \SRAM_dut|SRAM~523_combout ;
wire \SRAM_dut|SRAM~280feeder_combout ;
wire \SRAM_dut|SRAM~887_combout ;
wire \SRAM_dut|SRAM~280_q ;
wire \SRAM_dut|SRAM~890_combout ;
wire \SRAM_dut|SRAM~312_q ;
wire \SRAM_dut|SRAM~376feeder_combout ;
wire \SRAM_dut|SRAM~888_combout ;
wire \SRAM_dut|SRAM~376_q ;
wire \SRAM_dut|SRAM~889_combout ;
wire \SRAM_dut|SRAM~344_q ;
wire \SRAM_dut|SRAM~529_combout ;
wire \SRAM_dut|SRAM~530_combout ;
wire \SRAM_dut|SRAM~352feeder_combout ;
wire \SRAM_dut|SRAM~883_combout ;
wire \SRAM_dut|SRAM~352_q ;
wire \SRAM_dut|SRAM~886_combout ;
wire \SRAM_dut|SRAM~288_q ;
wire \SRAM_dut|SRAM~256feeder_combout ;
wire \SRAM_dut|SRAM~884_combout ;
wire \SRAM_dut|SRAM~256_q ;
wire \SRAM_dut|SRAM~885_combout ;
wire \SRAM_dut|SRAM~320_q ;
wire \SRAM_dut|SRAM~526_combout ;
wire \SRAM_dut|SRAM~527_combout ;
wire \SRAM_dut|SRAM~264feeder_combout ;
wire \SRAM_dut|SRAM~879_combout ;
wire \SRAM_dut|SRAM~264_q ;
wire \SRAM_dut|SRAM~882_combout ;
wire \SRAM_dut|SRAM~296_q ;
wire \SRAM_dut|SRAM~881_combout ;
wire \SRAM_dut|SRAM~328_q ;
wire \SRAM_dut|SRAM~360feeder_combout ;
wire \SRAM_dut|SRAM~880_combout ;
wire \SRAM_dut|SRAM~360_q ;
wire \SRAM_dut|SRAM~524_combout ;
wire \SRAM_dut|SRAM~525_combout ;
wire \SRAM_dut|SRAM~528_combout ;
wire \SRAM_dut|SRAM~531_combout ;
wire \SRAM_dut|SRAM~542_combout ;
wire \SRAM_dut|SRAM~232feeder_combout ;
wire \SRAM_dut|SRAM~846_combout ;
wire \SRAM_dut|SRAM~232_q ;
wire \SRAM_dut|SRAM~848_combout ;
wire \SRAM_dut|SRAM~224_q ;
wire \SRAM_dut|SRAM~512_combout ;
wire \SRAM_dut|SRAM~248feeder_combout ;
wire \SRAM_dut|SRAM~850_combout ;
wire \SRAM_dut|SRAM~248_q ;
wire \SRAM_dut|SRAM~844_combout ;
wire \SRAM_dut|SRAM~240_q ;
wire \SRAM_dut|SRAM~513_combout ;
wire \SRAM_dut|SRAM~136feeder_combout ;
wire \SRAM_dut|SRAM~852_combout ;
wire \SRAM_dut|SRAM~136_q ;
wire \SRAM_dut|SRAM~144feeder_combout ;
wire \SRAM_dut|SRAM~854_combout ;
wire \SRAM_dut|SRAM~144_q ;
wire \SRAM_dut|SRAM~856_combout ;
wire \SRAM_dut|SRAM~128_q ;
wire \SRAM_dut|SRAM~514_combout ;
wire \SRAM_dut|SRAM~858_combout ;
wire \SRAM_dut|SRAM~152_q ;
wire \SRAM_dut|SRAM~515_combout ;
wire \SRAM_dut|SRAM~200feeder_combout ;
wire \SRAM_dut|SRAM~860_combout ;
wire \SRAM_dut|SRAM~200_q ;
wire \SRAM_dut|SRAM~216feeder_combout ;
wire \SRAM_dut|SRAM~866_combout ;
wire \SRAM_dut|SRAM~216_q ;
wire \SRAM_dut|SRAM~208feeder_combout ;
wire \SRAM_dut|SRAM~862_combout ;
wire \SRAM_dut|SRAM~208_q ;
wire \SRAM_dut|SRAM~864_combout ;
wire \SRAM_dut|SRAM~192_q ;
wire \SRAM_dut|SRAM~516_combout ;
wire \SRAM_dut|SRAM~517_combout ;
wire \SRAM_dut|SRAM~518_combout ;
wire \SRAM_dut|SRAM~184feeder_combout ;
wire \SRAM_dut|SRAM~874_combout ;
wire \SRAM_dut|SRAM~184_q ;
wire \SRAM_dut|SRAM~868_combout ;
wire \SRAM_dut|SRAM~176_q ;
wire \SRAM_dut|SRAM~168feeder_combout ;
wire \SRAM_dut|SRAM~870_combout ;
wire \SRAM_dut|SRAM~168_q ;
wire \SRAM_dut|SRAM~872_combout ;
wire \SRAM_dut|SRAM~160_q ;
wire \SRAM_dut|SRAM~519_combout ;
wire \SRAM_dut|SRAM~520_combout ;
wire \SRAM_dut|SRAM~521_combout ;
wire \SRAM_dut|SRAM~553_combout ;
wire \SRAM_dut|rd_data~0_combout ;
wire \rd_data~0_combout ;
wire \wr_data[1]~input_o ;
wire \sram_wr_data[1]~feeder_combout ;
wire \sram_wr_data_last~1_combout ;
wire \wr_data_sram[1]~2_combout ;
wire \SRAM_dut|SRAM~273feeder_combout ;
wire \SRAM_dut|SRAM~273_q ;
wire \SRAM_dut|SRAM~337_q ;
wire \SRAM_dut|SRAM~554_combout ;
wire \SRAM_dut|SRAM~369_q ;
wire \SRAM_dut|SRAM~305feeder_combout ;
wire \SRAM_dut|SRAM~305_q ;
wire \SRAM_dut|SRAM~555_combout ;
wire \SRAM_dut|SRAM~353feeder_combout ;
wire \SRAM_dut|SRAM~353_q ;
wire \SRAM_dut|SRAM~289_q ;
wire \SRAM_dut|SRAM~321_q ;
wire \SRAM_dut|SRAM~257feeder_combout ;
wire \SRAM_dut|SRAM~257_q ;
wire \SRAM_dut|SRAM~558_combout ;
wire \SRAM_dut|SRAM~559_combout ;
wire \SRAM_dut|SRAM~329_q ;
wire \SRAM_dut|SRAM~361feeder_combout ;
wire \SRAM_dut|SRAM~361_q ;
wire \SRAM_dut|SRAM~556_combout ;
wire \SRAM_dut|SRAM~297_q ;
wire \SRAM_dut|SRAM~265feeder_combout ;
wire \SRAM_dut|SRAM~265_q ;
wire \SRAM_dut|SRAM~557_combout ;
wire \SRAM_dut|SRAM~560_combout ;
wire \SRAM_dut|SRAM~313feeder_combout ;
wire \SRAM_dut|SRAM~313_q ;
wire \SRAM_dut|SRAM~281_q ;
wire \SRAM_dut|SRAM~377feeder_combout ;
wire \SRAM_dut|SRAM~377_q ;
wire \SRAM_dut|SRAM~345_q ;
wire \SRAM_dut|SRAM~561_combout ;
wire \SRAM_dut|SRAM~562_combout ;
wire \SRAM_dut|SRAM~563_combout ;
wire \SRAM_dut|SRAM~121feeder_combout ;
wire \SRAM_dut|SRAM~121_q ;
wire \SRAM_dut|SRAM~57_q ;
wire \SRAM_dut|SRAM~25feeder_combout ;
wire \SRAM_dut|SRAM~25_q ;
wire \SRAM_dut|SRAM~89_q ;
wire \SRAM_dut|SRAM~592_combout ;
wire \SRAM_dut|SRAM~593_combout ;
wire \SRAM_dut|SRAM~17feeder_combout ;
wire \SRAM_dut|SRAM~17_q ;
wire \SRAM_dut|SRAM~49_q ;
wire \SRAM_dut|SRAM~113feeder_combout ;
wire \SRAM_dut|SRAM~113_q ;
wire \SRAM_dut|SRAM~81_q ;
wire \SRAM_dut|SRAM~587_combout ;
wire \SRAM_dut|SRAM~588_combout ;
wire \SRAM_dut|SRAM~1feeder_combout ;
wire \SRAM_dut|SRAM~1_q ;
wire \SRAM_dut|SRAM~33_q ;
wire \SRAM_dut|SRAM~97feeder_combout ;
wire \SRAM_dut|SRAM~97_q ;
wire \SRAM_dut|SRAM~65_q ;
wire \SRAM_dut|SRAM~589_combout ;
wire \SRAM_dut|SRAM~590_combout ;
wire \SRAM_dut|SRAM~591_combout ;
wire \SRAM_dut|SRAM~41feeder_combout ;
wire \SRAM_dut|SRAM~41_q ;
wire \SRAM_dut|SRAM~105_q ;
wire \SRAM_dut|SRAM~9feeder_combout ;
wire \SRAM_dut|SRAM~9_q ;
wire \SRAM_dut|SRAM~73_q ;
wire \SRAM_dut|SRAM~585_combout ;
wire \SRAM_dut|SRAM~586_combout ;
wire \SRAM_dut|SRAM~594_combout ;
wire \SRAM_dut|SRAM~409feeder_combout ;
wire \SRAM_dut|SRAM~409_q ;
wire \SRAM_dut|SRAM~401_q ;
wire \SRAM_dut|SRAM~393feeder_combout ;
wire \SRAM_dut|SRAM~393_q ;
wire \SRAM_dut|SRAM~385_q ;
wire \SRAM_dut|SRAM~574_combout ;
wire \SRAM_dut|SRAM~575_combout ;
wire \SRAM_dut|SRAM~425feeder_combout ;
wire \SRAM_dut|SRAM~425_q ;
wire \SRAM_dut|SRAM~441_q ;
wire \SRAM_dut|SRAM~433feeder_combout ;
wire \SRAM_dut|SRAM~433_q ;
wire \SRAM_dut|SRAM~417_q ;
wire \SRAM_dut|SRAM~581_combout ;
wire \SRAM_dut|SRAM~582_combout ;
wire \SRAM_dut|SRAM~457feeder_combout ;
wire \SRAM_dut|SRAM~457_q ;
wire \SRAM_dut|SRAM~449_q ;
wire \SRAM_dut|SRAM~465feeder_combout ;
wire \SRAM_dut|SRAM~465_q ;
wire \SRAM_dut|SRAM~473_q ;
wire \SRAM_dut|SRAM~578_combout ;
wire \SRAM_dut|SRAM~579_combout ;
wire \SRAM_dut|SRAM~489feeder_combout ;
wire \SRAM_dut|SRAM~489_q ;
wire \SRAM_dut|SRAM~505_q ;
wire \SRAM_dut|SRAM~497feeder_combout ;
wire \SRAM_dut|SRAM~497_q ;
wire \SRAM_dut|SRAM~481_q ;
wire \SRAM_dut|SRAM~576_combout ;
wire \SRAM_dut|SRAM~577_combout ;
wire \SRAM_dut|SRAM~580_combout ;
wire \SRAM_dut|SRAM~583_combout ;
wire \SRAM_dut|SRAM~233feeder_combout ;
wire \SRAM_dut|SRAM~233_q ;
wire \SRAM_dut|SRAM~225_q ;
wire \SRAM_dut|SRAM~564_combout ;
wire \SRAM_dut|SRAM~249feeder_combout ;
wire \SRAM_dut|SRAM~249_q ;
wire \SRAM_dut|SRAM~241_q ;
wire \SRAM_dut|SRAM~565_combout ;
wire \SRAM_dut|SRAM~177feeder_combout ;
wire \SRAM_dut|SRAM~177_q ;
wire \SRAM_dut|SRAM~185_q ;
wire \SRAM_dut|SRAM~169feeder_combout ;
wire \SRAM_dut|SRAM~169_q ;
wire \SRAM_dut|SRAM~161_q ;
wire \SRAM_dut|SRAM~571_combout ;
wire \SRAM_dut|SRAM~572_combout ;
wire \SRAM_dut|SRAM~201feeder_combout ;
wire \SRAM_dut|SRAM~201_q ;
wire \SRAM_dut|SRAM~217_q ;
wire \SRAM_dut|SRAM~209feeder_combout ;
wire \SRAM_dut|SRAM~209_q ;
wire \SRAM_dut|SRAM~193_q ;
wire \SRAM_dut|SRAM~568_combout ;
wire \SRAM_dut|SRAM~569_combout ;
wire \SRAM_dut|SRAM~137feeder_combout ;
wire \SRAM_dut|SRAM~137_q ;
wire \SRAM_dut|SRAM~153_q ;
wire \SRAM_dut|SRAM~145feeder_combout ;
wire \SRAM_dut|SRAM~145_q ;
wire \SRAM_dut|SRAM~129_q ;
wire \SRAM_dut|SRAM~566_combout ;
wire \SRAM_dut|SRAM~567_combout ;
wire \SRAM_dut|SRAM~570_combout ;
wire \SRAM_dut|SRAM~573_combout ;
wire \SRAM_dut|SRAM~584_combout ;
wire \SRAM_dut|SRAM~595_combout ;
wire \SRAM_dut|rd_data~1_combout ;
wire \rd_data~1_combout ;
wire \wr_data[2]~input_o ;
wire \sram_wr_data_last~2_combout ;
wire \wr_data_sram[2]~3_combout ;
wire \SRAM_dut|SRAM~122feeder_combout ;
wire \SRAM_dut|SRAM~122_q ;
wire \SRAM_dut|SRAM~58_q ;
wire \SRAM_dut|SRAM~26feeder_combout ;
wire \SRAM_dut|SRAM~26_q ;
wire \SRAM_dut|SRAM~90_q ;
wire \SRAM_dut|SRAM~634_combout ;
wire \SRAM_dut|SRAM~635_combout ;
wire \SRAM_dut|SRAM~42feeder_combout ;
wire \SRAM_dut|SRAM~42_q ;
wire \SRAM_dut|SRAM~106_q ;
wire \SRAM_dut|SRAM~10feeder_combout ;
wire \SRAM_dut|SRAM~10_q ;
wire \SRAM_dut|SRAM~74_q ;
wire \SRAM_dut|SRAM~627_combout ;
wire \SRAM_dut|SRAM~628_combout ;
wire \SRAM_dut|SRAM~2feeder_combout ;
wire \SRAM_dut|SRAM~2_q ;
wire \SRAM_dut|SRAM~34_q ;
wire \SRAM_dut|SRAM~98feeder_combout ;
wire \SRAM_dut|SRAM~98_q ;
wire \SRAM_dut|SRAM~66_q ;
wire \SRAM_dut|SRAM~631_combout ;
wire \SRAM_dut|SRAM~632_combout ;
wire \SRAM_dut|SRAM~18feeder_combout ;
wire \SRAM_dut|SRAM~18_q ;
wire \SRAM_dut|SRAM~50_q ;
wire \SRAM_dut|SRAM~114feeder_combout ;
wire \SRAM_dut|SRAM~114_q ;
wire \SRAM_dut|SRAM~82_q ;
wire \SRAM_dut|SRAM~629_combout ;
wire \SRAM_dut|SRAM~630_combout ;
wire \SRAM_dut|SRAM~633_combout ;
wire \SRAM_dut|SRAM~636_combout ;
wire \SRAM_dut|SRAM~186feeder_combout ;
wire \SRAM_dut|SRAM~186_q ;
wire \SRAM_dut|SRAM~178_q ;
wire \SRAM_dut|SRAM~170feeder_combout ;
wire \SRAM_dut|SRAM~170_q ;
wire \SRAM_dut|SRAM~162_q ;
wire \SRAM_dut|SRAM~603_combout ;
wire \SRAM_dut|SRAM~604_combout ;
wire \SRAM_dut|SRAM~250feeder_combout ;
wire \SRAM_dut|SRAM~250_q ;
wire \SRAM_dut|SRAM~242_q ;
wire \SRAM_dut|SRAM~234feeder_combout ;
wire \SRAM_dut|SRAM~234_q ;
wire \SRAM_dut|SRAM~226_q ;
wire \SRAM_dut|SRAM~596_combout ;
wire \SRAM_dut|SRAM~597_combout ;
wire \SRAM_dut|SRAM~210feeder_combout ;
wire \SRAM_dut|SRAM~210_q ;
wire \SRAM_dut|SRAM~194_q ;
wire \SRAM_dut|SRAM~600_combout ;
wire \SRAM_dut|SRAM~202feeder_combout ;
wire \SRAM_dut|SRAM~202_q ;
wire \SRAM_dut|SRAM~218_q ;
wire \SRAM_dut|SRAM~601_combout ;
wire \SRAM_dut|SRAM~138feeder_combout ;
wire \SRAM_dut|SRAM~138_q ;
wire \SRAM_dut|SRAM~154_q ;
wire \SRAM_dut|SRAM~146feeder_combout ;
wire \SRAM_dut|SRAM~146_q ;
wire \SRAM_dut|SRAM~130_q ;
wire \SRAM_dut|SRAM~598_combout ;
wire \SRAM_dut|SRAM~599_combout ;
wire \SRAM_dut|SRAM~602_combout ;
wire \SRAM_dut|SRAM~605_combout ;
wire \SRAM_dut|SRAM~274feeder_combout ;
wire \SRAM_dut|SRAM~274_q ;
wire \SRAM_dut|SRAM~338_q ;
wire \SRAM_dut|SRAM~606_combout ;
wire \SRAM_dut|SRAM~370_q ;
wire \SRAM_dut|SRAM~306feeder_combout ;
wire \SRAM_dut|SRAM~306_q ;
wire \SRAM_dut|SRAM~607_combout ;
wire \SRAM_dut|SRAM~282feeder_combout ;
wire \SRAM_dut|SRAM~282_q ;
wire \SRAM_dut|SRAM~314_q ;
wire \SRAM_dut|SRAM~378feeder_combout ;
wire \SRAM_dut|SRAM~378_q ;
wire \SRAM_dut|SRAM~346_q ;
wire \SRAM_dut|SRAM~613_combout ;
wire \SRAM_dut|SRAM~614_combout ;
wire \SRAM_dut|SRAM~266feeder_combout ;
wire \SRAM_dut|SRAM~266_q ;
wire \SRAM_dut|SRAM~298_q ;
wire \SRAM_dut|SRAM~330_q ;
wire \SRAM_dut|SRAM~362feeder_combout ;
wire \SRAM_dut|SRAM~362_q ;
wire \SRAM_dut|SRAM~608_combout ;
wire \SRAM_dut|SRAM~609_combout ;
wire \SRAM_dut|SRAM~354feeder_combout ;
wire \SRAM_dut|SRAM~354_q ;
wire \SRAM_dut|SRAM~290_q ;
wire \SRAM_dut|SRAM~258feeder_combout ;
wire \SRAM_dut|SRAM~258_q ;
wire \SRAM_dut|SRAM~322_q ;
wire \SRAM_dut|SRAM~610_combout ;
wire \SRAM_dut|SRAM~611_combout ;
wire \SRAM_dut|SRAM~612_combout ;
wire \SRAM_dut|SRAM~615_combout ;
wire \SRAM_dut|SRAM~410feeder_combout ;
wire \SRAM_dut|SRAM~410_q ;
wire \SRAM_dut|SRAM~402_q ;
wire \SRAM_dut|SRAM~394feeder_combout ;
wire \SRAM_dut|SRAM~394_q ;
wire \SRAM_dut|SRAM~386_q ;
wire \SRAM_dut|SRAM~616_combout ;
wire \SRAM_dut|SRAM~617_combout ;
wire \SRAM_dut|SRAM~426feeder_combout ;
wire \SRAM_dut|SRAM~426_q ;
wire \SRAM_dut|SRAM~442_q ;
wire \SRAM_dut|SRAM~418_q ;
wire \SRAM_dut|SRAM~434feeder_combout ;
wire \SRAM_dut|SRAM~434_q ;
wire \SRAM_dut|SRAM~623_combout ;
wire \SRAM_dut|SRAM~624_combout ;
wire \SRAM_dut|SRAM~466feeder_combout ;
wire \SRAM_dut|SRAM~466_q ;
wire \SRAM_dut|SRAM~474_q ;
wire \SRAM_dut|SRAM~458feeder_combout ;
wire \SRAM_dut|SRAM~458_q ;
wire \SRAM_dut|SRAM~450_q ;
wire \SRAM_dut|SRAM~620_combout ;
wire \SRAM_dut|SRAM~621_combout ;
wire \SRAM_dut|SRAM~490feeder_combout ;
wire \SRAM_dut|SRAM~490_q ;
wire \SRAM_dut|SRAM~506_q ;
wire \SRAM_dut|SRAM~498feeder_combout ;
wire \SRAM_dut|SRAM~498_q ;
wire \SRAM_dut|SRAM~482_q ;
wire \SRAM_dut|SRAM~618_combout ;
wire \SRAM_dut|SRAM~619_combout ;
wire \SRAM_dut|SRAM~622_combout ;
wire \SRAM_dut|SRAM~625_combout ;
wire \SRAM_dut|SRAM~626_combout ;
wire \SRAM_dut|SRAM~637_combout ;
wire \SRAM_dut|rd_data~2_combout ;
wire \rd_data~2_combout ;
wire \wr_data[3]~input_o ;
wire \sram_wr_data_last~3_combout ;
wire \wr_data_sram[3]~4_combout ;
wire \SRAM_dut|SRAM~27feeder_combout ;
wire \SRAM_dut|SRAM~27_q ;
wire \SRAM_dut|SRAM~91_q ;
wire \SRAM_dut|SRAM~676_combout ;
wire \SRAM_dut|SRAM~59_q ;
wire \SRAM_dut|SRAM~123feeder_combout ;
wire \SRAM_dut|SRAM~123_q ;
wire \SRAM_dut|SRAM~677_combout ;
wire \SRAM_dut|SRAM~11feeder_combout ;
wire \SRAM_dut|SRAM~11_q ;
wire \SRAM_dut|SRAM~75_q ;
wire \SRAM_dut|SRAM~669_combout ;
wire \SRAM_dut|SRAM~43feeder_combout ;
wire \SRAM_dut|SRAM~43_q ;
wire \SRAM_dut|SRAM~107_q ;
wire \SRAM_dut|SRAM~670_combout ;
wire \SRAM_dut|SRAM~3feeder_combout ;
wire \SRAM_dut|SRAM~3_q ;
wire \SRAM_dut|SRAM~35_q ;
wire \SRAM_dut|SRAM~99feeder_combout ;
wire \SRAM_dut|SRAM~99_q ;
wire \SRAM_dut|SRAM~67_q ;
wire \SRAM_dut|SRAM~673_combout ;
wire \SRAM_dut|SRAM~674_combout ;
wire \SRAM_dut|SRAM~19feeder_combout ;
wire \SRAM_dut|SRAM~19_q ;
wire \SRAM_dut|SRAM~51_q ;
wire \SRAM_dut|SRAM~115feeder_combout ;
wire \SRAM_dut|SRAM~115_q ;
wire \SRAM_dut|SRAM~83_q ;
wire \SRAM_dut|SRAM~671_combout ;
wire \SRAM_dut|SRAM~672_combout ;
wire \SRAM_dut|SRAM~675_combout ;
wire \SRAM_dut|SRAM~678_combout ;
wire \SRAM_dut|SRAM~307feeder_combout ;
wire \SRAM_dut|SRAM~307_q ;
wire \SRAM_dut|SRAM~371_q ;
wire \SRAM_dut|SRAM~275feeder_combout ;
wire \SRAM_dut|SRAM~275_q ;
wire \SRAM_dut|SRAM~339_q ;
wire \SRAM_dut|SRAM~638_combout ;
wire \SRAM_dut|SRAM~639_combout ;
wire \SRAM_dut|SRAM~259feeder_combout ;
wire \SRAM_dut|SRAM~259_q ;
wire \SRAM_dut|SRAM~323_q ;
wire \SRAM_dut|SRAM~642_combout ;
wire \SRAM_dut|SRAM~291_q ;
wire \SRAM_dut|SRAM~355feeder_combout ;
wire \SRAM_dut|SRAM~355_q ;
wire \SRAM_dut|SRAM~643_combout ;
wire \SRAM_dut|SRAM~267feeder_combout ;
wire \SRAM_dut|SRAM~267_q ;
wire \SRAM_dut|SRAM~299_q ;
wire \SRAM_dut|SRAM~331_q ;
wire \SRAM_dut|SRAM~363feeder_combout ;
wire \SRAM_dut|SRAM~363_q ;
wire \SRAM_dut|SRAM~640_combout ;
wire \SRAM_dut|SRAM~641_combout ;
wire \SRAM_dut|SRAM~644_combout ;
wire \SRAM_dut|SRAM~315feeder_combout ;
wire \SRAM_dut|SRAM~315_q ;
wire \SRAM_dut|SRAM~283_q ;
wire \SRAM_dut|SRAM~379feeder_combout ;
wire \SRAM_dut|SRAM~379_q ;
wire \SRAM_dut|SRAM~347_q ;
wire \SRAM_dut|SRAM~645_combout ;
wire \SRAM_dut|SRAM~646_combout ;
wire \SRAM_dut|SRAM~647_combout ;
wire \SRAM_dut|SRAM~427feeder_combout ;
wire \SRAM_dut|SRAM~427_q ;
wire \SRAM_dut|SRAM~443_q ;
wire \SRAM_dut|SRAM~419_q ;
wire \SRAM_dut|SRAM~435feeder_combout ;
wire \SRAM_dut|SRAM~435_q ;
wire \SRAM_dut|SRAM~665_combout ;
wire \SRAM_dut|SRAM~666_combout ;
wire \SRAM_dut|SRAM~395feeder_combout ;
wire \SRAM_dut|SRAM~395_q ;
wire \SRAM_dut|SRAM~387_q ;
wire \SRAM_dut|SRAM~658_combout ;
wire \SRAM_dut|SRAM~403_q ;
wire \SRAM_dut|SRAM~411feeder_combout ;
wire \SRAM_dut|SRAM~411_q ;
wire \SRAM_dut|SRAM~659_combout ;
wire \SRAM_dut|SRAM~467feeder_combout ;
wire \SRAM_dut|SRAM~467_q ;
wire \SRAM_dut|SRAM~475_q ;
wire \SRAM_dut|SRAM~459feeder_combout ;
wire \SRAM_dut|SRAM~459_q ;
wire \SRAM_dut|SRAM~451_q ;
wire \SRAM_dut|SRAM~662_combout ;
wire \SRAM_dut|SRAM~663_combout ;
wire \SRAM_dut|SRAM~491feeder_combout ;
wire \SRAM_dut|SRAM~491_q ;
wire \SRAM_dut|SRAM~507_q ;
wire \SRAM_dut|SRAM~499feeder_combout ;
wire \SRAM_dut|SRAM~499_q ;
wire \SRAM_dut|SRAM~483_q ;
wire \SRAM_dut|SRAM~660_combout ;
wire \SRAM_dut|SRAM~661_combout ;
wire \SRAM_dut|SRAM~664_combout ;
wire \SRAM_dut|SRAM~667_combout ;
wire \SRAM_dut|SRAM~179feeder_combout ;
wire \SRAM_dut|SRAM~179_q ;
wire \SRAM_dut|SRAM~187_q ;
wire \SRAM_dut|SRAM~171feeder_combout ;
wire \SRAM_dut|SRAM~171_q ;
wire \SRAM_dut|SRAM~163_q ;
wire \SRAM_dut|SRAM~655_combout ;
wire \SRAM_dut|SRAM~656_combout ;
wire \SRAM_dut|SRAM~251feeder_combout ;
wire \SRAM_dut|SRAM~251_q ;
wire \SRAM_dut|SRAM~243_q ;
wire \SRAM_dut|SRAM~235feeder_combout ;
wire \SRAM_dut|SRAM~235_q ;
wire \SRAM_dut|SRAM~227_q ;
wire \SRAM_dut|SRAM~648_combout ;
wire \SRAM_dut|SRAM~649_combout ;
wire \SRAM_dut|SRAM~203feeder_combout ;
wire \SRAM_dut|SRAM~203_q ;
wire \SRAM_dut|SRAM~219_q ;
wire \SRAM_dut|SRAM~211feeder_combout ;
wire \SRAM_dut|SRAM~211_q ;
wire \SRAM_dut|SRAM~195_q ;
wire \SRAM_dut|SRAM~652_combout ;
wire \SRAM_dut|SRAM~653_combout ;
wire \SRAM_dut|SRAM~139feeder_combout ;
wire \SRAM_dut|SRAM~139_q ;
wire \SRAM_dut|SRAM~155_q ;
wire \SRAM_dut|SRAM~147feeder_combout ;
wire \SRAM_dut|SRAM~147_q ;
wire \SRAM_dut|SRAM~131_q ;
wire \SRAM_dut|SRAM~650_combout ;
wire \SRAM_dut|SRAM~651_combout ;
wire \SRAM_dut|SRAM~654_combout ;
wire \SRAM_dut|SRAM~657_combout ;
wire \SRAM_dut|SRAM~668_combout ;
wire \SRAM_dut|SRAM~679_combout ;
wire \SRAM_dut|rd_data~3_combout ;
wire \rd_data~3_combout ;
wire \wr_data[4]~input_o ;
wire \sram_wr_data[4]~feeder_combout ;
wire \sram_wr_data_last~4_combout ;
wire \wr_data_sram[4]~5_combout ;
wire \SRAM_dut|SRAM~124feeder_combout ;
wire \SRAM_dut|SRAM~124_q ;
wire \SRAM_dut|SRAM~60_q ;
wire \SRAM_dut|SRAM~28feeder_combout ;
wire \SRAM_dut|SRAM~28_q ;
wire \SRAM_dut|SRAM~92_q ;
wire \SRAM_dut|SRAM~718_combout ;
wire \SRAM_dut|SRAM~719_combout ;
wire \SRAM_dut|SRAM~44feeder_combout ;
wire \SRAM_dut|SRAM~44_q ;
wire \SRAM_dut|SRAM~108_q ;
wire \SRAM_dut|SRAM~12feeder_combout ;
wire \SRAM_dut|SRAM~12_q ;
wire \SRAM_dut|SRAM~76_q ;
wire \SRAM_dut|SRAM~711_combout ;
wire \SRAM_dut|SRAM~712_combout ;
wire \SRAM_dut|SRAM~4feeder_combout ;
wire \SRAM_dut|SRAM~4_q ;
wire \SRAM_dut|SRAM~36_q ;
wire \SRAM_dut|SRAM~100feeder_combout ;
wire \SRAM_dut|SRAM~100_q ;
wire \SRAM_dut|SRAM~68_q ;
wire \SRAM_dut|SRAM~715_combout ;
wire \SRAM_dut|SRAM~716_combout ;
wire \SRAM_dut|SRAM~20feeder_combout ;
wire \SRAM_dut|SRAM~20_q ;
wire \SRAM_dut|SRAM~52_q ;
wire \SRAM_dut|SRAM~116feeder_combout ;
wire \SRAM_dut|SRAM~116_q ;
wire \SRAM_dut|SRAM~84_q ;
wire \SRAM_dut|SRAM~713_combout ;
wire \SRAM_dut|SRAM~714_combout ;
wire \SRAM_dut|SRAM~717_combout ;
wire \SRAM_dut|SRAM~720_combout ;
wire \SRAM_dut|SRAM~284feeder_combout ;
wire \SRAM_dut|SRAM~284_q ;
wire \SRAM_dut|SRAM~316_q ;
wire \SRAM_dut|SRAM~380feeder_combout ;
wire \SRAM_dut|SRAM~380_q ;
wire \SRAM_dut|SRAM~348_q ;
wire \SRAM_dut|SRAM~697_combout ;
wire \SRAM_dut|SRAM~698_combout ;
wire \SRAM_dut|SRAM~356feeder_combout ;
wire \SRAM_dut|SRAM~356_q ;
wire \SRAM_dut|SRAM~292_q ;
wire \SRAM_dut|SRAM~324_q ;
wire \SRAM_dut|SRAM~260feeder_combout ;
wire \SRAM_dut|SRAM~260_q ;
wire \SRAM_dut|SRAM~694_combout ;
wire \SRAM_dut|SRAM~695_combout ;
wire \SRAM_dut|SRAM~268feeder_combout ;
wire \SRAM_dut|SRAM~268_q ;
wire \SRAM_dut|SRAM~300_q ;
wire \SRAM_dut|SRAM~332_q ;
wire \SRAM_dut|SRAM~364feeder_combout ;
wire \SRAM_dut|SRAM~364_q ;
wire \SRAM_dut|SRAM~692_combout ;
wire \SRAM_dut|SRAM~693_combout ;
wire \SRAM_dut|SRAM~696_combout ;
wire \SRAM_dut|SRAM~308feeder_combout ;
wire \SRAM_dut|SRAM~308_q ;
wire \SRAM_dut|SRAM~372_q ;
wire \SRAM_dut|SRAM~276feeder_combout ;
wire \SRAM_dut|SRAM~276_q ;
wire \SRAM_dut|SRAM~340_q ;
wire \SRAM_dut|SRAM~690_combout ;
wire \SRAM_dut|SRAM~691_combout ;
wire \SRAM_dut|SRAM~699_combout ;
wire \SRAM_dut|SRAM~412feeder_combout ;
wire \SRAM_dut|SRAM~412_q ;
wire \SRAM_dut|SRAM~396feeder_combout ;
wire \SRAM_dut|SRAM~396_q ;
wire \SRAM_dut|SRAM~388_q ;
wire \SRAM_dut|SRAM~700_combout ;
wire \SRAM_dut|SRAM~404_q ;
wire \SRAM_dut|SRAM~701_combout ;
wire \SRAM_dut|SRAM~428feeder_combout ;
wire \SRAM_dut|SRAM~428_q ;
wire \SRAM_dut|SRAM~444_q ;
wire \SRAM_dut|SRAM~436feeder_combout ;
wire \SRAM_dut|SRAM~436_q ;
wire \SRAM_dut|SRAM~420_q ;
wire \SRAM_dut|SRAM~707_combout ;
wire \SRAM_dut|SRAM~708_combout ;
wire \SRAM_dut|SRAM~468feeder_combout ;
wire \SRAM_dut|SRAM~468_q ;
wire \SRAM_dut|SRAM~476_q ;
wire \SRAM_dut|SRAM~460feeder_combout ;
wire \SRAM_dut|SRAM~460_q ;
wire \SRAM_dut|SRAM~452_q ;
wire \SRAM_dut|SRAM~704_combout ;
wire \SRAM_dut|SRAM~705_combout ;
wire \SRAM_dut|SRAM~492feeder_combout ;
wire \SRAM_dut|SRAM~492_q ;
wire \SRAM_dut|SRAM~508_q ;
wire \SRAM_dut|SRAM~500feeder_combout ;
wire \SRAM_dut|SRAM~500_q ;
wire \SRAM_dut|SRAM~484_q ;
wire \SRAM_dut|SRAM~702_combout ;
wire \SRAM_dut|SRAM~703_combout ;
wire \SRAM_dut|SRAM~706_combout ;
wire \SRAM_dut|SRAM~709_combout ;
wire \SRAM_dut|SRAM~710_combout ;
wire \SRAM_dut|SRAM~188feeder_combout ;
wire \SRAM_dut|SRAM~188_q ;
wire \SRAM_dut|SRAM~180_q ;
wire \SRAM_dut|SRAM~172feeder_combout ;
wire \SRAM_dut|SRAM~172_q ;
wire \SRAM_dut|SRAM~164_q ;
wire \SRAM_dut|SRAM~687_combout ;
wire \SRAM_dut|SRAM~688_combout ;
wire \SRAM_dut|SRAM~252feeder_combout ;
wire \SRAM_dut|SRAM~252_q ;
wire \SRAM_dut|SRAM~244_q ;
wire \SRAM_dut|SRAM~236feeder_combout ;
wire \SRAM_dut|SRAM~236_q ;
wire \SRAM_dut|SRAM~228_q ;
wire \SRAM_dut|SRAM~680_combout ;
wire \SRAM_dut|SRAM~681_combout ;
wire \SRAM_dut|SRAM~140feeder_combout ;
wire \SRAM_dut|SRAM~140_q ;
wire \SRAM_dut|SRAM~156_q ;
wire \SRAM_dut|SRAM~148feeder_combout ;
wire \SRAM_dut|SRAM~148_q ;
wire \SRAM_dut|SRAM~132_q ;
wire \SRAM_dut|SRAM~682_combout ;
wire \SRAM_dut|SRAM~683_combout ;
wire \SRAM_dut|SRAM~204feeder_combout ;
wire \SRAM_dut|SRAM~204_q ;
wire \SRAM_dut|SRAM~220_q ;
wire \SRAM_dut|SRAM~212feeder_combout ;
wire \SRAM_dut|SRAM~212_q ;
wire \SRAM_dut|SRAM~196_q ;
wire \SRAM_dut|SRAM~684_combout ;
wire \SRAM_dut|SRAM~685_combout ;
wire \SRAM_dut|SRAM~686_combout ;
wire \SRAM_dut|SRAM~689_combout ;
wire \SRAM_dut|SRAM~721_combout ;
wire \SRAM_dut|rd_data~4_combout ;
wire \rd_data~4_combout ;
wire \wr_data[5]~input_o ;
wire \sram_wr_data_last~5_combout ;
wire \wr_data_sram[5]~6_combout ;
wire \SRAM_dut|SRAM~125feeder_combout ;
wire \SRAM_dut|SRAM~125_q ;
wire \SRAM_dut|SRAM~61_q ;
wire \SRAM_dut|SRAM~93_q ;
wire \SRAM_dut|SRAM~29feeder_combout ;
wire \SRAM_dut|SRAM~29_q ;
wire \SRAM_dut|SRAM~760_combout ;
wire \SRAM_dut|SRAM~761_combout ;
wire \SRAM_dut|SRAM~45feeder_combout ;
wire \SRAM_dut|SRAM~45_q ;
wire \SRAM_dut|SRAM~109_q ;
wire \SRAM_dut|SRAM~13feeder_combout ;
wire \SRAM_dut|SRAM~13_q ;
wire \SRAM_dut|SRAM~77_q ;
wire \SRAM_dut|SRAM~753_combout ;
wire \SRAM_dut|SRAM~754_combout ;
wire \SRAM_dut|SRAM~101feeder_combout ;
wire \SRAM_dut|SRAM~101_q ;
wire \SRAM_dut|SRAM~69_q ;
wire \SRAM_dut|SRAM~757_combout ;
wire \SRAM_dut|SRAM~37_q ;
wire \SRAM_dut|SRAM~5feeder_combout ;
wire \SRAM_dut|SRAM~5_q ;
wire \SRAM_dut|SRAM~758_combout ;
wire \SRAM_dut|SRAM~21feeder_combout ;
wire \SRAM_dut|SRAM~21_q ;
wire \SRAM_dut|SRAM~53_q ;
wire \SRAM_dut|SRAM~117feeder_combout ;
wire \SRAM_dut|SRAM~117_q ;
wire \SRAM_dut|SRAM~85_q ;
wire \SRAM_dut|SRAM~755_combout ;
wire \SRAM_dut|SRAM~756_combout ;
wire \SRAM_dut|SRAM~759_combout ;
wire \SRAM_dut|SRAM~762_combout ;
wire \SRAM_dut|SRAM~285feeder_combout ;
wire \SRAM_dut|SRAM~285_q ;
wire \SRAM_dut|SRAM~317_q ;
wire \SRAM_dut|SRAM~381feeder_combout ;
wire \SRAM_dut|SRAM~381_q ;
wire \SRAM_dut|SRAM~349_q ;
wire \SRAM_dut|SRAM~729_combout ;
wire \SRAM_dut|SRAM~730_combout ;
wire \SRAM_dut|SRAM~357feeder_combout ;
wire \SRAM_dut|SRAM~357_q ;
wire \SRAM_dut|SRAM~293_q ;
wire \SRAM_dut|SRAM~261feeder_combout ;
wire \SRAM_dut|SRAM~261_q ;
wire \SRAM_dut|SRAM~325_q ;
wire \SRAM_dut|SRAM~726_combout ;
wire \SRAM_dut|SRAM~727_combout ;
wire \SRAM_dut|SRAM~365feeder_combout ;
wire \SRAM_dut|SRAM~365_q ;
wire \SRAM_dut|SRAM~333_q ;
wire \SRAM_dut|SRAM~724_combout ;
wire \SRAM_dut|SRAM~301_q ;
wire \SRAM_dut|SRAM~269feeder_combout ;
wire \SRAM_dut|SRAM~269_q ;
wire \SRAM_dut|SRAM~725_combout ;
wire \SRAM_dut|SRAM~728_combout ;
wire \SRAM_dut|SRAM~277feeder_combout ;
wire \SRAM_dut|SRAM~277_q ;
wire \SRAM_dut|SRAM~341_q ;
wire \SRAM_dut|SRAM~722_combout ;
wire \SRAM_dut|SRAM~373_q ;
wire \SRAM_dut|SRAM~309feeder_combout ;
wire \SRAM_dut|SRAM~309_q ;
wire \SRAM_dut|SRAM~723_combout ;
wire \SRAM_dut|SRAM~731_combout ;
wire \SRAM_dut|SRAM~253feeder_combout ;
wire \SRAM_dut|SRAM~253_q ;
wire \SRAM_dut|SRAM~245_q ;
wire \SRAM_dut|SRAM~237feeder_combout ;
wire \SRAM_dut|SRAM~237_q ;
wire \SRAM_dut|SRAM~229_q ;
wire \SRAM_dut|SRAM~732_combout ;
wire \SRAM_dut|SRAM~733_combout ;
wire \SRAM_dut|SRAM~181feeder_combout ;
wire \SRAM_dut|SRAM~181_q ;
wire \SRAM_dut|SRAM~189_q ;
wire \SRAM_dut|SRAM~173feeder_combout ;
wire \SRAM_dut|SRAM~173_q ;
wire \SRAM_dut|SRAM~165_q ;
wire \SRAM_dut|SRAM~739_combout ;
wire \SRAM_dut|SRAM~740_combout ;
wire \SRAM_dut|SRAM~205feeder_combout ;
wire \SRAM_dut|SRAM~205_q ;
wire \SRAM_dut|SRAM~221_q ;
wire \SRAM_dut|SRAM~213feeder_combout ;
wire \SRAM_dut|SRAM~213_q ;
wire \SRAM_dut|SRAM~197_q ;
wire \SRAM_dut|SRAM~736_combout ;
wire \SRAM_dut|SRAM~737_combout ;
wire \SRAM_dut|SRAM~141feeder_combout ;
wire \SRAM_dut|SRAM~141_q ;
wire \SRAM_dut|SRAM~157_q ;
wire \SRAM_dut|SRAM~149feeder_combout ;
wire \SRAM_dut|SRAM~149_q ;
wire \SRAM_dut|SRAM~133_q ;
wire \SRAM_dut|SRAM~734_combout ;
wire \SRAM_dut|SRAM~735_combout ;
wire \SRAM_dut|SRAM~738_combout ;
wire \SRAM_dut|SRAM~741_combout ;
wire \SRAM_dut|SRAM~413feeder_combout ;
wire \SRAM_dut|SRAM~413_q ;
wire \SRAM_dut|SRAM~405_q ;
wire \SRAM_dut|SRAM~397feeder_combout ;
wire \SRAM_dut|SRAM~397_q ;
wire \SRAM_dut|SRAM~389_q ;
wire \SRAM_dut|SRAM~742_combout ;
wire \SRAM_dut|SRAM~743_combout ;
wire \SRAM_dut|SRAM~429feeder_combout ;
wire \SRAM_dut|SRAM~429_q ;
wire \SRAM_dut|SRAM~445_q ;
wire \SRAM_dut|SRAM~421_q ;
wire \SRAM_dut|SRAM~437feeder_combout ;
wire \SRAM_dut|SRAM~437_q ;
wire \SRAM_dut|SRAM~749_combout ;
wire \SRAM_dut|SRAM~750_combout ;
wire \SRAM_dut|SRAM~469feeder_combout ;
wire \SRAM_dut|SRAM~469_q ;
wire \SRAM_dut|SRAM~477_q ;
wire \SRAM_dut|SRAM~453_q ;
wire \SRAM_dut|SRAM~461feeder_combout ;
wire \SRAM_dut|SRAM~461_q ;
wire \SRAM_dut|SRAM~746_combout ;
wire \SRAM_dut|SRAM~747_combout ;
wire \SRAM_dut|SRAM~493feeder_combout ;
wire \SRAM_dut|SRAM~493_q ;
wire \SRAM_dut|SRAM~509_q ;
wire \SRAM_dut|SRAM~501feeder_combout ;
wire \SRAM_dut|SRAM~501_q ;
wire \SRAM_dut|SRAM~485_q ;
wire \SRAM_dut|SRAM~744_combout ;
wire \SRAM_dut|SRAM~745_combout ;
wire \SRAM_dut|SRAM~748_combout ;
wire \SRAM_dut|SRAM~751_combout ;
wire \SRAM_dut|SRAM~752_combout ;
wire \SRAM_dut|SRAM~763_combout ;
wire \SRAM_dut|rd_data~5_combout ;
wire \rd_data~5_combout ;
wire \wr_data[6]~input_o ;
wire \sram_wr_data_last~6_combout ;
wire \wr_data_sram[6]~7_combout ;
wire \SRAM_dut|SRAM~30feeder_combout ;
wire \SRAM_dut|SRAM~30_q ;
wire \SRAM_dut|SRAM~94_q ;
wire \SRAM_dut|SRAM~802_combout ;
wire \SRAM_dut|SRAM~126feeder_combout ;
wire \SRAM_dut|SRAM~126_q ;
wire \SRAM_dut|SRAM~62_q ;
wire \SRAM_dut|SRAM~803_combout ;
wire \SRAM_dut|SRAM~46feeder_combout ;
wire \SRAM_dut|SRAM~46_q ;
wire \SRAM_dut|SRAM~14feeder_combout ;
wire \SRAM_dut|SRAM~14_q ;
wire \SRAM_dut|SRAM~78_q ;
wire \SRAM_dut|SRAM~795_combout ;
wire \SRAM_dut|SRAM~110_q ;
wire \SRAM_dut|SRAM~796_combout ;
wire \SRAM_dut|SRAM~6feeder_combout ;
wire \SRAM_dut|SRAM~6_q ;
wire \SRAM_dut|SRAM~38_q ;
wire \SRAM_dut|SRAM~102feeder_combout ;
wire \SRAM_dut|SRAM~102_q ;
wire \SRAM_dut|SRAM~70_q ;
wire \SRAM_dut|SRAM~799_combout ;
wire \SRAM_dut|SRAM~800_combout ;
wire \SRAM_dut|SRAM~22feeder_combout ;
wire \SRAM_dut|SRAM~22_q ;
wire \SRAM_dut|SRAM~54_q ;
wire \SRAM_dut|SRAM~118feeder_combout ;
wire \SRAM_dut|SRAM~118_q ;
wire \SRAM_dut|SRAM~86_q ;
wire \SRAM_dut|SRAM~797_combout ;
wire \SRAM_dut|SRAM~798_combout ;
wire \SRAM_dut|SRAM~801_combout ;
wire \SRAM_dut|SRAM~804_combout ;
wire \SRAM_dut|SRAM~254feeder_combout ;
wire \SRAM_dut|SRAM~254_q ;
wire \SRAM_dut|SRAM~238feeder_combout ;
wire \SRAM_dut|SRAM~238_q ;
wire \SRAM_dut|SRAM~230_q ;
wire \SRAM_dut|SRAM~764_combout ;
wire \SRAM_dut|SRAM~246_q ;
wire \SRAM_dut|SRAM~765_combout ;
wire \SRAM_dut|SRAM~190feeder_combout ;
wire \SRAM_dut|SRAM~190_q ;
wire \SRAM_dut|SRAM~182_q ;
wire \SRAM_dut|SRAM~166feeder_combout ;
wire \SRAM_dut|SRAM~166_q ;
wire \SRAM_dut|SRAM~174feeder_combout ;
wire \SRAM_dut|SRAM~174_q ;
wire \SRAM_dut|SRAM~771_combout ;
wire \SRAM_dut|SRAM~772_combout ;
wire \SRAM_dut|SRAM~206feeder_combout ;
wire \SRAM_dut|SRAM~206_q ;
wire \SRAM_dut|SRAM~214feeder_combout ;
wire \SRAM_dut|SRAM~214_q ;
wire \SRAM_dut|SRAM~198_q ;
wire \SRAM_dut|SRAM~768_combout ;
wire \SRAM_dut|SRAM~222_q ;
wire \SRAM_dut|SRAM~769_combout ;
wire \SRAM_dut|SRAM~142feeder_combout ;
wire \SRAM_dut|SRAM~142_q ;
wire \SRAM_dut|SRAM~158_q ;
wire \SRAM_dut|SRAM~150feeder_combout ;
wire \SRAM_dut|SRAM~150_q ;
wire \SRAM_dut|SRAM~134_q ;
wire \SRAM_dut|SRAM~766_combout ;
wire \SRAM_dut|SRAM~767_combout ;
wire \SRAM_dut|SRAM~770_combout ;
wire \SRAM_dut|SRAM~773_combout ;
wire \SRAM_dut|SRAM~310feeder_combout ;
wire \SRAM_dut|SRAM~310_q ;
wire \SRAM_dut|SRAM~374_q ;
wire \SRAM_dut|SRAM~278feeder_combout ;
wire \SRAM_dut|SRAM~278_q ;
wire \SRAM_dut|SRAM~342_q ;
wire \SRAM_dut|SRAM~774_combout ;
wire \SRAM_dut|SRAM~775_combout ;
wire \SRAM_dut|SRAM~286feeder_combout ;
wire \SRAM_dut|SRAM~286_q ;
wire \SRAM_dut|SRAM~382feeder_combout ;
wire \SRAM_dut|SRAM~382_q ;
wire \SRAM_dut|SRAM~350_q ;
wire \SRAM_dut|SRAM~781_combout ;
wire \SRAM_dut|SRAM~318_q ;
wire \SRAM_dut|SRAM~782_combout ;
wire \SRAM_dut|SRAM~358feeder_combout ;
wire \SRAM_dut|SRAM~358_q ;
wire \SRAM_dut|SRAM~294_q ;
wire \SRAM_dut|SRAM~262feeder_combout ;
wire \SRAM_dut|SRAM~262_q ;
wire \SRAM_dut|SRAM~326_q ;
wire \SRAM_dut|SRAM~778_combout ;
wire \SRAM_dut|SRAM~779_combout ;
wire \SRAM_dut|SRAM~270feeder_combout ;
wire \SRAM_dut|SRAM~270_q ;
wire \SRAM_dut|SRAM~302_q ;
wire \SRAM_dut|SRAM~366feeder_combout ;
wire \SRAM_dut|SRAM~366_q ;
wire \SRAM_dut|SRAM~334_q ;
wire \SRAM_dut|SRAM~776_combout ;
wire \SRAM_dut|SRAM~777_combout ;
wire \SRAM_dut|SRAM~780_combout ;
wire \SRAM_dut|SRAM~783_combout ;
wire \SRAM_dut|SRAM~430feeder_combout ;
wire \SRAM_dut|SRAM~430_q ;
wire \SRAM_dut|SRAM~438feeder_combout ;
wire \SRAM_dut|SRAM~438_q ;
wire \SRAM_dut|SRAM~422_q ;
wire \SRAM_dut|SRAM~791_combout ;
wire \SRAM_dut|SRAM~446_q ;
wire \SRAM_dut|SRAM~792_combout ;
wire \SRAM_dut|SRAM~414feeder_combout ;
wire \SRAM_dut|SRAM~414_q ;
wire \SRAM_dut|SRAM~406_q ;
wire \SRAM_dut|SRAM~398feeder_combout ;
wire \SRAM_dut|SRAM~398_q ;
wire \SRAM_dut|SRAM~390_q ;
wire \SRAM_dut|SRAM~784_combout ;
wire \SRAM_dut|SRAM~785_combout ;
wire \SRAM_dut|SRAM~470feeder_combout ;
wire \SRAM_dut|SRAM~470_q ;
wire \SRAM_dut|SRAM~478_q ;
wire \SRAM_dut|SRAM~462feeder_combout ;
wire \SRAM_dut|SRAM~462_q ;
wire \SRAM_dut|SRAM~454_q ;
wire \SRAM_dut|SRAM~788_combout ;
wire \SRAM_dut|SRAM~789_combout ;
wire \SRAM_dut|SRAM~494feeder_combout ;
wire \SRAM_dut|SRAM~494_q ;
wire \SRAM_dut|SRAM~510_q ;
wire \SRAM_dut|SRAM~502feeder_combout ;
wire \SRAM_dut|SRAM~502_q ;
wire \SRAM_dut|SRAM~486_q ;
wire \SRAM_dut|SRAM~786_combout ;
wire \SRAM_dut|SRAM~787_combout ;
wire \SRAM_dut|SRAM~790_combout ;
wire \SRAM_dut|SRAM~793_combout ;
wire \SRAM_dut|SRAM~794_combout ;
wire \SRAM_dut|SRAM~805_combout ;
wire \SRAM_dut|rd_data~6_combout ;
wire \rd_data~6_combout ;
wire \SRAM_dut|rd_data~7_combout ;
wire \wr_data[7]~input_o ;
wire \sram_wr_data[7]~feeder_combout ;
wire \sram_wr_data_last~7_combout ;
wire \wr_data_sram[7]~8_combout ;
wire \SRAM_dut|SRAM~399feeder_combout ;
wire \SRAM_dut|SRAM~399_q ;
wire \SRAM_dut|SRAM~391_q ;
wire \SRAM_dut|SRAM~806_combout ;
wire \SRAM_dut|SRAM~415feeder_combout ;
wire \SRAM_dut|SRAM~415_q ;
wire \SRAM_dut|SRAM~407_q ;
wire \SRAM_dut|SRAM~807_combout ;
wire \SRAM_dut|SRAM~479feeder_combout ;
wire \SRAM_dut|SRAM~479_q ;
wire \SRAM_dut|SRAM~471feeder_combout ;
wire \SRAM_dut|SRAM~471_q ;
wire \SRAM_dut|SRAM~463feeder_combout ;
wire \SRAM_dut|SRAM~463_q ;
wire \SRAM_dut|SRAM~455_q ;
wire \SRAM_dut|SRAM~810_combout ;
wire \SRAM_dut|SRAM~811_combout ;
wire \SRAM_dut|SRAM~503feeder_combout ;
wire \SRAM_dut|SRAM~503_q ;
wire \SRAM_dut|SRAM~487_q ;
wire \SRAM_dut|SRAM~808_combout ;
wire \SRAM_dut|SRAM~511_q ;
wire \SRAM_dut|SRAM~495feeder_combout ;
wire \SRAM_dut|SRAM~495_q ;
wire \SRAM_dut|SRAM~809_combout ;
wire \SRAM_dut|SRAM~812_combout ;
wire \SRAM_dut|rd_data~8_combout ;
wire \SRAM_dut|SRAM~279feeder_combout ;
wire \SRAM_dut|SRAM~279_q ;
wire \SRAM_dut|SRAM~343_q ;
wire \SRAM_dut|SRAM~825_combout ;
wire \SRAM_dut|SRAM~375_q ;
wire \SRAM_dut|SRAM~311feeder_combout ;
wire \SRAM_dut|SRAM~311_q ;
wire \SRAM_dut|SRAM~826_combout ;
wire \SRAM_dut|SRAM~359feeder_combout ;
wire \SRAM_dut|SRAM~359_q ;
wire \SRAM_dut|SRAM~295_q ;
wire \SRAM_dut|SRAM~263feeder_combout ;
wire \SRAM_dut|SRAM~263_q ;
wire \SRAM_dut|SRAM~327_q ;
wire \SRAM_dut|SRAM~829_combout ;
wire \SRAM_dut|SRAM~830_combout ;
wire \SRAM_dut|SRAM~367feeder_combout ;
wire \SRAM_dut|SRAM~367_q ;
wire \SRAM_dut|SRAM~335_q ;
wire \SRAM_dut|SRAM~827_combout ;
wire \SRAM_dut|SRAM~303_q ;
wire \SRAM_dut|SRAM~271feeder_combout ;
wire \SRAM_dut|SRAM~271_q ;
wire \SRAM_dut|SRAM~828_combout ;
wire \SRAM_dut|SRAM~831_combout ;
wire \SRAM_dut|SRAM~287feeder_combout ;
wire \SRAM_dut|SRAM~287_q ;
wire \SRAM_dut|SRAM~319_q ;
wire \SRAM_dut|SRAM~383feeder_combout ;
wire \SRAM_dut|SRAM~383_q ;
wire \SRAM_dut|SRAM~351_q ;
wire \SRAM_dut|SRAM~832_combout ;
wire \SRAM_dut|SRAM~833_combout ;
wire \SRAM_dut|rd_data~11_combout ;
wire \SRAM_dut|SRAM~119feeder_combout ;
wire \SRAM_dut|SRAM~119_q ;
wire \SRAM_dut|SRAM~87_q ;
wire \SRAM_dut|SRAM~834_combout ;
wire \SRAM_dut|SRAM~55_q ;
wire \SRAM_dut|SRAM~23feeder_combout ;
wire \SRAM_dut|SRAM~23_q ;
wire \SRAM_dut|SRAM~835_combout ;
wire \SRAM_dut|SRAM~103feeder_combout ;
wire \SRAM_dut|SRAM~103_q ;
wire \SRAM_dut|SRAM~71_q ;
wire \SRAM_dut|SRAM~836_combout ;
wire \SRAM_dut|SRAM~7feeder_combout ;
wire \SRAM_dut|SRAM~7_q ;
wire \SRAM_dut|SRAM~39_q ;
wire \SRAM_dut|SRAM~837_combout ;
wire \SRAM_dut|SRAM~838_combout ;
wire \SRAM_dut|SRAM~127feeder_combout ;
wire \SRAM_dut|SRAM~127_q ;
wire \SRAM_dut|SRAM~31feeder_combout ;
wire \SRAM_dut|SRAM~31_q ;
wire \SRAM_dut|SRAM~95_q ;
wire \SRAM_dut|SRAM~839_combout ;
wire \SRAM_dut|SRAM~63_q ;
wire \SRAM_dut|SRAM~840_combout ;
wire \SRAM_dut|SRAM~111feeder_combout ;
wire \SRAM_dut|SRAM~111_q ;
wire \SRAM_dut|SRAM~47_q ;
wire \SRAM_dut|SRAM~15feeder_combout ;
wire \SRAM_dut|SRAM~15_q ;
wire \SRAM_dut|SRAM~79_q ;
wire \SRAM_dut|SRAM~841_combout ;
wire \SRAM_dut|SRAM~842_combout ;
wire \SRAM_dut|rd_data~12_combout ;
wire \SRAM_dut|rd_data~13_combout ;
wire \SRAM_dut|SRAM~447feeder_combout ;
wire \SRAM_dut|SRAM~447_q ;
wire \SRAM_dut|SRAM~431_q ;
wire \SRAM_dut|SRAM~439feeder_combout ;
wire \SRAM_dut|SRAM~439_q ;
wire \SRAM_dut|SRAM~423_q ;
wire \SRAM_dut|SRAM~823_combout ;
wire \SRAM_dut|SRAM~824_combout ;
wire \SRAM_dut|rd_data~9_combout ;
wire \SRAM_dut|SRAM~191feeder_combout ;
wire \SRAM_dut|SRAM~191_q ;
wire \SRAM_dut|SRAM~183_q ;
wire \SRAM_dut|SRAM~175feeder_combout ;
wire \SRAM_dut|SRAM~175_q ;
wire \SRAM_dut|SRAM~167_q ;
wire \SRAM_dut|SRAM~820_combout ;
wire \SRAM_dut|SRAM~821_combout ;
wire \SRAM_dut|SRAM~239feeder_combout ;
wire \SRAM_dut|SRAM~239_q ;
wire \SRAM_dut|SRAM~231_q ;
wire \SRAM_dut|SRAM~813_combout ;
wire \SRAM_dut|SRAM~255feeder_combout ;
wire \SRAM_dut|SRAM~255_q ;
wire \SRAM_dut|SRAM~247_q ;
wire \SRAM_dut|SRAM~814_combout ;
wire \SRAM_dut|SRAM~207feeder_combout ;
wire \SRAM_dut|SRAM~207_q ;
wire \SRAM_dut|SRAM~223_q ;
wire \SRAM_dut|SRAM~215feeder_combout ;
wire \SRAM_dut|SRAM~215_q ;
wire \SRAM_dut|SRAM~199_q ;
wire \SRAM_dut|SRAM~817_combout ;
wire \SRAM_dut|SRAM~818_combout ;
wire \SRAM_dut|SRAM~143feeder_combout ;
wire \SRAM_dut|SRAM~143_q ;
wire \SRAM_dut|SRAM~159_q ;
wire \SRAM_dut|SRAM~151feeder_combout ;
wire \SRAM_dut|SRAM~151_q ;
wire \SRAM_dut|SRAM~135_q ;
wire \SRAM_dut|SRAM~815_combout ;
wire \SRAM_dut|SRAM~816_combout ;
wire \SRAM_dut|SRAM~819_combout ;
wire \SRAM_dut|SRAM~822_combout ;
wire \SRAM_dut|rd_data~10_combout ;
wire \SRAM_dut|rd_data~14_combout ;
wire \rd_data~7_combout ;
wire [7:0] \SRAM_dut|rd_data ;
wire [2:0] sram_num;
wire [2:0] count;
wire [7:0] sram_wr_data_last;
wire [7:0] sram_wr_data;
wire [3:0] point;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \ready~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ready~output_o ),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \data_table_out[0]~output (
	.i(\data_table_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[0]~output .bus_hold = "false";
defparam \data_table_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \data_table_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[1]~output .bus_hold = "false";
defparam \data_table_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \data_table_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[2]~output .bus_hold = "false";
defparam \data_table_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \data_table_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[3]~output .bus_hold = "false";
defparam \data_table_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \data_table_out[4]~output (
	.i(\data_table_out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[4]~output .bus_hold = "false";
defparam \data_table_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \data_table_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[5]~output .bus_hold = "false";
defparam \data_table_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \data_table_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[6]~output .bus_hold = "false";
defparam \data_table_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \data_table_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[7]~output .bus_hold = "false";
defparam \data_table_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \data_table_out[8]~output (
	.i(\data_table_out~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[8]~output .bus_hold = "false";
defparam \data_table_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \data_table_out[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[9]~output .bus_hold = "false";
defparam \data_table_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \data_table_out[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[10]~output .bus_hold = "false";
defparam \data_table_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \data_table_out[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[11]~output .bus_hold = "false";
defparam \data_table_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \data_table_out[12]~output (
	.i(\data_table_out~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[12]~output .bus_hold = "false";
defparam \data_table_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \data_table_out[13]~output (
	.i(\data_table_out~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[13]~output .bus_hold = "false";
defparam \data_table_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \data_table_out[14]~output (
	.i(\data_table_out~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[14]~output .bus_hold = "false";
defparam \data_table_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \data_table_out[15]~output (
	.i(\data_table_out~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[15]~output .bus_hold = "false";
defparam \data_table_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \data_table_out[16]~output (
	.i(\data_table_out~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[16]~output .bus_hold = "false";
defparam \data_table_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \data_table_out[17]~output (
	.i(\data_table_out~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[17]~output .bus_hold = "false";
defparam \data_table_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \data_table_out[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[18]~output .bus_hold = "false";
defparam \data_table_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \data_table_out[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[19]~output .bus_hold = "false";
defparam \data_table_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \data_table_out[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[20]~output .bus_hold = "false";
defparam \data_table_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \data_table_out[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[21]~output .bus_hold = "false";
defparam \data_table_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \data_table_out[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[22]~output .bus_hold = "false";
defparam \data_table_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \data_table_out[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_table_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_table_out[23]~output .bus_hold = "false";
defparam \data_table_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \rd_data[0]~output (
	.i(\rd_data~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[0]~output .bus_hold = "false";
defparam \rd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \rd_data[1]~output (
	.i(\rd_data~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[1]~output .bus_hold = "false";
defparam \rd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \rd_data[2]~output (
	.i(\rd_data~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[2]~output .bus_hold = "false";
defparam \rd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \rd_data[3]~output (
	.i(\rd_data~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[3]~output .bus_hold = "false";
defparam \rd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \rd_data[4]~output (
	.i(\rd_data~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[4]~output .bus_hold = "false";
defparam \rd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \rd_data[5]~output (
	.i(\rd_data~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[5]~output .bus_hold = "false";
defparam \rd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \rd_data[6]~output (
	.i(\rd_data~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[6]~output .bus_hold = "false";
defparam \rd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \rd_data[7]~output (
	.i(\rd_data~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rd_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rd_data[7]~output .bus_hold = "false";
defparam \rd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \rw_ena~input (
	.i(rw_ena),
	.ibar(gnd),
	.o(\rw_ena~input_o ));
// synopsys translate_off
defparam \rw_ena~input .bus_hold = "false";
defparam \rw_ena~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas last_start(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\start~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_start.is_wysiwyg = "true";
defparam last_start.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \frame[1]~input (
	.i(frame[1]),
	.ibar(gnd),
	.o(\frame[1]~input_o ));
// synopsys translate_off
defparam \frame[1]~input .bus_hold = "false";
defparam \frame[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \frame[0]~input (
	.i(frame[0]),
	.ibar(gnd),
	.o(\frame[0]~input_o ));
// synopsys translate_off
defparam \frame[0]~input .bus_hold = "false";
defparam \frame[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \sram_num[0]~5 (
// Equation(s):
// \sram_num[0]~5_combout  = !sram_num[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(sram_num[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_num[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_num[0]~5 .lut_mask = 16'h0F0F;
defparam \sram_num[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \sram_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_num[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_num[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_num[0] .is_wysiwyg = "true";
defparam \sram_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \sram_num~3 (
// Equation(s):
// \sram_num~3_combout  = \rw_ena~input_o  $ (sram_num[1] $ (sram_num[0]))

	.dataa(gnd),
	.datab(\rw_ena~input_o ),
	.datac(sram_num[1]),
	.datad(sram_num[0]),
	.cin(gnd),
	.combout(\sram_num~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_num~3 .lut_mask = 16'hC33C;
defparam \sram_num~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \sram_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_num~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sram_num[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_num[1] .is_wysiwyg = "true";
defparam \sram_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\frame[1]~input_o  & ((sram_num[1]) # ((\frame[0]~input_o  & sram_num[0])))) # (!\frame[1]~input_o  & (\frame[0]~input_o  & (sram_num[1] & sram_num[0])))

	.dataa(\frame[1]~input_o ),
	.datab(\frame[0]~input_o ),
	.datac(sram_num[1]),
	.datad(sram_num[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hE8A0;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \flag~0 (
// Equation(s):
// \flag~0_combout  = (sram_num[2] & (\LessThan0~0_combout  & (!\rw_ena~input_o  & !\flag~q )))

	.dataa(sram_num[2]),
	.datab(\LessThan0~0_combout ),
	.datac(\rw_ena~input_o ),
	.datad(\flag~q ),
	.cin(gnd),
	.combout(\flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag~0 .lut_mask = 16'h0008;
defparam \flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \flag~1 (
// Equation(s):
// \flag~1_combout  = (\last_start~q  & !\flag~0_combout )

	.dataa(gnd),
	.datab(\last_start~q ),
	.datac(gnd),
	.datad(\flag~0_combout ),
	.cin(gnd),
	.combout(\flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \flag~1 .lut_mask = 16'h00CC;
defparam \flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas flag(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\flag~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag.is_wysiwyg = "true";
defparam flag.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (!\flag~q  & \last_start~q )

	.dataa(gnd),
	.datab(\flag~q ),
	.datac(gnd),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h3300;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \sram_num[2]~0 (
// Equation(s):
// \sram_num[2]~0_combout  = (\always2~0_combout  & (((\rw_ena~input_o ) # (!\LessThan0~0_combout )) # (!sram_num[2])))

	.dataa(sram_num[2]),
	.datab(\rw_ena~input_o ),
	.datac(\always2~0_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\sram_num[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_num[2]~0 .lut_mask = 16'hD0F0;
defparam \sram_num[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \sram_num[2]~1 (
// Equation(s):
// \sram_num[2]~1_combout  = (\rw_ena~input_o  & (!sram_num[0] & !sram_num[1])) # (!\rw_ena~input_o  & (sram_num[0] & sram_num[1]))

	.dataa(\rw_ena~input_o ),
	.datab(sram_num[0]),
	.datac(sram_num[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_num[2]~1 .lut_mask = 16'h4242;
defparam \sram_num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \sram_num[2]~2 (
// Equation(s):
// \sram_num[2]~2_combout  = sram_num[2] $ (((\sram_num[2]~0_combout  & \sram_num[2]~1_combout )))

	.dataa(gnd),
	.datab(\sram_num[2]~0_combout ),
	.datac(sram_num[2]),
	.datad(\sram_num[2]~1_combout ),
	.cin(gnd),
	.combout(\sram_num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_num[2]~2 .lut_mask = 16'h3CF0;
defparam \sram_num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \sram_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_num[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_num[2] .is_wysiwyg = "true";
defparam \sram_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \data_table[1][0]~10 (
// Equation(s):
// \data_table[1][0]~10_combout  = (!\rw_ena~input_o  & (\always2~0_combout  & ((!\LessThan0~0_combout ) # (!sram_num[2]))))

	.dataa(sram_num[2]),
	.datab(\rw_ena~input_o ),
	.datac(\always2~0_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\data_table[1][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[1][0]~10 .lut_mask = 16'h1030;
defparam \data_table[1][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneive_lcell_comb \data_table[3][2]~19 (
// Equation(s):
// \data_table[3][2]~19_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\data_table[1][0]~10_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\data_table[1][0]~10_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_table[3][2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[3][2]~19 .lut_mask = 16'h4000;
defparam \data_table[3][2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N27
dffeas \data_table[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[3][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[3][0] .is_wysiwyg = "true";
defparam \data_table[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \data_table[6][2]~14 (
// Equation(s):
// \data_table[6][2]~14_combout  = (\addr[1]~input_o  & (!\addr[0]~input_o  & (\data_table[1][0]~10_combout  & \addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_table[1][0]~10_combout ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\data_table[6][2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[6][2]~14 .lut_mask = 16'h2000;
defparam \data_table[6][2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \data_table[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[6][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[6][0] .is_wysiwyg = "true";
defparam \data_table[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N22
cycloneive_lcell_comb \data_table[4][2]~16 (
// Equation(s):
// \data_table[4][2]~16_combout  = (!\addr[0]~input_o  & (\addr[2]~input_o  & (!\addr[1]~input_o  & \data_table[1][0]~10_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\data_table[1][0]~10_combout ),
	.cin(gnd),
	.combout(\data_table[4][2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[4][2]~16 .lut_mask = 16'h0400;
defparam \data_table[4][2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N27
dffeas \data_table[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[4][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[4][0] .is_wysiwyg = "true";
defparam \data_table[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N24
cycloneive_lcell_comb \data_table[5][0]~15 (
// Equation(s):
// \data_table[5][0]~15_combout  = (\addr[0]~input_o  & (\addr[2]~input_o  & (!\addr[1]~input_o  & \data_table[1][0]~10_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\data_table[1][0]~10_combout ),
	.cin(gnd),
	.combout(\data_table[5][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[5][0]~15 .lut_mask = 16'h0800;
defparam \data_table[5][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \data_table[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[5][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[5][0] .is_wysiwyg = "true";
defparam \data_table[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N26
cycloneive_lcell_comb \point[0]~6 (
// Equation(s):
// \point[0]~6_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\data_table[5][0]~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\data_table[4][0]~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\data_table[4][0]~q ),
	.datad(\data_table[5][0]~q ),
	.cin(gnd),
	.combout(\point[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~6 .lut_mask = 16'hBA98;
defparam \point[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \data_table[7][2]~17 (
// Equation(s):
// \data_table[7][2]~17_combout  = (\addr[1]~input_o  & (\addr[0]~input_o  & (\data_table[1][0]~10_combout  & \addr[2]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\data_table[1][0]~10_combout ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\data_table[7][2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[7][2]~17 .lut_mask = 16'h8000;
defparam \data_table[7][2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \data_table[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[7][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[7][0] .is_wysiwyg = "true";
defparam \data_table[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \point[0]~7 (
// Equation(s):
// \point[0]~7_combout  = (\point[0]~6_combout  & (((\data_table[7][0]~q ) # (!\addr[1]~input_o )))) # (!\point[0]~6_combout  & (\data_table[6][0]~q  & ((\addr[1]~input_o ))))

	.dataa(\data_table[6][0]~q ),
	.datab(\point[0]~6_combout ),
	.datac(\data_table[7][0]~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\point[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~7 .lut_mask = 16'hE2CC;
defparam \point[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \point[0]~8 (
// Equation(s):
// \point[0]~8_combout  = (\addr[2]~input_o ) # ((\addr[0]~input_o  & \addr[1]~input_o ))

	.dataa(\addr[2]~input_o ),
	.datab(gnd),
	.datac(\addr[0]~input_o ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\point[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~8 .lut_mask = 16'hFAAA;
defparam \point[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneive_lcell_comb \data_table[1][0]~12 (
// Equation(s):
// \data_table[1][0]~12_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\data_table[1][0]~10_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\data_table[1][0]~10_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\data_table[1][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[1][0]~12 .lut_mask = 16'h1000;
defparam \data_table[1][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N19
dffeas \data_table[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[1][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[1][0] .is_wysiwyg = "true";
defparam \data_table[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \data_table[2][2]~18 (
// Equation(s):
// \data_table[2][2]~18_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (!\addr[0]~input_o  & \data_table[1][0]~10_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\data_table[1][0]~10_combout ),
	.cin(gnd),
	.combout(\data_table[2][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[2][2]~18 .lut_mask = 16'h0400;
defparam \data_table[2][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \data_table[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[2][0] .is_wysiwyg = "true";
defparam \data_table[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \point[0]~2 (
// Equation(s):
// \point[0]~2_combout  = (\addr[1]~input_o  & !\addr[2]~input_o )

	.dataa(\addr[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\point[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~2 .lut_mask = 16'h00AA;
defparam \point[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \point[0]~9 (
// Equation(s):
// \point[0]~9_combout  = (\point[0]~8_combout  & (((\point[0]~2_combout )))) # (!\point[0]~8_combout  & ((\point[0]~2_combout  & ((\data_table[2][0]~q ))) # (!\point[0]~2_combout  & (\data_table[1][0]~q ))))

	.dataa(\data_table[1][0]~q ),
	.datab(\point[0]~8_combout ),
	.datac(\data_table[2][0]~q ),
	.datad(\point[0]~2_combout ),
	.cin(gnd),
	.combout(\point[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~9 .lut_mask = 16'hFC22;
defparam \point[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \point[0]~10 (
// Equation(s):
// \point[0]~10_combout  = (\point[0]~8_combout  & ((\point[0]~9_combout  & (\data_table[3][0]~q )) # (!\point[0]~9_combout  & ((\point[0]~7_combout ))))) # (!\point[0]~8_combout  & (((\point[0]~9_combout ))))

	.dataa(\data_table[3][0]~q ),
	.datab(\point[0]~7_combout ),
	.datac(\point[0]~8_combout ),
	.datad(\point[0]~9_combout ),
	.cin(gnd),
	.combout(\point[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~10 .lut_mask = 16'hAFC0;
defparam \point[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneive_lcell_comb \stop~3 (
// Equation(s):
// \stop~3_combout  = ((!\rw_ena~input_o  & \stop~combout )) # (!\start~input_o )

	.dataa(\start~input_o ),
	.datab(gnd),
	.datac(\rw_ena~input_o ),
	.datad(\stop~combout ),
	.cin(gnd),
	.combout(\stop~3_combout ),
	.cout());
// synopsys translate_off
defparam \stop~3 .lut_mask = 16'h5F55;
defparam \stop~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneive_lcell_comb \data_table[7][2]~13 (
// Equation(s):
// \data_table[7][2]~13_combout  = (\addr[2]~input_o  & \addr[1]~input_o )

	.dataa(\addr[2]~input_o ),
	.datab(gnd),
	.datac(\addr[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table[7][2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[7][2]~13 .lut_mask = 16'hA0A0;
defparam \data_table[7][2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneive_lcell_comb \sram_table[6][0]~14 (
// Equation(s):
// \sram_table[6][0]~14_combout  = (\data_table[7][2]~13_combout  & (!\addr[0]~input_o  & (\rw_ena~input_o  & \always2~0_combout )))

	.dataa(\data_table[7][2]~13_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\rw_ena~input_o ),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\sram_table[6][0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[6][0]~14 .lut_mask = 16'h2000;
defparam \sram_table[6][0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \data_table[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[6][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[6][2] .is_wysiwyg = "true";
defparam \data_table[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \data_table[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[7][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[7][2] .is_wysiwyg = "true";
defparam \data_table[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N19
dffeas \data_table[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[4][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[4][2] .is_wysiwyg = "true";
defparam \data_table[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N29
dffeas \data_table[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[5][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[5][2] .is_wysiwyg = "true";
defparam \data_table[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\data_table[5][2]~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\data_table[4][2]~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\data_table[4][2]~q ),
	.datad(\data_table[5][2]~q ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hBA98;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\addr[1]~input_o  & ((\Mux0~0_combout  & ((\data_table[7][2]~q ))) # (!\Mux0~0_combout  & (\data_table[6][2]~q )))) # (!\addr[1]~input_o  & (((\Mux0~0_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_table[6][2]~q ),
	.datac(\data_table[7][2]~q ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hF588;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \data_table[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[1][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[1][2] .is_wysiwyg = "true";
defparam \data_table[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \data_table[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[3][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[3][2] .is_wysiwyg = "true";
defparam \data_table[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneive_lcell_comb \point[2]~23 (
// Equation(s):
// \point[2]~23_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o  & ((\data_table[3][2]~q ))) # (!\addr[1]~input_o  & (\data_table[1][2]~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\data_table[1][2]~q ),
	.datac(\data_table[3][2]~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\point[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \point[2]~23 .lut_mask = 16'hE400;
defparam \point[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \data_table[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[2][2] .is_wysiwyg = "true";
defparam \data_table[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \point[2]~24 (
// Equation(s):
// \point[2]~24_combout  = (\point[2]~23_combout ) # ((!\addr[0]~input_o  & (\data_table[2][2]~q  & \addr[1]~input_o )))

	.dataa(\addr[0]~input_o ),
	.datab(\point[2]~23_combout ),
	.datac(\data_table[2][2]~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\point[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \point[2]~24 .lut_mask = 16'hDCCC;
defparam \point[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \point[2]~25 (
// Equation(s):
// \point[2]~25_combout  = (\rw_ena~input_o  & ((\addr[2]~input_o  & (\Mux0~1_combout )) # (!\addr[2]~input_o  & ((\point[2]~24_combout )))))

	.dataa(\Mux0~1_combout ),
	.datab(\point[2]~24_combout ),
	.datac(\rw_ena~input_o ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\point[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \point[2]~25 .lut_mask = 16'hA0C0;
defparam \point[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cycloneive_lcell_comb \point[1]~5 (
// Equation(s):
// \point[1]~5_combout  = (\sram_table[1][0]~q  & \stop~combout )

	.dataa(gnd),
	.datab(\sram_table[1][0]~q ),
	.datac(gnd),
	.datad(\stop~combout ),
	.cin(gnd),
	.combout(\point[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~5 .lut_mask = 16'hCC00;
defparam \point[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N31
dffeas \data_table[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[5][0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[5][1] .is_wysiwyg = "true";
defparam \data_table[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \data_table[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[7][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[7][1] .is_wysiwyg = "true";
defparam \data_table[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N17
dffeas \data_table[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[4][2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[4][1] .is_wysiwyg = "true";
defparam \data_table[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \data_table[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[6][2]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[6][1] .is_wysiwyg = "true";
defparam \data_table[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N16
cycloneive_lcell_comb \point[1]~18 (
// Equation(s):
// \point[1]~18_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\data_table[6][1]~q ))) # (!\addr[1]~input_o  & (\data_table[4][1]~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\data_table[4][1]~q ),
	.datad(\data_table[6][1]~q ),
	.cin(gnd),
	.combout(\point[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~18 .lut_mask = 16'hDC98;
defparam \point[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \point[1]~19 (
// Equation(s):
// \point[1]~19_combout  = (\addr[0]~input_o  & ((\point[1]~18_combout  & ((\data_table[7][1]~q ))) # (!\point[1]~18_combout  & (\data_table[5][1]~q )))) # (!\addr[0]~input_o  & (((\point[1]~18_combout ))))

	.dataa(\data_table[5][1]~q ),
	.datab(\addr[0]~input_o ),
	.datac(\data_table[7][1]~q ),
	.datad(\point[1]~18_combout ),
	.cin(gnd),
	.combout(\point[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~19 .lut_mask = 16'hF388;
defparam \point[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N17
dffeas \data_table[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[1][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[1][1] .is_wysiwyg = "true";
defparam \data_table[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneive_lcell_comb \point[1]~20 (
// Equation(s):
// \point[1]~20_combout  = (\point[0]~2_combout  & (((\point[0]~8_combout )))) # (!\point[0]~2_combout  & ((\point[0]~8_combout  & (\point[1]~19_combout )) # (!\point[0]~8_combout  & ((\data_table[1][1]~q )))))

	.dataa(\point[0]~2_combout ),
	.datab(\point[1]~19_combout ),
	.datac(\data_table[1][1]~q ),
	.datad(\point[0]~8_combout ),
	.cin(gnd),
	.combout(\point[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~20 .lut_mask = 16'hEE50;
defparam \point[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \data_table[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[3][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[3][1] .is_wysiwyg = "true";
defparam \data_table[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \data_table[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(point[1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_table[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_table[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_table[2][1] .is_wysiwyg = "true";
defparam \data_table[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \point[1]~21 (
// Equation(s):
// \point[1]~21_combout  = (\point[1]~20_combout  & ((\data_table[3][1]~q ) # ((!\point[0]~2_combout )))) # (!\point[1]~20_combout  & (((\data_table[2][1]~q  & \point[0]~2_combout ))))

	.dataa(\point[1]~20_combout ),
	.datab(\data_table[3][1]~q ),
	.datac(\data_table[2][1]~q ),
	.datad(\point[0]~2_combout ),
	.cin(gnd),
	.combout(\point[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~21 .lut_mask = 16'hD8AA;
defparam \point[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneive_lcell_comb \Decoder1~6 (
// Equation(s):
// \Decoder1~6_combout  = (point[0] & (!point[3] & (point[2] & point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~6 .lut_mask = 16'h2000;
defparam \Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \sram_table[1][0]~6 (
// Equation(s):
// \sram_table[1][0]~6_combout  = (\addr[0]~input_o  & (\rw_ena~input_o  & (\last_start~q  & !\flag~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\rw_ena~input_o ),
	.datac(\last_start~q ),
	.datad(\flag~q ),
	.cin(gnd),
	.combout(\sram_table[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[1][0]~6 .lut_mask = 16'h0080;
defparam \sram_table[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \sram_table[7][0]~20 (
// Equation(s):
// \sram_table[7][0]~20_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & \sram_table[1][0]~6_combout ))

	.dataa(gnd),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\sram_table[1][0]~6_combout ),
	.cin(gnd),
	.combout(\sram_table[7][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[7][0]~20 .lut_mask = 16'hC000;
defparam \sram_table[7][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \sram_table[7][0]~17 (
// Equation(s):
// \sram_table[7][0]~17_combout  = (!\sram_table[7][0]~20_combout  & ((\sram_table[7][0]~q ) # ((\Decoder1~6_combout  & \data_table[1][0]~10_combout ))))

	.dataa(\Decoder1~6_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[7][0]~q ),
	.datad(\sram_table[7][0]~20_combout ),
	.cin(gnd),
	.combout(\sram_table[7][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[7][0]~17 .lut_mask = 16'h00F8;
defparam \sram_table[7][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \sram_table[7][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[7][0]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[7][0] .is_wysiwyg = "true";
defparam \sram_table[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneive_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = (point[0] & (!point[3] & (point[2] & !point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~2 .lut_mask = 16'h0020;
defparam \Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \sram_table[5][0]~19 (
// Equation(s):
// \sram_table[5][0]~19_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & \sram_table[1][0]~6_combout ))

	.dataa(gnd),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\sram_table[1][0]~6_combout ),
	.cin(gnd),
	.combout(\sram_table[5][0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[5][0]~19 .lut_mask = 16'h0C00;
defparam \sram_table[5][0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \sram_table[5][0]~11 (
// Equation(s):
// \sram_table[5][0]~11_combout  = (!\sram_table[5][0]~19_combout  & ((\sram_table[5][0]~q ) # ((\Decoder1~2_combout  & \data_table[1][0]~10_combout ))))

	.dataa(\Decoder1~2_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[5][0]~q ),
	.datad(\sram_table[5][0]~19_combout ),
	.cin(gnd),
	.combout(\sram_table[5][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[5][0]~11 .lut_mask = 16'h00F8;
defparam \sram_table[5][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \sram_table[5][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[5][0]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[5][0] .is_wysiwyg = "true";
defparam \sram_table[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = (!point[0] & (!point[3] & (point[2] & !point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~3 .lut_mask = 16'h0010;
defparam \Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneive_lcell_comb \data_table[5][0]~11 (
// Equation(s):
// \data_table[5][0]~11_combout  = (\addr[2]~input_o  & !\addr[1]~input_o )

	.dataa(\addr[2]~input_o ),
	.datab(gnd),
	.datac(\addr[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table[5][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_table[5][0]~11 .lut_mask = 16'h0A0A;
defparam \data_table[5][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \sram_table[4][0]~12 (
// Equation(s):
// \sram_table[4][0]~12_combout  = (\always2~0_combout  & (\rw_ena~input_o  & (!\addr[0]~input_o  & \data_table[5][0]~11_combout )))

	.dataa(\always2~0_combout ),
	.datab(\rw_ena~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\data_table[5][0]~11_combout ),
	.cin(gnd),
	.combout(\sram_table[4][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[4][0]~12 .lut_mask = 16'h0800;
defparam \sram_table[4][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \sram_table[4][0]~13 (
// Equation(s):
// \sram_table[4][0]~13_combout  = (!\sram_table[4][0]~12_combout  & ((\sram_table[4][0]~q ) # ((\Decoder1~3_combout  & \data_table[1][0]~10_combout ))))

	.dataa(\Decoder1~3_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[4][0]~q ),
	.datad(\sram_table[4][0]~12_combout ),
	.cin(gnd),
	.combout(\sram_table[4][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[4][0]~13 .lut_mask = 16'h00F8;
defparam \sram_table[4][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \sram_table[4][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[4][0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[4][0] .is_wysiwyg = "true";
defparam \sram_table[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \point[1]~16 (
// Equation(s):
// \point[1]~16_combout  = (\sram_table[5][0]~q  & (\sram_table[4][0]~q  & ((!\sram_table[6][0]~q ) # (!\sram_table[7][0]~q ))))

	.dataa(\sram_table[7][0]~q ),
	.datab(\sram_table[5][0]~q ),
	.datac(\sram_table[4][0]~q ),
	.datad(\sram_table[6][0]~q ),
	.cin(gnd),
	.combout(\point[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~16 .lut_mask = 16'h40C0;
defparam \point[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \point[1]~17 (
// Equation(s):
// \point[1]~17_combout  = (!\rw_ena~input_o  & (\point[1]~5_combout  & ((\point[1]~16_combout ) # (!\always4~0_combout ))))

	.dataa(\point[1]~16_combout ),
	.datab(\always4~0_combout ),
	.datac(\rw_ena~input_o ),
	.datad(\point[1]~5_combout ),
	.cin(gnd),
	.combout(\point[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~17 .lut_mask = 16'h0B00;
defparam \point[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneive_lcell_comb \point[1]~22 (
// Equation(s):
// \point[1]~22_combout  = (\start~input_o  & ((\point[1]~17_combout ) # ((\point[1]~21_combout  & \rw_ena~input_o ))))

	.dataa(\start~input_o ),
	.datab(\point[1]~21_combout ),
	.datac(\rw_ena~input_o ),
	.datad(\point[1]~17_combout ),
	.cin(gnd),
	.combout(\point[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \point[1]~22 .lut_mask = 16'hAA80;
defparam \point[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \count~1 (
// Equation(s):
// \count~1_combout  = (!count[0] & (\sram_ena~q  & \last_start~q ))

	.dataa(count[0]),
	.datab(\sram_ena~q ),
	.datac(gnd),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\count~1_combout ),
	.cout());
// synopsys translate_off
defparam \count~1 .lut_mask = 16'h4400;
defparam \count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~1_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \count~0 (
// Equation(s):
// \count~0_combout  = (\sram_ena~q  & (\last_start~q  & (count[1] $ (count[0]))))

	.dataa(\sram_ena~q ),
	.datab(count[1]),
	.datac(count[0]),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\count~0_combout ),
	.cout());
// synopsys translate_off
defparam \count~0 .lut_mask = 16'h2800;
defparam \count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~0_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = count[2] $ (((count[1] & count[0])))

	.dataa(gnd),
	.datab(count[2]),
	.datac(count[1]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h3CCC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (\last_start~q  & (\sram_ena~q  & \Add1~0_combout ))

	.dataa(gnd),
	.datab(\last_start~q ),
	.datac(\sram_ena~q ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'hC000;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\count~2_combout ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \sram_ena~2 (
// Equation(s):
// \sram_ena~2_combout  = (\last_start~q  & (((!count[0]) # (!count[2])) # (!count[1])))

	.dataa(count[1]),
	.datab(\last_start~q ),
	.datac(count[2]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\sram_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_ena~2 .lut_mask = 16'h4CCC;
defparam \sram_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \sram_ena~3 (
// Equation(s):
// \sram_ena~3_combout  = (\sram_num[2]~0_combout ) # ((\sram_ena~2_combout  & ((\flag~q ) # (!\last_start~q ))))

	.dataa(\flag~q ),
	.datab(\sram_num[2]~0_combout ),
	.datac(\sram_ena~2_combout ),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\sram_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_ena~3 .lut_mask = 16'hECFC;
defparam \sram_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas sram_ena(
	.clk(\clk~input_o ),
	.d(\sram_ena~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam sram_ena.is_wysiwyg = "true";
defparam sram_ena.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (!point[0] & (!point[3] & (!point[2] & point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~1 .lut_mask = 16'h0100;
defparam \Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cycloneive_lcell_comb \sram_table[2][0]~9 (
// Equation(s):
// \sram_table[2][0]~9_combout  = (\rw_ena~input_o  & (\point[0]~2_combout  & (!\addr[0]~input_o  & \always2~0_combout )))

	.dataa(\rw_ena~input_o ),
	.datab(\point[0]~2_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\sram_table[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[2][0]~9 .lut_mask = 16'h0800;
defparam \sram_table[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \sram_table[2][0]~10 (
// Equation(s):
// \sram_table[2][0]~10_combout  = (!\sram_table[2][0]~9_combout  & ((\sram_table[2][0]~q ) # ((\Decoder1~1_combout  & \data_table[1][0]~10_combout ))))

	.dataa(\Decoder1~1_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[2][0]~q ),
	.datad(\sram_table[2][0]~9_combout ),
	.cin(gnd),
	.combout(\sram_table[2][0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[2][0]~10 .lut_mask = 16'h00F8;
defparam \sram_table[2][0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \sram_table[2][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[2][0]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[2][0] .is_wysiwyg = "true";
defparam \sram_table[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \point[3]~12 (
// Equation(s):
// \point[3]~12_combout  = (((!\sram_table[3][0]~q ) # (!\sram_table[8][0]~q )) # (!\sram_table[2][0]~q )) # (!\sram_table[1][0]~q )

	.dataa(\sram_table[1][0]~q ),
	.datab(\sram_table[2][0]~q ),
	.datac(\sram_table[8][0]~q ),
	.datad(\sram_table[3][0]~q ),
	.cin(gnd),
	.combout(\point[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \point[3]~12 .lut_mask = 16'h7FFF;
defparam \point[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \point[3]~14 (
// Equation(s):
// \point[3]~14_combout  = (\rw_ena~input_o ) # ((\stop~combout  & ((\point[3]~12_combout ) # (!\point[2]~13_combout ))))

	.dataa(\stop~combout ),
	.datab(\rw_ena~input_o ),
	.datac(\point[3]~12_combout ),
	.datad(\point[2]~13_combout ),
	.cin(gnd),
	.combout(\point[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \point[3]~14 .lut_mask = 16'hECEE;
defparam \point[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \point[3]~15 (
// Equation(s):
// \point[3]~15_combout  = (\start~input_o  & ((\point[3]~14_combout ))) # (!\start~input_o  & (!\sram_ena~q ))

	.dataa(\start~input_o ),
	.datab(gnd),
	.datac(\sram_ena~q ),
	.datad(\point[3]~14_combout ),
	.cin(gnd),
	.combout(\point[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \point[3]~15 .lut_mask = 16'hAF05;
defparam \point[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \point[3]~15clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\point[3]~15_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\point[3]~15clkctrl_outclk ));
// synopsys translate_off
defparam \point[3]~15clkctrl .clock_type = "global clock";
defparam \point[3]~15clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneive_lcell_comb \point[1] (
// Equation(s):
// point[1] = (\rst_n~input_o  & ((GLOBAL(\point[3]~15clkctrl_outclk ) & (\point[1]~22_combout )) # (!GLOBAL(\point[3]~15clkctrl_outclk ) & ((point[1])))))

	.dataa(\rst_n~input_o ),
	.datab(\point[1]~22_combout ),
	.datac(point[1]),
	.datad(\point[3]~15clkctrl_outclk ),
	.cin(gnd),
	.combout(point[1]),
	.cout());
// synopsys translate_off
defparam \point[1] .lut_mask = 16'h88A0;
defparam \point[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \Decoder1~7 (
// Equation(s):
// \Decoder1~7_combout  = (point[0] & (!point[3] & (!point[2] & point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~7 .lut_mask = 16'h0200;
defparam \Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \sram_table[3][0]~21 (
// Equation(s):
// \sram_table[3][0]~21_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & \sram_table[1][0]~6_combout ))

	.dataa(gnd),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\sram_table[1][0]~6_combout ),
	.cin(gnd),
	.combout(\sram_table[3][0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[3][0]~21 .lut_mask = 16'h3000;
defparam \sram_table[3][0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \sram_table[3][0]~18 (
// Equation(s):
// \sram_table[3][0]~18_combout  = (!\sram_table[3][0]~21_combout  & ((\sram_table[3][0]~q ) # ((\Decoder1~7_combout  & \data_table[1][0]~10_combout ))))

	.dataa(\Decoder1~7_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[3][0]~q ),
	.datad(\sram_table[3][0]~21_combout ),
	.cin(gnd),
	.combout(\sram_table[3][0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[3][0]~18 .lut_mask = 16'h00F8;
defparam \sram_table[3][0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \sram_table[3][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[3][0]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[3][0] .is_wysiwyg = "true";
defparam \sram_table[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cycloneive_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = (\sram_table[3][0]~q  & \sram_table[2][0]~q )

	.dataa(\sram_table[3][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sram_table[2][0]~q ),
	.cin(gnd),
	.combout(\always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \always4~0 .lut_mask = 16'hAA00;
defparam \always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneive_lcell_comb \point[2]~26 (
// Equation(s):
// \point[2]~26_combout  = (\point[1]~5_combout  & (\always4~0_combout  & (!\rw_ena~input_o  & !\point[2]~13_combout )))

	.dataa(\point[1]~5_combout ),
	.datab(\always4~0_combout ),
	.datac(\rw_ena~input_o ),
	.datad(\point[2]~13_combout ),
	.cin(gnd),
	.combout(\point[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \point[2]~26 .lut_mask = 16'h0008;
defparam \point[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \point[2]~27 (
// Equation(s):
// \point[2]~27_combout  = (\start~input_o  & ((\point[2]~25_combout ) # (\point[2]~26_combout )))

	.dataa(gnd),
	.datab(\point[2]~25_combout ),
	.datac(\start~input_o ),
	.datad(\point[2]~26_combout ),
	.cin(gnd),
	.combout(\point[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \point[2]~27 .lut_mask = 16'hF0C0;
defparam \point[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \point[2] (
// Equation(s):
// point[2] = (\rst_n~input_o  & ((GLOBAL(\point[3]~15clkctrl_outclk ) & (\point[2]~27_combout )) # (!GLOBAL(\point[3]~15clkctrl_outclk ) & ((point[2])))))

	.dataa(\rst_n~input_o ),
	.datab(\point[2]~27_combout ),
	.datac(point[2]),
	.datad(\point[3]~15clkctrl_outclk ),
	.cin(gnd),
	.combout(point[2]),
	.cout());
// synopsys translate_off
defparam \point[2] .lut_mask = 16'h88A0;
defparam \point[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \Decoder1~5 (
// Equation(s):
// \Decoder1~5_combout  = (!point[0] & (point[3] & (!point[2] & !point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~5 .lut_mask = 16'h0004;
defparam \Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \sram_table[8][0]~16 (
// Equation(s):
// \sram_table[8][0]~16_combout  = (\sram_table[8][0]~q ) # ((\Decoder1~5_combout  & \data_table[1][0]~10_combout ))

	.dataa(gnd),
	.datab(\Decoder1~5_combout ),
	.datac(\sram_table[8][0]~q ),
	.datad(\data_table[1][0]~10_combout ),
	.cin(gnd),
	.combout(\sram_table[8][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[8][0]~16 .lut_mask = 16'hFCF0;
defparam \sram_table[8][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \sram_table[8][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[8][0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[8][0] .is_wysiwyg = "true";
defparam \sram_table[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneive_lcell_comb \point[3]~28 (
// Equation(s):
// \point[3]~28_combout  = (\start~input_o  & (!\sram_table[8][0]~q  & (!\rw_ena~input_o  & \stop~0_combout )))

	.dataa(\start~input_o ),
	.datab(\sram_table[8][0]~q ),
	.datac(\rw_ena~input_o ),
	.datad(\stop~0_combout ),
	.cin(gnd),
	.combout(\point[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \point[3]~28 .lut_mask = 16'h0200;
defparam \point[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \point[3] (
// Equation(s):
// point[3] = (\rst_n~input_o  & ((GLOBAL(\point[3]~15clkctrl_outclk ) & (\point[3]~28_combout )) # (!GLOBAL(\point[3]~15clkctrl_outclk ) & ((point[3])))))

	.dataa(\rst_n~input_o ),
	.datab(\point[3]~28_combout ),
	.datac(point[3]),
	.datad(\point[3]~15clkctrl_outclk ),
	.cin(gnd),
	.combout(point[3]),
	.cout());
// synopsys translate_off
defparam \point[3] .lut_mask = 16'h88A0;
defparam \point[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \Decoder1~4 (
// Equation(s):
// \Decoder1~4_combout  = (!point[0] & (!point[3] & (point[2] & point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~4 .lut_mask = 16'h1000;
defparam \Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \sram_table[6][0]~15 (
// Equation(s):
// \sram_table[6][0]~15_combout  = (!\sram_table[6][0]~14_combout  & ((\sram_table[6][0]~q ) # ((\data_table[1][0]~10_combout  & \Decoder1~4_combout ))))

	.dataa(\sram_table[6][0]~14_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[6][0]~q ),
	.datad(\Decoder1~4_combout ),
	.cin(gnd),
	.combout(\sram_table[6][0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[6][0]~15 .lut_mask = 16'h5450;
defparam \sram_table[6][0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \sram_table[6][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[6][0]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[6][0] .is_wysiwyg = "true";
defparam \sram_table[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \point[2]~13 (
// Equation(s):
// \point[2]~13_combout  = (\sram_table[6][0]~q  & (\sram_table[4][0]~q  & (\sram_table[5][0]~q  & \sram_table[7][0]~q )))

	.dataa(\sram_table[6][0]~q ),
	.datab(\sram_table[4][0]~q ),
	.datac(\sram_table[5][0]~q ),
	.datad(\sram_table[7][0]~q ),
	.cin(gnd),
	.combout(\point[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \point[2]~13 .lut_mask = 16'h8000;
defparam \point[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneive_lcell_comb \stop~0 (
// Equation(s):
// \stop~0_combout  = (\point[2]~13_combout  & (\sram_table[2][0]~q  & (\sram_table[3][0]~q  & \point[1]~5_combout )))

	.dataa(\point[2]~13_combout ),
	.datab(\sram_table[2][0]~q ),
	.datac(\sram_table[3][0]~q ),
	.datad(\point[1]~5_combout ),
	.cin(gnd),
	.combout(\stop~0_combout ),
	.cout());
// synopsys translate_off
defparam \stop~0 .lut_mask = 16'h8000;
defparam \stop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cycloneive_lcell_comb \stop~1 (
// Equation(s):
// \stop~1_combout  = (\stop~combout  & (\stop~0_combout  & (\sram_table[8][0]~q ))) # (!\stop~combout  & ((\sram_table[1][0]~q ) # ((\stop~0_combout  & \sram_table[8][0]~q ))))

	.dataa(\stop~combout ),
	.datab(\stop~0_combout ),
	.datac(\sram_table[8][0]~q ),
	.datad(\sram_table[1][0]~q ),
	.cin(gnd),
	.combout(\stop~1_combout ),
	.cout());
// synopsys translate_off
defparam \stop~1 .lut_mask = 16'hD5C0;
defparam \stop~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneive_lcell_comb \stop~2 (
// Equation(s):
// \stop~2_combout  = (\start~input_o  & (\stop~1_combout )) # (!\start~input_o  & ((!\sram_ena~q )))

	.dataa(\stop~1_combout ),
	.datab(gnd),
	.datac(\start~input_o ),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\stop~2_combout ),
	.cout());
// synopsys translate_off
defparam \stop~2 .lut_mask = 16'hA0AF;
defparam \stop~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneive_lcell_comb stop(
// Equation(s):
// \stop~combout  = ((\stop~3_combout  & (\stop~2_combout )) # (!\stop~3_combout  & ((\stop~combout )))) # (!\rst_n~input_o )

	.dataa(\stop~3_combout ),
	.datab(\stop~2_combout ),
	.datac(\rst_n~input_o ),
	.datad(\stop~combout ),
	.cin(gnd),
	.combout(\stop~combout ),
	.cout());
// synopsys translate_off
defparam stop.lut_mask = 16'hDF8F;
defparam stop.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \point[0]~3 (
// Equation(s):
// \point[0]~3_combout  = ((\sram_table[6][0]~q  & ((\sram_table[8][0]~q ) # (!\sram_table[7][0]~q )))) # (!\sram_table[5][0]~q )

	.dataa(\sram_table[5][0]~q ),
	.datab(\sram_table[8][0]~q ),
	.datac(\sram_table[6][0]~q ),
	.datad(\sram_table[7][0]~q ),
	.cin(gnd),
	.combout(\point[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~3 .lut_mask = 16'hD5F5;
defparam \point[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \point[0]~4 (
// Equation(s):
// \point[0]~4_combout  = (\sram_table[2][0]~q  & (((\point[0]~3_combout  & \sram_table[4][0]~q )) # (!\sram_table[3][0]~q )))

	.dataa(\point[0]~3_combout ),
	.datab(\sram_table[3][0]~q ),
	.datac(\sram_table[2][0]~q ),
	.datad(\sram_table[4][0]~q ),
	.cin(gnd),
	.combout(\point[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~4 .lut_mask = 16'hB030;
defparam \point[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneive_lcell_comb \point[0]~29 (
// Equation(s):
// \point[0]~29_combout  = (!\rw_ena~input_o  & (((\point[0]~4_combout ) # (!\sram_table[1][0]~q )) # (!\stop~combout )))

	.dataa(\stop~combout ),
	.datab(\sram_table[1][0]~q ),
	.datac(\rw_ena~input_o ),
	.datad(\point[0]~4_combout ),
	.cin(gnd),
	.combout(\point[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~29 .lut_mask = 16'h0F07;
defparam \point[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneive_lcell_comb \point[0]~11 (
// Equation(s):
// \point[0]~11_combout  = (\start~input_o  & ((\point[0]~29_combout ) # ((\rw_ena~input_o  & \point[0]~10_combout ))))

	.dataa(\rw_ena~input_o ),
	.datab(\point[0]~10_combout ),
	.datac(\start~input_o ),
	.datad(\point[0]~29_combout ),
	.cin(gnd),
	.combout(\point[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \point[0]~11 .lut_mask = 16'hF080;
defparam \point[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneive_lcell_comb \point[0] (
// Equation(s):
// point[0] = (\rst_n~input_o  & ((GLOBAL(\point[3]~15clkctrl_outclk ) & (\point[0]~11_combout )) # (!GLOBAL(\point[3]~15clkctrl_outclk ) & ((point[0])))))

	.dataa(\rst_n~input_o ),
	.datab(\point[0]~11_combout ),
	.datac(point[0]),
	.datad(\point[3]~15clkctrl_outclk ),
	.cin(gnd),
	.combout(point[0]),
	.cout());
// synopsys translate_off
defparam \point[0] .lut_mask = 16'h88A0;
defparam \point[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N0
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (point[0] & (!point[3] & (!point[2] & !point[1])))

	.dataa(point[0]),
	.datab(point[3]),
	.datac(point[2]),
	.datad(point[1]),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h0002;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \sram_table[1][0]~7 (
// Equation(s):
// \sram_table[1][0]~7_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & \sram_table[1][0]~6_combout ))

	.dataa(gnd),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\sram_table[1][0]~6_combout ),
	.cin(gnd),
	.combout(\sram_table[1][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[1][0]~7 .lut_mask = 16'h0300;
defparam \sram_table[1][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \sram_table[1][0]~8 (
// Equation(s):
// \sram_table[1][0]~8_combout  = (!\sram_table[1][0]~7_combout  & ((\sram_table[1][0]~q ) # ((\Decoder1~0_combout  & \data_table[1][0]~10_combout ))))

	.dataa(\Decoder1~0_combout ),
	.datab(\data_table[1][0]~10_combout ),
	.datac(\sram_table[1][0]~q ),
	.datad(\sram_table[1][0]~7_combout ),
	.cin(gnd),
	.combout(\sram_table[1][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sram_table[1][0]~8 .lut_mask = 16'h00F8;
defparam \sram_table[1][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \sram_table[1][0] (
	.clk(\clk~input_o ),
	.d(\sram_table[1][0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sram_table[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sram_table[1][0] .is_wysiwyg = "true";
defparam \sram_table[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \data_table_out~0 (
// Equation(s):
// \data_table_out~0_combout  = (\rst_n~input_o  & !\sram_table[1][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\sram_table[1][0]~q ),
	.cin(gnd),
	.combout(\data_table_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~0 .lut_mask = 16'h00F0;
defparam \data_table_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \data_table_out~1 (
// Equation(s):
// \data_table_out~1_combout  = (\rst_n~input_o  & !\sram_table[2][0]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\sram_table[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~1 .lut_mask = 16'h0A0A;
defparam \data_table_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \data_table_out~2 (
// Equation(s):
// \data_table_out~2_combout  = (!\sram_table[5][0]~q  & \rst_n~input_o )

	.dataa(gnd),
	.datab(\sram_table[5][0]~q ),
	.datac(\rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~2 .lut_mask = 16'h3030;
defparam \data_table_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneive_lcell_comb \data_table_out~3 (
// Equation(s):
// \data_table_out~3_combout  = (\rst_n~input_o  & \data_table[1][0]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\data_table[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~3 .lut_mask = 16'hA0A0;
defparam \data_table_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneive_lcell_comb \data_table_out~4 (
// Equation(s):
// \data_table_out~4_combout  = (\rst_n~input_o  & \data_table[1][1]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_table[1][1]~q ),
	.cin(gnd),
	.combout(\data_table_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~4 .lut_mask = 16'hAA00;
defparam \data_table_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneive_lcell_comb \data_table_out~5 (
// Equation(s):
// \data_table_out~5_combout  = (\rst_n~input_o  & \data_table[1][2]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\data_table[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~5 .lut_mask = 16'hA0A0;
defparam \data_table_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cycloneive_lcell_comb \data_table_out~6 (
// Equation(s):
// \data_table_out~6_combout  = (\rst_n~input_o  & \data_table[5][0]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\data_table[5][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~6 .lut_mask = 16'hA0A0;
defparam \data_table_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cycloneive_lcell_comb \data_table_out~7 (
// Equation(s):
// \data_table_out~7_combout  = (\rst_n~input_o  & \data_table[5][1]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\data_table[5][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~7 .lut_mask = 16'hA0A0;
defparam \data_table_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cycloneive_lcell_comb \data_table_out~8 (
// Equation(s):
// \data_table_out~8_combout  = (\rst_n~input_o  & \data_table[5][2]~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\data_table[5][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_table_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_table_out~8 .lut_mask = 16'hA0A0;
defparam \data_table_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \addr_sram[2]~2 (
// Equation(s):
// \addr_sram[2]~2_combout  = (count[2] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\sram_ena~q ),
	.datad(count[2]),
	.cin(gnd),
	.combout(\addr_sram[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr_sram[2]~2 .lut_mask = 16'hAF00;
defparam \addr_sram[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \wr_data[0]~input (
	.i(wr_data[0]),
	.ibar(gnd),
	.o(\wr_data[0]~input_o ));
// synopsys translate_off
defparam \wr_data[0]~input .bus_hold = "false";
defparam \wr_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \sram_wr_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data[0]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[0] .is_wysiwyg = "true";
defparam \sram_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb \sram_wr_data_last~0 (
// Equation(s):
// \sram_wr_data_last~0_combout  = (\last_start~q  & sram_wr_data[0])

	.dataa(\last_start~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(sram_wr_data[0]),
	.cin(gnd),
	.combout(\sram_wr_data_last~0_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~0 .lut_mask = 16'hAA00;
defparam \sram_wr_data_last~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \sram_wr_data_last[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[0] .is_wysiwyg = "true";
defparam \sram_wr_data_last[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb \wr_data_sram[0]~1 (
// Equation(s):
// \wr_data_sram[0]~1_combout  = (sram_wr_data_last[0] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(\sram_ena~q ),
	.datac(gnd),
	.datad(sram_wr_data_last[0]),
	.cin(gnd),
	.combout(\wr_data_sram[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[0]~1 .lut_mask = 16'hBB00;
defparam \wr_data_sram[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~120feeder (
// Equation(s):
// \SRAM_dut|SRAM~120feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~120feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \SRAM_dut|comb~0 (
// Equation(s):
// \SRAM_dut|comb~0_combout  = ((\rw_ena~input_o ) # (!\sram_ena~q )) # (!\rst_n~input_o )

	.dataa(\rst_n~input_o ),
	.datab(\rw_ena~input_o ),
	.datac(\sram_ena~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|comb~0 .lut_mask = 16'hDFDF;
defparam \SRAM_dut|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \wr_data_sram~0 (
// Equation(s):
// \wr_data_sram~0_combout  = (!\rst_n~input_o  & \sram_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\wr_data_sram~0_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram~0 .lut_mask = 16'h0F00;
defparam \wr_data_sram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \addr_sram[5]~4 (
// Equation(s):
// \addr_sram[5]~4_combout  = (\wr_data_sram~0_combout ) # (point[2] $ (((point[0]) # (point[1]))))

	.dataa(point[0]),
	.datab(point[2]),
	.datac(point[1]),
	.datad(\wr_data_sram~0_combout ),
	.cin(gnd),
	.combout(\addr_sram[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_sram[5]~4 .lut_mask = 16'hFF36;
defparam \addr_sram[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \addr_sram[4]~5 (
// Equation(s):
// \addr_sram[4]~5_combout  = (\rst_n~input_o  & (point[0] $ ((point[1])))) # (!\rst_n~input_o  & ((\sram_ena~q ) # (point[0] $ (point[1]))))

	.dataa(point[0]),
	.datab(\rst_n~input_o ),
	.datac(point[1]),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\addr_sram[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_sram[4]~5 .lut_mask = 16'h7B5A;
defparam \addr_sram[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \addr_sram[1]~0 (
// Equation(s):
// \addr_sram[1]~0_combout  = (count[1] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\sram_ena~q ),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(count[1]),
	.cin(gnd),
	.combout(\addr_sram[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_sram[1]~0 .lut_mask = 16'hDD00;
defparam \addr_sram[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \addr_sram[0]~1 (
// Equation(s):
// \addr_sram[0]~1_combout  = (count[0] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(count[0]),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\addr_sram[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \addr_sram[0]~1 .lut_mask = 16'hA0F0;
defparam \addr_sram[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \addr_sram[3]~3 (
// Equation(s):
// \addr_sram[3]~3_combout  = (point[0]) # ((!\rst_n~input_o  & \sram_ena~q ))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\sram_ena~q ),
	.datad(point[0]),
	.cin(gnd),
	.combout(\addr_sram[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_sram[3]~3 .lut_mask = 16'hFF50;
defparam \addr_sram[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~849 (
// Equation(s):
// \SRAM_dut|SRAM~849_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout  & (!\addr_sram[3]~3_combout  & \addr_sram[2]~2_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~849_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~849 .lut_mask = 16'h0800;
defparam \SRAM_dut|SRAM~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~919 (
// Equation(s):
// \SRAM_dut|SRAM~919_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & (\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~849_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~849_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~919_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~919 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \SRAM_dut|SRAM~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~120 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~873 (
// Equation(s):
// \SRAM_dut|SRAM~873_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout  & (\addr_sram[0]~1_combout  & \addr_sram[1]~0_combout )))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\addr_sram[0]~1_combout ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~873_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~873 .lut_mask = 16'h8000;
defparam \SRAM_dut|SRAM~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~922 (
// Equation(s):
// \SRAM_dut|SRAM~922_combout  = (\addr_sram[5]~4_combout  & (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~873_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~873_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~922_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~922 .lut_mask = 16'h0800;
defparam \SRAM_dut|SRAM~922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \SRAM_dut|SRAM~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~56 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~24feeder (
// Equation(s):
// \SRAM_dut|SRAM~24feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~24feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~24feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~24feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~857 (
// Equation(s):
// \SRAM_dut|SRAM~857_combout  = (\addr_sram[3]~3_combout  & (!\addr_sram[2]~2_combout  & (\addr_sram[0]~1_combout  & \addr_sram[1]~0_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\addr_sram[0]~1_combout ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~857_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~857 .lut_mask = 16'h2000;
defparam \SRAM_dut|SRAM~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~920 (
// Equation(s):
// \SRAM_dut|SRAM~920_combout  = (\addr_sram[4]~5_combout  & (\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~857_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~857_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~920_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~920 .lut_mask = 16'h0800;
defparam \SRAM_dut|SRAM~920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \SRAM_dut|SRAM~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~24 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~865 (
// Equation(s):
// \SRAM_dut|SRAM~865_combout  = (!\addr_sram[3]~3_combout  & (!\addr_sram[2]~2_combout  & (\addr_sram[1]~0_combout  & \addr_sram[0]~1_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\addr_sram[1]~0_combout ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~865_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~865 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~921 (
// Equation(s):
// \SRAM_dut|SRAM~921_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~865_combout  & \addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~865_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~921_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~921 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \SRAM_dut|SRAM~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~88 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~550 (
// Equation(s):
// \SRAM_dut|SRAM~550_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~24_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~88_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~24_q ),
	.datac(\SRAM_dut|SRAM~88_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~550_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~550 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~551 (
// Equation(s):
// \SRAM_dut|SRAM~551_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~550_combout  & ((\SRAM_dut|SRAM~56_q ))) # (!\SRAM_dut|SRAM~550_combout  & (\SRAM_dut|SRAM~120_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~550_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~120_q ),
	.datac(\SRAM_dut|SRAM~56_q ),
	.datad(\SRAM_dut|SRAM~550_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~551_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~551 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~0feeder (
// Equation(s):
// \SRAM_dut|SRAM~0feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~0feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~855 (
// Equation(s):
// \SRAM_dut|SRAM~855_combout  = (\addr_sram[3]~3_combout  & (!\addr_sram[0]~1_combout  & (!\addr_sram[1]~0_combout  & !\addr_sram[2]~2_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[1]~0_combout ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~855_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~855 .lut_mask = 16'h0002;
defparam \SRAM_dut|SRAM~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~915 (
// Equation(s):
// \SRAM_dut|SRAM~915_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & (\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~855_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~855_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~915_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~915 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \SRAM_dut|SRAM~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~0 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~871 (
// Equation(s):
// \SRAM_dut|SRAM~871_combout  = (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\addr_sram[3]~3_combout  & \addr_sram[2]~2_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~871_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~871 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~918 (
// Equation(s):
// \SRAM_dut|SRAM~918_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~871_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~871_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~918_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~918 .lut_mask = 16'h2000;
defparam \SRAM_dut|SRAM~918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \SRAM_dut|SRAM~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~32 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~96feeder (
// Equation(s):
// \SRAM_dut|SRAM~96feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~96feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~847 (
// Equation(s):
// \SRAM_dut|SRAM~847_combout  = (!\addr_sram[0]~1_combout  & (!\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout  & !\addr_sram[1]~0_combout )))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~847_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~847 .lut_mask = 16'h0010;
defparam \SRAM_dut|SRAM~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~916 (
// Equation(s):
// \SRAM_dut|SRAM~916_combout  = (\addr_sram[5]~4_combout  & (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~847_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~847_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~916_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~916 .lut_mask = 16'h0800;
defparam \SRAM_dut|SRAM~916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \SRAM_dut|SRAM~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~96 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~863 (
// Equation(s):
// \SRAM_dut|SRAM~863_combout  = (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (!\addr_sram[3]~3_combout  & !\addr_sram[2]~2_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~863_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~863 .lut_mask = 16'h0001;
defparam \SRAM_dut|SRAM~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~917 (
// Equation(s):
// \SRAM_dut|SRAM~917_combout  = (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~863_combout  & (!\SRAM_dut|comb~0_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~863_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~917_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~917 .lut_mask = 16'h0800;
defparam \SRAM_dut|SRAM~917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \SRAM_dut|SRAM~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~64 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~547 (
// Equation(s):
// \SRAM_dut|SRAM~547_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~96_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~64_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~96_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~64_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~547_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~547 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~548 (
// Equation(s):
// \SRAM_dut|SRAM~548_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~547_combout  & ((\SRAM_dut|SRAM~32_q ))) # (!\SRAM_dut|SRAM~547_combout  & (\SRAM_dut|SRAM~0_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~547_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~0_q ),
	.datac(\SRAM_dut|SRAM~32_q ),
	.datad(\SRAM_dut|SRAM~547_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~548_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~548 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~16feeder (
// Equation(s):
// \SRAM_dut|SRAM~16feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~16feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~853 (
// Equation(s):
// \SRAM_dut|SRAM~853_combout  = (\addr_sram[1]~0_combout  & (!\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout  & !\addr_sram[0]~1_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~853_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~853 .lut_mask = 16'h0020;
defparam \SRAM_dut|SRAM~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~911 (
// Equation(s):
// \SRAM_dut|SRAM~911_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~853_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~853_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~911_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~911 .lut_mask = 16'h2000;
defparam \SRAM_dut|SRAM~911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \SRAM_dut|SRAM~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~16 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~867 (
// Equation(s):
// \SRAM_dut|SRAM~867_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout  & !\addr_sram[0]~1_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~867_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~867 .lut_mask = 16'h0080;
defparam \SRAM_dut|SRAM~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~914 (
// Equation(s):
// \SRAM_dut|SRAM~914_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~867_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~867_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~914_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~914 .lut_mask = 16'h2000;
defparam \SRAM_dut|SRAM~914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \SRAM_dut|SRAM~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~48 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~112feeder (
// Equation(s):
// \SRAM_dut|SRAM~112feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~112feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~843 (
// Equation(s):
// \SRAM_dut|SRAM~843_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[2]~2_combout  & (!\addr_sram[3]~3_combout  & !\addr_sram[0]~1_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~843_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~843 .lut_mask = 16'h0008;
defparam \SRAM_dut|SRAM~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~912 (
// Equation(s):
// \SRAM_dut|SRAM~912_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~843_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~843_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~912_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~912 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \SRAM_dut|SRAM~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~112 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~861 (
// Equation(s):
// \SRAM_dut|SRAM~861_combout  = (!\addr_sram[3]~3_combout  & (!\addr_sram[0]~1_combout  & (!\addr_sram[2]~2_combout  & \addr_sram[1]~0_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~861_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~861 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~913 (
// Equation(s):
// \SRAM_dut|SRAM~913_combout  = (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~861_combout  & (\addr_sram[4]~5_combout  & \addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\SRAM_dut|SRAM~861_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~913_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~913 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \SRAM_dut|SRAM~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~80 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~545 (
// Equation(s):
// \SRAM_dut|SRAM~545_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~112_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~80_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~112_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~80_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~545_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~545 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~546 (
// Equation(s):
// \SRAM_dut|SRAM~546_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~545_combout  & ((\SRAM_dut|SRAM~48_q ))) # (!\SRAM_dut|SRAM~545_combout  & (\SRAM_dut|SRAM~16_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~545_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~16_q ),
	.datac(\SRAM_dut|SRAM~48_q ),
	.datad(\SRAM_dut|SRAM~545_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~546_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~546 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~549 (
// Equation(s):
// \SRAM_dut|SRAM~549_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~546_combout )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~548_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~548_combout ),
	.datad(\SRAM_dut|SRAM~546_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~549_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~549 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~40feeder (
// Equation(s):
// \SRAM_dut|SRAM~40feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~40feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~869 (
// Equation(s):
// \SRAM_dut|SRAM~869_combout  = (!\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout  & (\addr_sram[2]~2_combout  & \addr_sram[3]~3_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~869_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~869 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~910 (
// Equation(s):
// \SRAM_dut|SRAM~910_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~869_combout  & \addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~869_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~910_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~910 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \SRAM_dut|SRAM~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~40 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~845 (
// Equation(s):
// \SRAM_dut|SRAM~845_combout  = (!\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout  & (!\addr_sram[3]~3_combout  & \addr_sram[2]~2_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~845_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~845 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~907 (
// Equation(s):
// \SRAM_dut|SRAM~907_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~845_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~845_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~907_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~907 .lut_mask = 16'h2000;
defparam \SRAM_dut|SRAM~907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \SRAM_dut|SRAM~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~104 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~8feeder (
// Equation(s):
// \SRAM_dut|SRAM~8feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~8feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~8feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~8feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~851 (
// Equation(s):
// \SRAM_dut|SRAM~851_combout  = (!\addr_sram[1]~0_combout  & (!\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout  & \addr_sram[0]~1_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~851_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~851 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~908 (
// Equation(s):
// \SRAM_dut|SRAM~908_combout  = (\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~851_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~851_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~908_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~908 .lut_mask = 16'h2000;
defparam \SRAM_dut|SRAM~908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \SRAM_dut|SRAM~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~8 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~859 (
// Equation(s):
// \SRAM_dut|SRAM~859_combout  = (!\addr_sram[3]~3_combout  & (\addr_sram[0]~1_combout  & (!\addr_sram[2]~2_combout  & !\addr_sram[1]~0_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~859_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~859 .lut_mask = 16'h0004;
defparam \SRAM_dut|SRAM~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~909 (
// Equation(s):
// \SRAM_dut|SRAM~909_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~859_combout  & \addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~859_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~909_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~909 .lut_mask = 16'h4000;
defparam \SRAM_dut|SRAM~909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \SRAM_dut|SRAM~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~72 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~543 (
// Equation(s):
// \SRAM_dut|SRAM~543_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~8_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~72_q )))))

	.dataa(\SRAM_dut|SRAM~8_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~72_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~543_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~543 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~544 (
// Equation(s):
// \SRAM_dut|SRAM~544_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~543_combout  & (\SRAM_dut|SRAM~40_q )) # (!\SRAM_dut|SRAM~543_combout  & ((\SRAM_dut|SRAM~104_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~543_combout ))))

	.dataa(\SRAM_dut|SRAM~40_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~104_q ),
	.datad(\SRAM_dut|SRAM~543_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~544_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~544 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~552 (
// Equation(s):
// \SRAM_dut|SRAM~552_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~549_combout  & (\SRAM_dut|SRAM~551_combout )) # (!\SRAM_dut|SRAM~549_combout  & ((\SRAM_dut|SRAM~544_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~549_combout ))))

	.dataa(\SRAM_dut|SRAM~551_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~549_combout ),
	.datad(\SRAM_dut|SRAM~544_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~552_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~552 .lut_mask = 16'hBCB0;
defparam \SRAM_dut|SRAM~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~424feeder (
// Equation(s):
// \SRAM_dut|SRAM~424feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~424feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~903 (
// Equation(s):
// \SRAM_dut|SRAM~903_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~869_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~869_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~903_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~903 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \SRAM_dut|SRAM~424 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~424 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~906 (
// Equation(s):
// \SRAM_dut|SRAM~906_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~873_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~873_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~906_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~906 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \SRAM_dut|SRAM~440 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~440 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~432feeder (
// Equation(s):
// \SRAM_dut|SRAM~432feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~432feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~904 (
// Equation(s):
// \SRAM_dut|SRAM~904_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~867_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~867_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~904_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~904 .lut_mask = 16'h0010;
defparam \SRAM_dut|SRAM~904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \SRAM_dut|SRAM~432 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~432 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~905 (
// Equation(s):
// \SRAM_dut|SRAM~905_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[5]~4_combout  & (!\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~871_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~871_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~905_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~905 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \SRAM_dut|SRAM~416 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~416 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~539 (
// Equation(s):
// \SRAM_dut|SRAM~539_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~432_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~416_q )))))

	.dataa(\SRAM_dut|SRAM~432_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~416_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~539_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~539 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~540 (
// Equation(s):
// \SRAM_dut|SRAM~540_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~539_combout  & ((\SRAM_dut|SRAM~440_q ))) # (!\SRAM_dut|SRAM~539_combout  & (\SRAM_dut|SRAM~424_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~539_combout ))))

	.dataa(\SRAM_dut|SRAM~424_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~440_q ),
	.datad(\SRAM_dut|SRAM~539_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~540_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~540 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~392feeder (
// Equation(s):
// \SRAM_dut|SRAM~392feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~392feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~892 (
// Equation(s):
// \SRAM_dut|SRAM~892_combout  = (\SRAM_dut|SRAM~851_combout  & (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|SRAM~851_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~892_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~892 .lut_mask = 16'h0002;
defparam \SRAM_dut|SRAM~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \SRAM_dut|SRAM~392 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~392 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~893 (
// Equation(s):
// \SRAM_dut|SRAM~893_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~855_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~855_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~893_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~893 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \SRAM_dut|SRAM~384 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~384 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~532 (
// Equation(s):
// \SRAM_dut|SRAM~532_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~392_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~384_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~392_q ),
	.datac(\SRAM_dut|SRAM~384_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~532_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~532 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~891 (
// Equation(s):
// \SRAM_dut|SRAM~891_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~853_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~853_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~891_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~891 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \SRAM_dut|SRAM~400 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~400 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~408feeder (
// Equation(s):
// \SRAM_dut|SRAM~408feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~408feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~894 (
// Equation(s):
// \SRAM_dut|SRAM~894_combout  = (!\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~857_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~857_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~894_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~894 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \SRAM_dut|SRAM~408 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~408 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~533 (
// Equation(s):
// \SRAM_dut|SRAM~533_combout  = (\SRAM_dut|SRAM~532_combout  & (((\SRAM_dut|SRAM~408_q )) # (!\addr_sram[1]~0_combout ))) # (!\SRAM_dut|SRAM~532_combout  & (\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~400_q )))

	.dataa(\SRAM_dut|SRAM~532_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~400_q ),
	.datad(\SRAM_dut|SRAM~408_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~533_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~533 .lut_mask = 16'hEA62;
defparam \SRAM_dut|SRAM~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~456feeder (
// Equation(s):
// \SRAM_dut|SRAM~456feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~456feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~899 (
// Equation(s):
// \SRAM_dut|SRAM~899_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~859_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~859_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~899_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~899 .lut_mask = 16'h0010;
defparam \SRAM_dut|SRAM~899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \SRAM_dut|SRAM~456 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~456 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~900 (
// Equation(s):
// \SRAM_dut|SRAM~900_combout  = (!\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~863_combout  & (!\SRAM_dut|comb~0_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~863_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~900_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~900 .lut_mask = 16'h0004;
defparam \SRAM_dut|SRAM~900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \SRAM_dut|SRAM~448 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~448 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~464feeder (
// Equation(s):
// \SRAM_dut|SRAM~464feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~464feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~901 (
// Equation(s):
// \SRAM_dut|SRAM~901_combout  = (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~861_combout  & (!\addr_sram[4]~5_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\SRAM_dut|SRAM~861_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~901_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~901 .lut_mask = 16'h0004;
defparam \SRAM_dut|SRAM~901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \SRAM_dut|SRAM~464 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~464 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~902 (
// Equation(s):
// \SRAM_dut|SRAM~902_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~865_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~865_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~902_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~902 .lut_mask = 16'h0010;
defparam \SRAM_dut|SRAM~902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \SRAM_dut|SRAM~472 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~472 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~536 (
// Equation(s):
// \SRAM_dut|SRAM~536_combout  = (\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~472_q ) # (!\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~464_q  & ((\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~464_q ),
	.datac(\SRAM_dut|SRAM~472_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~536_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~536 .lut_mask = 16'hE4AA;
defparam \SRAM_dut|SRAM~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~537 (
// Equation(s):
// \SRAM_dut|SRAM~537_combout  = (\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~536_combout )))) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~536_combout  & (\SRAM_dut|SRAM~456_q )) # (!\SRAM_dut|SRAM~536_combout  & ((\SRAM_dut|SRAM~448_q )))))

	.dataa(\SRAM_dut|SRAM~456_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~448_q ),
	.datad(\SRAM_dut|SRAM~536_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~537_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~537 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~488feeder (
// Equation(s):
// \SRAM_dut|SRAM~488feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~488feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~895 (
// Equation(s):
// \SRAM_dut|SRAM~895_combout  = (!\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~845_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~845_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~895_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~895 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \SRAM_dut|SRAM~488 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~488 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~898 (
// Equation(s):
// \SRAM_dut|SRAM~898_combout  = (!\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~849_combout  & (!\SRAM_dut|comb~0_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~849_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~898_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~898 .lut_mask = 16'h0004;
defparam \SRAM_dut|SRAM~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \SRAM_dut|SRAM~504 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~504 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~496feeder (
// Equation(s):
// \SRAM_dut|SRAM~496feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~496feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~496feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~496feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~896 (
// Equation(s):
// \SRAM_dut|SRAM~896_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~843_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~843_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~896_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~896 .lut_mask = 16'h0010;
defparam \SRAM_dut|SRAM~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \SRAM_dut|SRAM~496 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~496 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~897 (
// Equation(s):
// \SRAM_dut|SRAM~897_combout  = (!\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~847_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~847_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~897_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~897 .lut_mask = 16'h0100;
defparam \SRAM_dut|SRAM~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \SRAM_dut|SRAM~480 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~480 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~534 (
// Equation(s):
// \SRAM_dut|SRAM~534_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~496_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~480_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~496_q ),
	.datac(\SRAM_dut|SRAM~480_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~534_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~534 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~535 (
// Equation(s):
// \SRAM_dut|SRAM~535_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~534_combout  & ((\SRAM_dut|SRAM~504_q ))) # (!\SRAM_dut|SRAM~534_combout  & (\SRAM_dut|SRAM~488_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~534_combout ))))

	.dataa(\SRAM_dut|SRAM~488_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~504_q ),
	.datad(\SRAM_dut|SRAM~534_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~535_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~535 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~538 (
// Equation(s):
// \SRAM_dut|SRAM~538_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~535_combout ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~537_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~537_combout ),
	.datad(\SRAM_dut|SRAM~535_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~538_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~538 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~541 (
// Equation(s):
// \SRAM_dut|SRAM~541_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~538_combout  & (\SRAM_dut|SRAM~540_combout )) # (!\SRAM_dut|SRAM~538_combout  & ((\SRAM_dut|SRAM~533_combout ))))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~538_combout ))))

	.dataa(\SRAM_dut|SRAM~540_combout ),
	.datab(\SRAM_dut|SRAM~533_combout ),
	.datac(\addr_sram[3]~3_combout ),
	.datad(\SRAM_dut|SRAM~538_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~541_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~541 .lut_mask = 16'hAFC0;
defparam \SRAM_dut|SRAM~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~304feeder (
// Equation(s):
// \SRAM_dut|SRAM~304feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~304feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~878 (
// Equation(s):
// \SRAM_dut|SRAM~878_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~867_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~867_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~878_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~878 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \SRAM_dut|SRAM~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~304 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~875 (
// Equation(s):
// \SRAM_dut|SRAM~875_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~843_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~843_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~875_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~875 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \SRAM_dut|SRAM~368 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~368 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~272feeder (
// Equation(s):
// \SRAM_dut|SRAM~272feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~272feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~876 (
// Equation(s):
// \SRAM_dut|SRAM~876_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~853_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~853_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~876_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~876 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \SRAM_dut|SRAM~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~272 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~877 (
// Equation(s):
// \SRAM_dut|SRAM~877_combout  = (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~861_combout  & (\addr_sram[4]~5_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\SRAM_dut|SRAM~861_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~877_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~877 .lut_mask = 16'h0040;
defparam \SRAM_dut|SRAM~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \SRAM_dut|SRAM~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~336 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~522 (
// Equation(s):
// \SRAM_dut|SRAM~522_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~272_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~336_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\SRAM_dut|SRAM~272_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~336_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~522_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~522 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~523 (
// Equation(s):
// \SRAM_dut|SRAM~523_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~522_combout  & (\SRAM_dut|SRAM~304_q )) # (!\SRAM_dut|SRAM~522_combout  & ((\SRAM_dut|SRAM~368_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~522_combout ))))

	.dataa(\SRAM_dut|SRAM~304_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~368_q ),
	.datad(\SRAM_dut|SRAM~522_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~523_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~523 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~280feeder (
// Equation(s):
// \SRAM_dut|SRAM~280feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~280feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~887 (
// Equation(s):
// \SRAM_dut|SRAM~887_combout  = (\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~857_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~857_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~887_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~887 .lut_mask = 16'h0200;
defparam \SRAM_dut|SRAM~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \SRAM_dut|SRAM~280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~280 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~890 (
// Equation(s):
// \SRAM_dut|SRAM~890_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~873_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~873_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~890_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~890 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \SRAM_dut|SRAM~312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~312 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~376feeder (
// Equation(s):
// \SRAM_dut|SRAM~376feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~376feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~376feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~376feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~888 (
// Equation(s):
// \SRAM_dut|SRAM~888_combout  = (\SRAM_dut|SRAM~849_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|SRAM~849_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~888_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~888 .lut_mask = 16'h0020;
defparam \SRAM_dut|SRAM~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \SRAM_dut|SRAM~376 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~376 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~889 (
// Equation(s):
// \SRAM_dut|SRAM~889_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~865_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~865_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~889_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~889 .lut_mask = 16'h0020;
defparam \SRAM_dut|SRAM~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \SRAM_dut|SRAM~344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~344 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~529 (
// Equation(s):
// \SRAM_dut|SRAM~529_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~376_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~344_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~376_q ),
	.datac(\SRAM_dut|SRAM~344_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~529_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~529 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~530 (
// Equation(s):
// \SRAM_dut|SRAM~530_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~529_combout  & ((\SRAM_dut|SRAM~312_q ))) # (!\SRAM_dut|SRAM~529_combout  & (\SRAM_dut|SRAM~280_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~529_combout ))))

	.dataa(\SRAM_dut|SRAM~280_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~312_q ),
	.datad(\SRAM_dut|SRAM~529_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~530_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~530 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~352feeder (
// Equation(s):
// \SRAM_dut|SRAM~352feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~352feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~883 (
// Equation(s):
// \SRAM_dut|SRAM~883_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~847_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~847_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~883_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~883 .lut_mask = 16'h0040;
defparam \SRAM_dut|SRAM~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \SRAM_dut|SRAM~352 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~352 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~886 (
// Equation(s):
// \SRAM_dut|SRAM~886_combout  = (!\addr_sram[5]~4_combout  & (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~871_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~871_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~886_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~886 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \SRAM_dut|SRAM~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~288 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~256feeder (
// Equation(s):
// \SRAM_dut|SRAM~256feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~256feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~884 (
// Equation(s):
// \SRAM_dut|SRAM~884_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~855_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~855_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~884_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~884 .lut_mask = 16'h0020;
defparam \SRAM_dut|SRAM~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \SRAM_dut|SRAM~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~256 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~885 (
// Equation(s):
// \SRAM_dut|SRAM~885_combout  = (\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & \SRAM_dut|SRAM~863_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\SRAM_dut|SRAM~863_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~885_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~885 .lut_mask = 16'h0200;
defparam \SRAM_dut|SRAM~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \SRAM_dut|SRAM~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~320 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~526 (
// Equation(s):
// \SRAM_dut|SRAM~526_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~256_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~320_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~256_q ),
	.datac(\SRAM_dut|SRAM~320_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~526_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~526 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~527 (
// Equation(s):
// \SRAM_dut|SRAM~527_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~526_combout  & ((\SRAM_dut|SRAM~288_q ))) # (!\SRAM_dut|SRAM~526_combout  & (\SRAM_dut|SRAM~352_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~526_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~352_q ),
	.datac(\SRAM_dut|SRAM~288_q ),
	.datad(\SRAM_dut|SRAM~526_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~527_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~527 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~264feeder (
// Equation(s):
// \SRAM_dut|SRAM~264feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~264feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~879 (
// Equation(s):
// \SRAM_dut|SRAM~879_combout  = (\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~851_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~851_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~879_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~879 .lut_mask = 16'h0200;
defparam \SRAM_dut|SRAM~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \SRAM_dut|SRAM~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~264 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~882 (
// Equation(s):
// \SRAM_dut|SRAM~882_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~869_combout  & !\addr_sram[5]~4_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~869_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~882_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~882 .lut_mask = 16'h0040;
defparam \SRAM_dut|SRAM~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \SRAM_dut|SRAM~296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~296 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~881 (
// Equation(s):
// \SRAM_dut|SRAM~881_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[5]~4_combout  & (\SRAM_dut|SRAM~859_combout  & \addr_sram[4]~5_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~859_combout ),
	.datad(\addr_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~881_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~881 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \SRAM_dut|SRAM~328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~328 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~360feeder (
// Equation(s):
// \SRAM_dut|SRAM~360feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~360feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~880 (
// Equation(s):
// \SRAM_dut|SRAM~880_combout  = (\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~845_combout  & (!\addr_sram[5]~4_combout  & !\SRAM_dut|comb~0_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~845_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|comb~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~880_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~880 .lut_mask = 16'h0008;
defparam \SRAM_dut|SRAM~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \SRAM_dut|SRAM~360 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~360 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~524 (
// Equation(s):
// \SRAM_dut|SRAM~524_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~360_q ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~328_q ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~328_q ),
	.datad(\SRAM_dut|SRAM~360_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~524_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~524 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~525 (
// Equation(s):
// \SRAM_dut|SRAM~525_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~524_combout  & ((\SRAM_dut|SRAM~296_q ))) # (!\SRAM_dut|SRAM~524_combout  & (\SRAM_dut|SRAM~264_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~524_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~264_q ),
	.datac(\SRAM_dut|SRAM~296_q ),
	.datad(\SRAM_dut|SRAM~524_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~525_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~525 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~528 (
// Equation(s):
// \SRAM_dut|SRAM~528_combout  = (\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout ) # ((\SRAM_dut|SRAM~525_combout )))) # (!\addr_sram[0]~1_combout  & (!\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~527_combout )))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~527_combout ),
	.datad(\SRAM_dut|SRAM~525_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~528_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~528 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~531 (
// Equation(s):
// \SRAM_dut|SRAM~531_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~528_combout  & ((\SRAM_dut|SRAM~530_combout ))) # (!\SRAM_dut|SRAM~528_combout  & (\SRAM_dut|SRAM~523_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~528_combout ))))

	.dataa(\SRAM_dut|SRAM~523_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~530_combout ),
	.datad(\SRAM_dut|SRAM~528_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~531_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~531 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~542 (
// Equation(s):
// \SRAM_dut|SRAM~542_combout  = (\addr_sram[4]~5_combout  & ((\addr_sram[5]~4_combout ) # ((\SRAM_dut|SRAM~531_combout )))) # (!\addr_sram[4]~5_combout  & (!\addr_sram[5]~4_combout  & (\SRAM_dut|SRAM~541_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~541_combout ),
	.datad(\SRAM_dut|SRAM~531_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~542_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~542 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~232feeder (
// Equation(s):
// \SRAM_dut|SRAM~232feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~232feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~846 (
// Equation(s):
// \SRAM_dut|SRAM~846_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~845_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~845_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~846_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~846 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \SRAM_dut|SRAM~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~232 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~848 (
// Equation(s):
// \SRAM_dut|SRAM~848_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~847_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~847_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~848_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~848 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \SRAM_dut|SRAM~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~224 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~512 (
// Equation(s):
// \SRAM_dut|SRAM~512_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~232_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~224_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~232_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~224_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~512_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~512 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~248feeder (
// Equation(s):
// \SRAM_dut|SRAM~248feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~248feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~850 (
// Equation(s):
// \SRAM_dut|SRAM~850_combout  = (!\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~849_combout  & (!\SRAM_dut|comb~0_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~849_combout ),
	.datac(\SRAM_dut|comb~0_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~850_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~850 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \SRAM_dut|SRAM~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~248 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~844 (
// Equation(s):
// \SRAM_dut|SRAM~844_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~843_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~843_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~844_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~844 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \SRAM_dut|SRAM~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~240 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~513 (
// Equation(s):
// \SRAM_dut|SRAM~513_combout  = (\SRAM_dut|SRAM~512_combout  & ((\SRAM_dut|SRAM~248_q ) # ((!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~512_combout  & (((\SRAM_dut|SRAM~240_q  & \addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~512_combout ),
	.datab(\SRAM_dut|SRAM~248_q ),
	.datac(\SRAM_dut|SRAM~240_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~513_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~513 .lut_mask = 16'hD8AA;
defparam \SRAM_dut|SRAM~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~136feeder (
// Equation(s):
// \SRAM_dut|SRAM~136feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~136feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~852 (
// Equation(s):
// \SRAM_dut|SRAM~852_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~851_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~851_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~852_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~852 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \SRAM_dut|SRAM~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~136 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~144feeder (
// Equation(s):
// \SRAM_dut|SRAM~144feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~144feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~854 (
// Equation(s):
// \SRAM_dut|SRAM~854_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~853_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~853_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~854_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~854 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \SRAM_dut|SRAM~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~144 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~856 (
// Equation(s):
// \SRAM_dut|SRAM~856_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~855_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~855_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~856_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~856 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N9
dffeas \SRAM_dut|SRAM~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~128 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~514 (
// Equation(s):
// \SRAM_dut|SRAM~514_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~144_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~128_q )))))

	.dataa(\SRAM_dut|SRAM~144_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~128_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~514_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~514 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~858 (
// Equation(s):
// \SRAM_dut|SRAM~858_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & (!\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~857_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~857_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~858_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~858 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \SRAM_dut|SRAM~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~152 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~515 (
// Equation(s):
// \SRAM_dut|SRAM~515_combout  = (\SRAM_dut|SRAM~514_combout  & (((\SRAM_dut|SRAM~152_q ) # (!\addr_sram[0]~1_combout )))) # (!\SRAM_dut|SRAM~514_combout  & (\SRAM_dut|SRAM~136_q  & ((\addr_sram[0]~1_combout ))))

	.dataa(\SRAM_dut|SRAM~136_q ),
	.datab(\SRAM_dut|SRAM~514_combout ),
	.datac(\SRAM_dut|SRAM~152_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~515_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~515 .lut_mask = 16'hE2CC;
defparam \SRAM_dut|SRAM~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~200feeder (
// Equation(s):
// \SRAM_dut|SRAM~200feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~200feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~860 (
// Equation(s):
// \SRAM_dut|SRAM~860_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~859_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~859_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~860_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~860 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \SRAM_dut|SRAM~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~200 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~216feeder (
// Equation(s):
// \SRAM_dut|SRAM~216feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~216feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~866 (
// Equation(s):
// \SRAM_dut|SRAM~866_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~865_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~865_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~866_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~866 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \SRAM_dut|SRAM~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~216 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~208feeder (
// Equation(s):
// \SRAM_dut|SRAM~208feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~208feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~862 (
// Equation(s):
// \SRAM_dut|SRAM~862_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\SRAM_dut|SRAM~861_combout  & \addr_sram[5]~4_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\SRAM_dut|SRAM~861_combout ),
	.datad(\addr_sram[5]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~862_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~862 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \SRAM_dut|SRAM~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~208 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~864 (
// Equation(s):
// \SRAM_dut|SRAM~864_combout  = (!\addr_sram[4]~5_combout  & (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~863_combout )))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~863_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~864_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~864 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \SRAM_dut|SRAM~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~192 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~516 (
// Equation(s):
// \SRAM_dut|SRAM~516_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~208_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~192_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~208_q ),
	.datac(\SRAM_dut|SRAM~192_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~516_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~516 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~517 (
// Equation(s):
// \SRAM_dut|SRAM~517_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~516_combout  & ((\SRAM_dut|SRAM~216_q ))) # (!\SRAM_dut|SRAM~516_combout  & (\SRAM_dut|SRAM~200_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~516_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~200_q ),
	.datac(\SRAM_dut|SRAM~216_q ),
	.datad(\SRAM_dut|SRAM~516_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~517_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~517 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~518 (
// Equation(s):
// \SRAM_dut|SRAM~518_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~515_combout ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((!\addr_sram[2]~2_combout  & \SRAM_dut|SRAM~517_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~515_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\SRAM_dut|SRAM~517_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~518_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~518 .lut_mask = 16'hADA8;
defparam \SRAM_dut|SRAM~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~184feeder (
// Equation(s):
// \SRAM_dut|SRAM~184feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~184feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~874 (
// Equation(s):
// \SRAM_dut|SRAM~874_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & (!\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~873_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~873_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~874_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~874 .lut_mask = 16'h0400;
defparam \SRAM_dut|SRAM~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N15
dffeas \SRAM_dut|SRAM~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~184 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~868 (
// Equation(s):
// \SRAM_dut|SRAM~868_combout  = (!\SRAM_dut|comb~0_combout  & (\addr_sram[5]~4_combout  & (\SRAM_dut|SRAM~867_combout  & !\addr_sram[4]~5_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~867_combout ),
	.datad(\addr_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~868_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~868 .lut_mask = 16'h0040;
defparam \SRAM_dut|SRAM~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \SRAM_dut|SRAM~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~176 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~168feeder (
// Equation(s):
// \SRAM_dut|SRAM~168feeder_combout  = \wr_data_sram[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~168feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~870 (
// Equation(s):
// \SRAM_dut|SRAM~870_combout  = (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & (\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~869_combout )))

	.dataa(\SRAM_dut|comb~0_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~869_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~870_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~870 .lut_mask = 16'h1000;
defparam \SRAM_dut|SRAM~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N25
dffeas \SRAM_dut|SRAM~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~168 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~872 (
// Equation(s):
// \SRAM_dut|SRAM~872_combout  = (\addr_sram[5]~4_combout  & (!\SRAM_dut|comb~0_combout  & (!\addr_sram[4]~5_combout  & \SRAM_dut|SRAM~871_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\SRAM_dut|comb~0_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~871_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~872_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~872 .lut_mask = 16'h0200;
defparam \SRAM_dut|SRAM~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \SRAM_dut|SRAM~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~160 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~519 (
// Equation(s):
// \SRAM_dut|SRAM~519_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~168_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~160_q )))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~168_q ),
	.datac(\SRAM_dut|SRAM~160_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~519_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~519 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~520 (
// Equation(s):
// \SRAM_dut|SRAM~520_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~519_combout  & (\SRAM_dut|SRAM~184_q )) # (!\SRAM_dut|SRAM~519_combout  & ((\SRAM_dut|SRAM~176_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~519_combout ))))

	.dataa(\SRAM_dut|SRAM~184_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~176_q ),
	.datad(\SRAM_dut|SRAM~519_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~520_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~520 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~521 (
// Equation(s):
// \SRAM_dut|SRAM~521_combout  = (\SRAM_dut|SRAM~518_combout  & (((\SRAM_dut|SRAM~520_combout ) # (!\addr_sram[2]~2_combout )))) # (!\SRAM_dut|SRAM~518_combout  & (\SRAM_dut|SRAM~513_combout  & (\addr_sram[2]~2_combout )))

	.dataa(\SRAM_dut|SRAM~513_combout ),
	.datab(\SRAM_dut|SRAM~518_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\SRAM_dut|SRAM~520_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~521_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~521 .lut_mask = 16'hEC2C;
defparam \SRAM_dut|SRAM~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~553 (
// Equation(s):
// \SRAM_dut|SRAM~553_combout  = (\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~542_combout  & (\SRAM_dut|SRAM~552_combout )) # (!\SRAM_dut|SRAM~542_combout  & ((\SRAM_dut|SRAM~521_combout ))))) # (!\addr_sram[5]~4_combout  & (((\SRAM_dut|SRAM~542_combout ))))

	.dataa(\SRAM_dut|SRAM~552_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~542_combout ),
	.datad(\SRAM_dut|SRAM~521_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~553_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~553 .lut_mask = 16'hBCB0;
defparam \SRAM_dut|SRAM~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cycloneive_lcell_comb \SRAM_dut|rd_data~0 (
// Equation(s):
// \SRAM_dut|rd_data~0_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~553_combout ))

	.dataa(gnd),
	.datab(\sram_ena~q ),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|SRAM~553_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~0 .lut_mask = 16'hC000;
defparam \SRAM_dut|rd_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N21
dffeas \SRAM_dut|rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[0] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneive_lcell_comb \rd_data~0 (
// Equation(s):
// \rd_data~0_combout  = (\rst_n~input_o  & (\rw_ena~input_o  & \SRAM_dut|rd_data [0]))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\rw_ena~input_o ),
	.datad(\SRAM_dut|rd_data [0]),
	.cin(gnd),
	.combout(\rd_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~0 .lut_mask = 16'hA000;
defparam \rd_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \wr_data[1]~input (
	.i(wr_data[1]),
	.ibar(gnd),
	.o(\wr_data[1]~input_o ));
// synopsys translate_off
defparam \wr_data[1]~input .bus_hold = "false";
defparam \wr_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneive_lcell_comb \sram_wr_data[1]~feeder (
// Equation(s):
// \sram_wr_data[1]~feeder_combout  = \wr_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[1]~input_o ),
	.cin(gnd),
	.combout(\sram_wr_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data[1]~feeder .lut_mask = 16'hFF00;
defparam \sram_wr_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \sram_wr_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[1] .is_wysiwyg = "true";
defparam \sram_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb \sram_wr_data_last~1 (
// Equation(s):
// \sram_wr_data_last~1_combout  = (sram_wr_data[1] & \last_start~q )

	.dataa(sram_wr_data[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\sram_wr_data_last~1_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~1 .lut_mask = 16'hAA00;
defparam \sram_wr_data_last~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \sram_wr_data_last[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[1] .is_wysiwyg = "true";
defparam \sram_wr_data_last[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb \wr_data_sram[1]~2 (
// Equation(s):
// \wr_data_sram[1]~2_combout  = (sram_wr_data_last[1] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(\sram_ena~q ),
	.datac(gnd),
	.datad(sram_wr_data_last[1]),
	.cin(gnd),
	.combout(\wr_data_sram[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[1]~2 .lut_mask = 16'hBB00;
defparam \wr_data_sram[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~273feeder (
// Equation(s):
// \SRAM_dut|SRAM~273feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~273feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \SRAM_dut|SRAM~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~273 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \SRAM_dut|SRAM~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~337 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~554 (
// Equation(s):
// \SRAM_dut|SRAM~554_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~273_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~337_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~273_q ),
	.datac(\SRAM_dut|SRAM~337_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~554_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~554 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \SRAM_dut|SRAM~369 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~369 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~305feeder (
// Equation(s):
// \SRAM_dut|SRAM~305feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~305feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \SRAM_dut|SRAM~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~305 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~555 (
// Equation(s):
// \SRAM_dut|SRAM~555_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~554_combout  & ((\SRAM_dut|SRAM~305_q ))) # (!\SRAM_dut|SRAM~554_combout  & (\SRAM_dut|SRAM~369_q )))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~554_combout ))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~554_combout ),
	.datac(\SRAM_dut|SRAM~369_q ),
	.datad(\SRAM_dut|SRAM~305_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~555_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~555 .lut_mask = 16'hEC64;
defparam \SRAM_dut|SRAM~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~353feeder (
// Equation(s):
// \SRAM_dut|SRAM~353feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~353feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \SRAM_dut|SRAM~353 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~353 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \SRAM_dut|SRAM~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~289 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \SRAM_dut|SRAM~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~321 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~257feeder (
// Equation(s):
// \SRAM_dut|SRAM~257feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~257feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \SRAM_dut|SRAM~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~257 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~558 (
// Equation(s):
// \SRAM_dut|SRAM~558_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~257_q ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~321_q ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~321_q ),
	.datad(\SRAM_dut|SRAM~257_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~558_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~558 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~559 (
// Equation(s):
// \SRAM_dut|SRAM~559_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~558_combout  & ((\SRAM_dut|SRAM~289_q ))) # (!\SRAM_dut|SRAM~558_combout  & (\SRAM_dut|SRAM~353_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~558_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~353_q ),
	.datac(\SRAM_dut|SRAM~289_q ),
	.datad(\SRAM_dut|SRAM~558_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~559_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~559 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \SRAM_dut|SRAM~329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~329 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~361feeder (
// Equation(s):
// \SRAM_dut|SRAM~361feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~361feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~361feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~361feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \SRAM_dut|SRAM~361 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~361 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~556 (
// Equation(s):
// \SRAM_dut|SRAM~556_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~361_q ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~329_q ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~329_q ),
	.datad(\SRAM_dut|SRAM~361_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~556_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~556 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \SRAM_dut|SRAM~297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~297 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~265feeder (
// Equation(s):
// \SRAM_dut|SRAM~265feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~265feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \SRAM_dut|SRAM~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~265 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~557 (
// Equation(s):
// \SRAM_dut|SRAM~557_combout  = (\SRAM_dut|SRAM~556_combout  & (((\SRAM_dut|SRAM~297_q )) # (!\addr_sram[3]~3_combout ))) # (!\SRAM_dut|SRAM~556_combout  & (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~265_q ))))

	.dataa(\SRAM_dut|SRAM~556_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~297_q ),
	.datad(\SRAM_dut|SRAM~265_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~557_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~557 .lut_mask = 16'hE6A2;
defparam \SRAM_dut|SRAM~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~560 (
// Equation(s):
// \SRAM_dut|SRAM~560_combout  = (\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout ) # ((\SRAM_dut|SRAM~557_combout )))) # (!\addr_sram[0]~1_combout  & (!\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~559_combout )))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~559_combout ),
	.datad(\SRAM_dut|SRAM~557_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~560_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~560 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~313feeder (
// Equation(s):
// \SRAM_dut|SRAM~313feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~313feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \SRAM_dut|SRAM~313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~313 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N1
dffeas \SRAM_dut|SRAM~281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~281 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~377feeder (
// Equation(s):
// \SRAM_dut|SRAM~377feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~377feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N15
dffeas \SRAM_dut|SRAM~377 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~377 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \SRAM_dut|SRAM~345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~345 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~561 (
// Equation(s):
// \SRAM_dut|SRAM~561_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~377_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~345_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~377_q ),
	.datac(\SRAM_dut|SRAM~345_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~561_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~561 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~562 (
// Equation(s):
// \SRAM_dut|SRAM~562_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~561_combout  & (\SRAM_dut|SRAM~313_q )) # (!\SRAM_dut|SRAM~561_combout  & ((\SRAM_dut|SRAM~281_q ))))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~561_combout ))))

	.dataa(\SRAM_dut|SRAM~313_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~281_q ),
	.datad(\SRAM_dut|SRAM~561_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~562_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~562 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~563 (
// Equation(s):
// \SRAM_dut|SRAM~563_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~560_combout  & ((\SRAM_dut|SRAM~562_combout ))) # (!\SRAM_dut|SRAM~560_combout  & (\SRAM_dut|SRAM~555_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~560_combout ))))

	.dataa(\SRAM_dut|SRAM~555_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~560_combout ),
	.datad(\SRAM_dut|SRAM~562_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~563_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~563 .lut_mask = 16'hF838;
defparam \SRAM_dut|SRAM~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~121feeder (
// Equation(s):
// \SRAM_dut|SRAM~121feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~121feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \SRAM_dut|SRAM~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~121 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \SRAM_dut|SRAM~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~57 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~25feeder (
// Equation(s):
// \SRAM_dut|SRAM~25feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~25feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \SRAM_dut|SRAM~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~25 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N15
dffeas \SRAM_dut|SRAM~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~89 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~592 (
// Equation(s):
// \SRAM_dut|SRAM~592_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~25_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~89_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~25_q ),
	.datac(\SRAM_dut|SRAM~89_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~592_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~592 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~593 (
// Equation(s):
// \SRAM_dut|SRAM~593_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~592_combout  & ((\SRAM_dut|SRAM~57_q ))) # (!\SRAM_dut|SRAM~592_combout  & (\SRAM_dut|SRAM~121_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~592_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~121_q ),
	.datac(\SRAM_dut|SRAM~57_q ),
	.datad(\SRAM_dut|SRAM~592_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~593_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~593 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~17feeder (
// Equation(s):
// \SRAM_dut|SRAM~17feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~17feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \SRAM_dut|SRAM~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~17 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \SRAM_dut|SRAM~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~49 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~113feeder (
// Equation(s):
// \SRAM_dut|SRAM~113feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~113feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \SRAM_dut|SRAM~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~113 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \SRAM_dut|SRAM~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~81 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~587 (
// Equation(s):
// \SRAM_dut|SRAM~587_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~113_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~81_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~113_q ),
	.datac(\SRAM_dut|SRAM~81_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~587_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~587 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~588 (
// Equation(s):
// \SRAM_dut|SRAM~588_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~587_combout  & ((\SRAM_dut|SRAM~49_q ))) # (!\SRAM_dut|SRAM~587_combout  & (\SRAM_dut|SRAM~17_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~587_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~17_q ),
	.datac(\SRAM_dut|SRAM~49_q ),
	.datad(\SRAM_dut|SRAM~587_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~588_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~588 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~1feeder (
// Equation(s):
// \SRAM_dut|SRAM~1feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~1feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \SRAM_dut|SRAM~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~1 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \SRAM_dut|SRAM~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~33 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~97feeder (
// Equation(s):
// \SRAM_dut|SRAM~97feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~97feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \SRAM_dut|SRAM~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~97 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \SRAM_dut|SRAM~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~65 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~589 (
// Equation(s):
// \SRAM_dut|SRAM~589_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~97_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~65_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~97_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~65_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~589_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~589 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~590 (
// Equation(s):
// \SRAM_dut|SRAM~590_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~589_combout  & ((\SRAM_dut|SRAM~33_q ))) # (!\SRAM_dut|SRAM~589_combout  & (\SRAM_dut|SRAM~1_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~589_combout ))))

	.dataa(\SRAM_dut|SRAM~1_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~33_q ),
	.datad(\SRAM_dut|SRAM~589_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~590_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~590 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~591 (
// Equation(s):
// \SRAM_dut|SRAM~591_combout  = (\addr_sram[0]~1_combout  & (\addr_sram[1]~0_combout )) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~588_combout )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~590_combout )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~588_combout ),
	.datad(\SRAM_dut|SRAM~590_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~591_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~591 .lut_mask = 16'hD9C8;
defparam \SRAM_dut|SRAM~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~41feeder (
// Equation(s):
// \SRAM_dut|SRAM~41feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~41feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \SRAM_dut|SRAM~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~41 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \SRAM_dut|SRAM~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~105 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~9feeder (
// Equation(s):
// \SRAM_dut|SRAM~9feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~9feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \SRAM_dut|SRAM~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~9 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \SRAM_dut|SRAM~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~73 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~585 (
// Equation(s):
// \SRAM_dut|SRAM~585_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~9_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~73_q )))))

	.dataa(\SRAM_dut|SRAM~9_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~73_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~585_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~585 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~586 (
// Equation(s):
// \SRAM_dut|SRAM~586_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~585_combout  & (\SRAM_dut|SRAM~41_q )) # (!\SRAM_dut|SRAM~585_combout  & ((\SRAM_dut|SRAM~105_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~585_combout ))))

	.dataa(\SRAM_dut|SRAM~41_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~105_q ),
	.datad(\SRAM_dut|SRAM~585_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~586_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~586 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~594 (
// Equation(s):
// \SRAM_dut|SRAM~594_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~591_combout  & (\SRAM_dut|SRAM~593_combout )) # (!\SRAM_dut|SRAM~591_combout  & ((\SRAM_dut|SRAM~586_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~591_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~593_combout ),
	.datac(\SRAM_dut|SRAM~591_combout ),
	.datad(\SRAM_dut|SRAM~586_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~594_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~594 .lut_mask = 16'hDAD0;
defparam \SRAM_dut|SRAM~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~409feeder (
// Equation(s):
// \SRAM_dut|SRAM~409feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~409feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \SRAM_dut|SRAM~409 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~409 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \SRAM_dut|SRAM~401 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~401 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~393feeder (
// Equation(s):
// \SRAM_dut|SRAM~393feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~393feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \SRAM_dut|SRAM~393 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~393 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \SRAM_dut|SRAM~385 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~385 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~574 (
// Equation(s):
// \SRAM_dut|SRAM~574_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~393_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~385_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~393_q ),
	.datac(\SRAM_dut|SRAM~385_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~574_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~574 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~575 (
// Equation(s):
// \SRAM_dut|SRAM~575_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~574_combout  & (\SRAM_dut|SRAM~409_q )) # (!\SRAM_dut|SRAM~574_combout  & ((\SRAM_dut|SRAM~401_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~574_combout ))))

	.dataa(\SRAM_dut|SRAM~409_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~401_q ),
	.datad(\SRAM_dut|SRAM~574_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~575_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~575 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~425feeder (
// Equation(s):
// \SRAM_dut|SRAM~425feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~425feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \SRAM_dut|SRAM~425 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~425 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \SRAM_dut|SRAM~441 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~441 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~433feeder (
// Equation(s):
// \SRAM_dut|SRAM~433feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~433feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \SRAM_dut|SRAM~433 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~433 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \SRAM_dut|SRAM~417 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~417 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~581 (
// Equation(s):
// \SRAM_dut|SRAM~581_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~433_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~417_q )))))

	.dataa(\SRAM_dut|SRAM~433_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~417_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~581_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~581 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~582 (
// Equation(s):
// \SRAM_dut|SRAM~582_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~581_combout  & ((\SRAM_dut|SRAM~441_q ))) # (!\SRAM_dut|SRAM~581_combout  & (\SRAM_dut|SRAM~425_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~581_combout ))))

	.dataa(\SRAM_dut|SRAM~425_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~441_q ),
	.datad(\SRAM_dut|SRAM~581_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~582_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~582 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~457feeder (
// Equation(s):
// \SRAM_dut|SRAM~457feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~457feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \SRAM_dut|SRAM~457 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~457 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \SRAM_dut|SRAM~449 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~449 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~465feeder (
// Equation(s):
// \SRAM_dut|SRAM~465feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~465feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~465feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~465feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \SRAM_dut|SRAM~465 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~465feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~465 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \SRAM_dut|SRAM~473 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~473 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~578 (
// Equation(s):
// \SRAM_dut|SRAM~578_combout  = (\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~473_q ) # (!\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~465_q  & ((\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~465_q ),
	.datac(\SRAM_dut|SRAM~473_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~578_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~578 .lut_mask = 16'hE4AA;
defparam \SRAM_dut|SRAM~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~579 (
// Equation(s):
// \SRAM_dut|SRAM~579_combout  = (\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~578_combout )))) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~578_combout  & (\SRAM_dut|SRAM~457_q )) # (!\SRAM_dut|SRAM~578_combout  & ((\SRAM_dut|SRAM~449_q )))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~457_q ),
	.datac(\SRAM_dut|SRAM~449_q ),
	.datad(\SRAM_dut|SRAM~578_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~579_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~579 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~489feeder (
// Equation(s):
// \SRAM_dut|SRAM~489feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~489feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~489feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~489feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \SRAM_dut|SRAM~489 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~489 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \SRAM_dut|SRAM~505 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~505 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~497feeder (
// Equation(s):
// \SRAM_dut|SRAM~497feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~497feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~497feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~497feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \SRAM_dut|SRAM~497 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~497 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \SRAM_dut|SRAM~481 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~481 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~576 (
// Equation(s):
// \SRAM_dut|SRAM~576_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~497_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~481_q )))))

	.dataa(\SRAM_dut|SRAM~497_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~481_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~576_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~576 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~577 (
// Equation(s):
// \SRAM_dut|SRAM~577_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~576_combout  & ((\SRAM_dut|SRAM~505_q ))) # (!\SRAM_dut|SRAM~576_combout  & (\SRAM_dut|SRAM~489_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~576_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~489_q ),
	.datac(\SRAM_dut|SRAM~505_q ),
	.datad(\SRAM_dut|SRAM~576_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~577_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~577 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~580 (
// Equation(s):
// \SRAM_dut|SRAM~580_combout  = (\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout ) # ((\SRAM_dut|SRAM~577_combout )))) # (!\addr_sram[2]~2_combout  & (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~579_combout )))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~579_combout ),
	.datad(\SRAM_dut|SRAM~577_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~580_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~580 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~583 (
// Equation(s):
// \SRAM_dut|SRAM~583_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~580_combout  & ((\SRAM_dut|SRAM~582_combout ))) # (!\SRAM_dut|SRAM~580_combout  & (\SRAM_dut|SRAM~575_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~580_combout ))))

	.dataa(\SRAM_dut|SRAM~575_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~582_combout ),
	.datad(\SRAM_dut|SRAM~580_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~583_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~583 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~233feeder (
// Equation(s):
// \SRAM_dut|SRAM~233feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~233feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \SRAM_dut|SRAM~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~233 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \SRAM_dut|SRAM~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~225 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~564 (
// Equation(s):
// \SRAM_dut|SRAM~564_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~233_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~225_q )))))

	.dataa(\SRAM_dut|SRAM~233_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~225_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~564_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~564 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~249feeder (
// Equation(s):
// \SRAM_dut|SRAM~249feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~249feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \SRAM_dut|SRAM~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~249 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \SRAM_dut|SRAM~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~241 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~565 (
// Equation(s):
// \SRAM_dut|SRAM~565_combout  = (\SRAM_dut|SRAM~564_combout  & ((\SRAM_dut|SRAM~249_q ) # ((!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~564_combout  & (((\SRAM_dut|SRAM~241_q  & \addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~564_combout ),
	.datab(\SRAM_dut|SRAM~249_q ),
	.datac(\SRAM_dut|SRAM~241_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~565_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~565 .lut_mask = 16'hD8AA;
defparam \SRAM_dut|SRAM~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~177feeder (
// Equation(s):
// \SRAM_dut|SRAM~177feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~177feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \SRAM_dut|SRAM~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~177 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \SRAM_dut|SRAM~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~185 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~169feeder (
// Equation(s):
// \SRAM_dut|SRAM~169feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~169feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \SRAM_dut|SRAM~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~169 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \SRAM_dut|SRAM~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~161 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~571 (
// Equation(s):
// \SRAM_dut|SRAM~571_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~169_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~161_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~169_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~161_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~571_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~571 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~572 (
// Equation(s):
// \SRAM_dut|SRAM~572_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~571_combout  & ((\SRAM_dut|SRAM~185_q ))) # (!\SRAM_dut|SRAM~571_combout  & (\SRAM_dut|SRAM~177_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~571_combout ))))

	.dataa(\SRAM_dut|SRAM~177_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~185_q ),
	.datad(\SRAM_dut|SRAM~571_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~572_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~572 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~201feeder (
// Equation(s):
// \SRAM_dut|SRAM~201feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~201feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \SRAM_dut|SRAM~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~201 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \SRAM_dut|SRAM~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~217 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~209feeder (
// Equation(s):
// \SRAM_dut|SRAM~209feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~209feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \SRAM_dut|SRAM~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~209 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \SRAM_dut|SRAM~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~193 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~568 (
// Equation(s):
// \SRAM_dut|SRAM~568_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~209_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~193_q )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~209_q ),
	.datac(\SRAM_dut|SRAM~193_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~568_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~568 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~569 (
// Equation(s):
// \SRAM_dut|SRAM~569_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~568_combout  & ((\SRAM_dut|SRAM~217_q ))) # (!\SRAM_dut|SRAM~568_combout  & (\SRAM_dut|SRAM~201_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~568_combout ))))

	.dataa(\SRAM_dut|SRAM~201_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~217_q ),
	.datad(\SRAM_dut|SRAM~568_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~569_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~569 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~137feeder (
// Equation(s):
// \SRAM_dut|SRAM~137feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~137feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \SRAM_dut|SRAM~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~137 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N19
dffeas \SRAM_dut|SRAM~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~153 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~145feeder (
// Equation(s):
// \SRAM_dut|SRAM~145feeder_combout  = \wr_data_sram[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[1]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~145feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~145feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~145feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \SRAM_dut|SRAM~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~145feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~145 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \SRAM_dut|SRAM~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~129 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~566 (
// Equation(s):
// \SRAM_dut|SRAM~566_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~145_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~129_q )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~145_q ),
	.datac(\SRAM_dut|SRAM~129_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~566_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~566 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~567 (
// Equation(s):
// \SRAM_dut|SRAM~567_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~566_combout  & ((\SRAM_dut|SRAM~153_q ))) # (!\SRAM_dut|SRAM~566_combout  & (\SRAM_dut|SRAM~137_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~566_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~137_q ),
	.datac(\SRAM_dut|SRAM~153_q ),
	.datad(\SRAM_dut|SRAM~566_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~567_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~567 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~570 (
// Equation(s):
// \SRAM_dut|SRAM~570_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~567_combout ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~569_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~569_combout ),
	.datad(\SRAM_dut|SRAM~567_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~570_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~570 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~573 (
// Equation(s):
// \SRAM_dut|SRAM~573_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~570_combout  & ((\SRAM_dut|SRAM~572_combout ))) # (!\SRAM_dut|SRAM~570_combout  & (\SRAM_dut|SRAM~565_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~570_combout ))))

	.dataa(\SRAM_dut|SRAM~565_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~572_combout ),
	.datad(\SRAM_dut|SRAM~570_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~573_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~573 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~584 (
// Equation(s):
// \SRAM_dut|SRAM~584_combout  = (\addr_sram[4]~5_combout  & (\addr_sram[5]~4_combout )) # (!\addr_sram[4]~5_combout  & ((\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~573_combout ))) # (!\addr_sram[5]~4_combout  & (\SRAM_dut|SRAM~583_combout ))))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~583_combout ),
	.datad(\SRAM_dut|SRAM~573_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~584_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~584 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~595 (
// Equation(s):
// \SRAM_dut|SRAM~595_combout  = (\addr_sram[4]~5_combout  & ((\SRAM_dut|SRAM~584_combout  & ((\SRAM_dut|SRAM~594_combout ))) # (!\SRAM_dut|SRAM~584_combout  & (\SRAM_dut|SRAM~563_combout )))) # (!\addr_sram[4]~5_combout  & (((\SRAM_dut|SRAM~584_combout ))))

	.dataa(\SRAM_dut|SRAM~563_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~594_combout ),
	.datad(\SRAM_dut|SRAM~584_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~595_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~595 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \SRAM_dut|rd_data~1 (
// Equation(s):
// \SRAM_dut|rd_data~1_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~595_combout ))

	.dataa(gnd),
	.datab(\sram_ena~q ),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|SRAM~595_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~1 .lut_mask = 16'hC000;
defparam \SRAM_dut|rd_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \SRAM_dut|rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[1] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneive_lcell_comb \rd_data~1 (
// Equation(s):
// \rd_data~1_combout  = (\rst_n~input_o  & (\rw_ena~input_o  & \SRAM_dut|rd_data [1]))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\rw_ena~input_o ),
	.datad(\SRAM_dut|rd_data [1]),
	.cin(gnd),
	.combout(\rd_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~1 .lut_mask = 16'hA000;
defparam \rd_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \wr_data[2]~input (
	.i(wr_data[2]),
	.ibar(gnd),
	.o(\wr_data[2]~input_o ));
// synopsys translate_off
defparam \wr_data[2]~input .bus_hold = "false";
defparam \wr_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \sram_wr_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data[2]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[2] .is_wysiwyg = "true";
defparam \sram_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \sram_wr_data_last~2 (
// Equation(s):
// \sram_wr_data_last~2_combout  = (sram_wr_data[2] & \last_start~q )

	.dataa(sram_wr_data[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\sram_wr_data_last~2_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~2 .lut_mask = 16'hAA00;
defparam \sram_wr_data_last~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \sram_wr_data_last[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[2] .is_wysiwyg = "true";
defparam \sram_wr_data_last[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \wr_data_sram[2]~3 (
// Equation(s):
// \wr_data_sram[2]~3_combout  = (sram_wr_data_last[2] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(\sram_ena~q ),
	.datac(gnd),
	.datad(sram_wr_data_last[2]),
	.cin(gnd),
	.combout(\wr_data_sram[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[2]~3 .lut_mask = 16'hBB00;
defparam \wr_data_sram[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~122feeder (
// Equation(s):
// \SRAM_dut|SRAM~122feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~122feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \SRAM_dut|SRAM~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~122 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \SRAM_dut|SRAM~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~58 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~26feeder (
// Equation(s):
// \SRAM_dut|SRAM~26feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~26feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~26feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~26feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \SRAM_dut|SRAM~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~26 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \SRAM_dut|SRAM~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~90 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~634 (
// Equation(s):
// \SRAM_dut|SRAM~634_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~26_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~90_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~26_q ),
	.datac(\SRAM_dut|SRAM~90_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~634_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~634 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~635 (
// Equation(s):
// \SRAM_dut|SRAM~635_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~634_combout  & ((\SRAM_dut|SRAM~58_q ))) # (!\SRAM_dut|SRAM~634_combout  & (\SRAM_dut|SRAM~122_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~634_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~122_q ),
	.datac(\SRAM_dut|SRAM~58_q ),
	.datad(\SRAM_dut|SRAM~634_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~635_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~635 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~42feeder (
// Equation(s):
// \SRAM_dut|SRAM~42feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~42feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \SRAM_dut|SRAM~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~42 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \SRAM_dut|SRAM~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~106 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~10feeder (
// Equation(s):
// \SRAM_dut|SRAM~10feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~10feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \SRAM_dut|SRAM~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~10 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \SRAM_dut|SRAM~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~74 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~627 (
// Equation(s):
// \SRAM_dut|SRAM~627_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~10_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~74_q )))))

	.dataa(\SRAM_dut|SRAM~10_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~74_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~627_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~627 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~628 (
// Equation(s):
// \SRAM_dut|SRAM~628_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~627_combout  & (\SRAM_dut|SRAM~42_q )) # (!\SRAM_dut|SRAM~627_combout  & ((\SRAM_dut|SRAM~106_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~627_combout ))))

	.dataa(\SRAM_dut|SRAM~42_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~106_q ),
	.datad(\SRAM_dut|SRAM~627_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~628_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~628 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~2feeder (
// Equation(s):
// \SRAM_dut|SRAM~2feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~2feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \SRAM_dut|SRAM~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~2 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \SRAM_dut|SRAM~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~34 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~98feeder (
// Equation(s):
// \SRAM_dut|SRAM~98feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~98feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \SRAM_dut|SRAM~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~98 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \SRAM_dut|SRAM~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~66 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~631 (
// Equation(s):
// \SRAM_dut|SRAM~631_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~98_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~66_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~98_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~66_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~631_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~631 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~632 (
// Equation(s):
// \SRAM_dut|SRAM~632_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~631_combout  & ((\SRAM_dut|SRAM~34_q ))) # (!\SRAM_dut|SRAM~631_combout  & (\SRAM_dut|SRAM~2_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~631_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~2_q ),
	.datac(\SRAM_dut|SRAM~34_q ),
	.datad(\SRAM_dut|SRAM~631_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~632_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~632 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~18feeder (
// Equation(s):
// \SRAM_dut|SRAM~18feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~18feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~18feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~18feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \SRAM_dut|SRAM~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~18 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \SRAM_dut|SRAM~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~50 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~114feeder (
// Equation(s):
// \SRAM_dut|SRAM~114feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~114feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \SRAM_dut|SRAM~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~114 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \SRAM_dut|SRAM~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~82 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~629 (
// Equation(s):
// \SRAM_dut|SRAM~629_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~114_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~82_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~114_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~82_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~629_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~629 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~630 (
// Equation(s):
// \SRAM_dut|SRAM~630_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~629_combout  & ((\SRAM_dut|SRAM~50_q ))) # (!\SRAM_dut|SRAM~629_combout  & (\SRAM_dut|SRAM~18_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~629_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~18_q ),
	.datac(\SRAM_dut|SRAM~50_q ),
	.datad(\SRAM_dut|SRAM~629_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~630_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~630 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~633 (
// Equation(s):
// \SRAM_dut|SRAM~633_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~630_combout )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~632_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~632_combout ),
	.datad(\SRAM_dut|SRAM~630_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~633_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~633 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~636 (
// Equation(s):
// \SRAM_dut|SRAM~636_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~633_combout  & (\SRAM_dut|SRAM~635_combout )) # (!\SRAM_dut|SRAM~633_combout  & ((\SRAM_dut|SRAM~628_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~633_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~635_combout ),
	.datac(\SRAM_dut|SRAM~628_combout ),
	.datad(\SRAM_dut|SRAM~633_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~636_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~636 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~186feeder (
// Equation(s):
// \SRAM_dut|SRAM~186feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~186feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \SRAM_dut|SRAM~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~186 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \SRAM_dut|SRAM~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~178 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~170feeder (
// Equation(s):
// \SRAM_dut|SRAM~170feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~170feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y19_N7
dffeas \SRAM_dut|SRAM~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~170 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \SRAM_dut|SRAM~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~162 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~603 (
// Equation(s):
// \SRAM_dut|SRAM~603_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~170_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~162_q )))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~170_q ),
	.datac(\SRAM_dut|SRAM~162_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~603_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~603 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~604 (
// Equation(s):
// \SRAM_dut|SRAM~604_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~603_combout  & (\SRAM_dut|SRAM~186_q )) # (!\SRAM_dut|SRAM~603_combout  & ((\SRAM_dut|SRAM~178_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~603_combout ))))

	.dataa(\SRAM_dut|SRAM~186_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~178_q ),
	.datad(\SRAM_dut|SRAM~603_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~604_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~604 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~250feeder (
// Equation(s):
// \SRAM_dut|SRAM~250feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~250feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \SRAM_dut|SRAM~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~250 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \SRAM_dut|SRAM~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~242 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~234feeder (
// Equation(s):
// \SRAM_dut|SRAM~234feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~234feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \SRAM_dut|SRAM~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~234 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \SRAM_dut|SRAM~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~226 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~596 (
// Equation(s):
// \SRAM_dut|SRAM~596_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~234_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~226_q )))))

	.dataa(\SRAM_dut|SRAM~234_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~226_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~596_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~596 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~597 (
// Equation(s):
// \SRAM_dut|SRAM~597_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~596_combout  & (\SRAM_dut|SRAM~250_q )) # (!\SRAM_dut|SRAM~596_combout  & ((\SRAM_dut|SRAM~242_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~596_combout ))))

	.dataa(\SRAM_dut|SRAM~250_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~242_q ),
	.datad(\SRAM_dut|SRAM~596_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~597_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~597 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~210feeder (
// Equation(s):
// \SRAM_dut|SRAM~210feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~210feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \SRAM_dut|SRAM~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~210 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N23
dffeas \SRAM_dut|SRAM~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~194 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~600 (
// Equation(s):
// \SRAM_dut|SRAM~600_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~210_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~194_q )))))

	.dataa(\SRAM_dut|SRAM~210_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~194_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~600_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~600 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~202feeder (
// Equation(s):
// \SRAM_dut|SRAM~202feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~202feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \SRAM_dut|SRAM~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~202 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N5
dffeas \SRAM_dut|SRAM~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~218 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~601 (
// Equation(s):
// \SRAM_dut|SRAM~601_combout  = (\SRAM_dut|SRAM~600_combout  & (((\SRAM_dut|SRAM~218_q ) # (!\addr_sram[0]~1_combout )))) # (!\SRAM_dut|SRAM~600_combout  & (\SRAM_dut|SRAM~202_q  & ((\addr_sram[0]~1_combout ))))

	.dataa(\SRAM_dut|SRAM~600_combout ),
	.datab(\SRAM_dut|SRAM~202_q ),
	.datac(\SRAM_dut|SRAM~218_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~601_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~601 .lut_mask = 16'hE4AA;
defparam \SRAM_dut|SRAM~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~138feeder (
// Equation(s):
// \SRAM_dut|SRAM~138feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~138feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \SRAM_dut|SRAM~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~138 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N27
dffeas \SRAM_dut|SRAM~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~154 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~146feeder (
// Equation(s):
// \SRAM_dut|SRAM~146feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~146feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \SRAM_dut|SRAM~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~146 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N17
dffeas \SRAM_dut|SRAM~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~130 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~598 (
// Equation(s):
// \SRAM_dut|SRAM~598_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~146_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~130_q )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~146_q ),
	.datac(\SRAM_dut|SRAM~130_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~598_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~598 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~599 (
// Equation(s):
// \SRAM_dut|SRAM~599_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~598_combout  & ((\SRAM_dut|SRAM~154_q ))) # (!\SRAM_dut|SRAM~598_combout  & (\SRAM_dut|SRAM~138_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~598_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~138_q ),
	.datac(\SRAM_dut|SRAM~154_q ),
	.datad(\SRAM_dut|SRAM~598_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~599_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~599 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~602 (
// Equation(s):
// \SRAM_dut|SRAM~602_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~599_combout ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~601_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~601_combout ),
	.datad(\SRAM_dut|SRAM~599_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~602_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~602 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~605 (
// Equation(s):
// \SRAM_dut|SRAM~605_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~602_combout  & (\SRAM_dut|SRAM~604_combout )) # (!\SRAM_dut|SRAM~602_combout  & ((\SRAM_dut|SRAM~597_combout ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~602_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~604_combout ),
	.datac(\SRAM_dut|SRAM~597_combout ),
	.datad(\SRAM_dut|SRAM~602_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~605_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~605 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~274feeder (
// Equation(s):
// \SRAM_dut|SRAM~274feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~274feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \SRAM_dut|SRAM~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~274 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \SRAM_dut|SRAM~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~338 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~606 (
// Equation(s):
// \SRAM_dut|SRAM~606_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~274_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~338_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~274_q ),
	.datac(\SRAM_dut|SRAM~338_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~606_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~606 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \SRAM_dut|SRAM~370 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~370 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~306feeder (
// Equation(s):
// \SRAM_dut|SRAM~306feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~306feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \SRAM_dut|SRAM~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~306 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~607 (
// Equation(s):
// \SRAM_dut|SRAM~607_combout  = (\SRAM_dut|SRAM~606_combout  & (((\SRAM_dut|SRAM~306_q )) # (!\addr_sram[2]~2_combout ))) # (!\SRAM_dut|SRAM~606_combout  & (\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~370_q )))

	.dataa(\SRAM_dut|SRAM~606_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~370_q ),
	.datad(\SRAM_dut|SRAM~306_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~607_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~607 .lut_mask = 16'hEA62;
defparam \SRAM_dut|SRAM~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~282feeder (
// Equation(s):
// \SRAM_dut|SRAM~282feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~282feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \SRAM_dut|SRAM~282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~282 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \SRAM_dut|SRAM~314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~314 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~378feeder (
// Equation(s):
// \SRAM_dut|SRAM~378feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~378feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \SRAM_dut|SRAM~378 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~378 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \SRAM_dut|SRAM~346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~346 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~613 (
// Equation(s):
// \SRAM_dut|SRAM~613_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~378_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~346_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~378_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~346_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~613_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~613 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~614 (
// Equation(s):
// \SRAM_dut|SRAM~614_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~613_combout  & ((\SRAM_dut|SRAM~314_q ))) # (!\SRAM_dut|SRAM~613_combout  & (\SRAM_dut|SRAM~282_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~613_combout ))))

	.dataa(\SRAM_dut|SRAM~282_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~314_q ),
	.datad(\SRAM_dut|SRAM~613_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~614_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~614 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~266feeder (
// Equation(s):
// \SRAM_dut|SRAM~266feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~266feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \SRAM_dut|SRAM~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~266 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \SRAM_dut|SRAM~298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~298 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \SRAM_dut|SRAM~330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~330 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~362feeder (
// Equation(s):
// \SRAM_dut|SRAM~362feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~362feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \SRAM_dut|SRAM~362 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~362 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~608 (
// Equation(s):
// \SRAM_dut|SRAM~608_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~362_q ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~330_q ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~330_q ),
	.datad(\SRAM_dut|SRAM~362_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~608_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~608 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~609 (
// Equation(s):
// \SRAM_dut|SRAM~609_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~608_combout  & ((\SRAM_dut|SRAM~298_q ))) # (!\SRAM_dut|SRAM~608_combout  & (\SRAM_dut|SRAM~266_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~608_combout ))))

	.dataa(\SRAM_dut|SRAM~266_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~298_q ),
	.datad(\SRAM_dut|SRAM~608_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~609_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~609 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~354feeder (
// Equation(s):
// \SRAM_dut|SRAM~354feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~354feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~354feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~354feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \SRAM_dut|SRAM~354 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~354 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \SRAM_dut|SRAM~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~290 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~258feeder (
// Equation(s):
// \SRAM_dut|SRAM~258feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~258feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \SRAM_dut|SRAM~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~258 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \SRAM_dut|SRAM~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~322 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~610 (
// Equation(s):
// \SRAM_dut|SRAM~610_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~258_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~322_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~258_q ),
	.datac(\SRAM_dut|SRAM~322_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~610_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~610 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~611 (
// Equation(s):
// \SRAM_dut|SRAM~611_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~610_combout  & ((\SRAM_dut|SRAM~290_q ))) # (!\SRAM_dut|SRAM~610_combout  & (\SRAM_dut|SRAM~354_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~610_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~354_q ),
	.datac(\SRAM_dut|SRAM~290_q ),
	.datad(\SRAM_dut|SRAM~610_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~611_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~611 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~612 (
// Equation(s):
// \SRAM_dut|SRAM~612_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~609_combout )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~611_combout )))))

	.dataa(\SRAM_dut|SRAM~609_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~611_combout ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~612_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~612 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~615 (
// Equation(s):
// \SRAM_dut|SRAM~615_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~612_combout  & ((\SRAM_dut|SRAM~614_combout ))) # (!\SRAM_dut|SRAM~612_combout  & (\SRAM_dut|SRAM~607_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~612_combout ))))

	.dataa(\SRAM_dut|SRAM~607_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~614_combout ),
	.datad(\SRAM_dut|SRAM~612_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~615_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~615 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~410feeder (
// Equation(s):
// \SRAM_dut|SRAM~410feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~410feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~410feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~410feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \SRAM_dut|SRAM~410 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~410 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \SRAM_dut|SRAM~402 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~402 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~394feeder (
// Equation(s):
// \SRAM_dut|SRAM~394feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~394feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \SRAM_dut|SRAM~394 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~394 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \SRAM_dut|SRAM~386 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~386 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~616 (
// Equation(s):
// \SRAM_dut|SRAM~616_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~394_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~386_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~394_q ),
	.datac(\SRAM_dut|SRAM~386_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~616_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~616 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~617 (
// Equation(s):
// \SRAM_dut|SRAM~617_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~616_combout  & (\SRAM_dut|SRAM~410_q )) # (!\SRAM_dut|SRAM~616_combout  & ((\SRAM_dut|SRAM~402_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~616_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~410_q ),
	.datac(\SRAM_dut|SRAM~402_q ),
	.datad(\SRAM_dut|SRAM~616_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~617_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~617 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~426feeder (
// Equation(s):
// \SRAM_dut|SRAM~426feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~426feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~426feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~426feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \SRAM_dut|SRAM~426 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~426 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \SRAM_dut|SRAM~442 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~442 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \SRAM_dut|SRAM~418 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~418 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~434feeder (
// Equation(s):
// \SRAM_dut|SRAM~434feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~434feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \SRAM_dut|SRAM~434 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~434 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~623 (
// Equation(s):
// \SRAM_dut|SRAM~623_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~434_q )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~418_q )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~418_q ),
	.datad(\SRAM_dut|SRAM~434_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~623_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~623 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~624 (
// Equation(s):
// \SRAM_dut|SRAM~624_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~623_combout  & ((\SRAM_dut|SRAM~442_q ))) # (!\SRAM_dut|SRAM~623_combout  & (\SRAM_dut|SRAM~426_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~623_combout ))))

	.dataa(\SRAM_dut|SRAM~426_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~442_q ),
	.datad(\SRAM_dut|SRAM~623_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~624_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~624 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~466feeder (
// Equation(s):
// \SRAM_dut|SRAM~466feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~466feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \SRAM_dut|SRAM~466 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~466 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \SRAM_dut|SRAM~474 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~474 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~458feeder (
// Equation(s):
// \SRAM_dut|SRAM~458feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~458feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \SRAM_dut|SRAM~458 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~458 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \SRAM_dut|SRAM~450 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~450 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~620 (
// Equation(s):
// \SRAM_dut|SRAM~620_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~458_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~450_q )))))

	.dataa(\SRAM_dut|SRAM~458_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~450_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~620_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~620 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~621 (
// Equation(s):
// \SRAM_dut|SRAM~621_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~620_combout  & ((\SRAM_dut|SRAM~474_q ))) # (!\SRAM_dut|SRAM~620_combout  & (\SRAM_dut|SRAM~466_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~620_combout ))))

	.dataa(\SRAM_dut|SRAM~466_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~474_q ),
	.datad(\SRAM_dut|SRAM~620_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~621_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~621 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~490feeder (
// Equation(s):
// \SRAM_dut|SRAM~490feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~490feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \SRAM_dut|SRAM~490 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~490 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \SRAM_dut|SRAM~506 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~506 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~498feeder (
// Equation(s):
// \SRAM_dut|SRAM~498feeder_combout  = \wr_data_sram[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[2]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~498feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~498feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~498feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \SRAM_dut|SRAM~498 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~498 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \SRAM_dut|SRAM~482 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~482 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~618 (
// Equation(s):
// \SRAM_dut|SRAM~618_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~498_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~482_q )))))

	.dataa(\SRAM_dut|SRAM~498_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~482_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~618_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~618 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~619 (
// Equation(s):
// \SRAM_dut|SRAM~619_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~618_combout  & ((\SRAM_dut|SRAM~506_q ))) # (!\SRAM_dut|SRAM~618_combout  & (\SRAM_dut|SRAM~490_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~618_combout ))))

	.dataa(\SRAM_dut|SRAM~490_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~506_q ),
	.datad(\SRAM_dut|SRAM~618_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~619_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~619 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~622 (
// Equation(s):
// \SRAM_dut|SRAM~622_combout  = (\addr_sram[3]~3_combout  & (((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~619_combout ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~621_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~621_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\SRAM_dut|SRAM~619_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~622_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~622 .lut_mask = 16'hF4A4;
defparam \SRAM_dut|SRAM~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~625 (
// Equation(s):
// \SRAM_dut|SRAM~625_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~622_combout  & ((\SRAM_dut|SRAM~624_combout ))) # (!\SRAM_dut|SRAM~622_combout  & (\SRAM_dut|SRAM~617_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~622_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~617_combout ),
	.datac(\SRAM_dut|SRAM~624_combout ),
	.datad(\SRAM_dut|SRAM~622_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~625_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~625 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~626 (
// Equation(s):
// \SRAM_dut|SRAM~626_combout  = (\addr_sram[4]~5_combout  & ((\SRAM_dut|SRAM~615_combout ) # ((\addr_sram[5]~4_combout )))) # (!\addr_sram[4]~5_combout  & (((!\addr_sram[5]~4_combout  & \SRAM_dut|SRAM~625_combout ))))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~615_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~625_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~626_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~626 .lut_mask = 16'hADA8;
defparam \SRAM_dut|SRAM~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~637 (
// Equation(s):
// \SRAM_dut|SRAM~637_combout  = (\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~626_combout  & (\SRAM_dut|SRAM~636_combout )) # (!\SRAM_dut|SRAM~626_combout  & ((\SRAM_dut|SRAM~605_combout ))))) # (!\addr_sram[5]~4_combout  & (((\SRAM_dut|SRAM~626_combout ))))

	.dataa(\SRAM_dut|SRAM~636_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~605_combout ),
	.datad(\SRAM_dut|SRAM~626_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~637_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~637 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \SRAM_dut|rd_data~2 (
// Equation(s):
// \SRAM_dut|rd_data~2_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~637_combout ))

	.dataa(\sram_ena~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|SRAM~637_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~2 .lut_mask = 16'hA000;
defparam \SRAM_dut|rd_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \SRAM_dut|rd_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[2] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \rd_data~2 (
// Equation(s):
// \rd_data~2_combout  = (\rst_n~input_o  & (\rw_ena~input_o  & \SRAM_dut|rd_data [2]))

	.dataa(\rst_n~input_o ),
	.datab(\rw_ena~input_o ),
	.datac(gnd),
	.datad(\SRAM_dut|rd_data [2]),
	.cin(gnd),
	.combout(\rd_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~2 .lut_mask = 16'h8800;
defparam \rd_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \wr_data[3]~input (
	.i(wr_data[3]),
	.ibar(gnd),
	.o(\wr_data[3]~input_o ));
// synopsys translate_off
defparam \wr_data[3]~input .bus_hold = "false";
defparam \wr_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \sram_wr_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data[3]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[3] .is_wysiwyg = "true";
defparam \sram_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \sram_wr_data_last~3 (
// Equation(s):
// \sram_wr_data_last~3_combout  = (\last_start~q  & sram_wr_data[3])

	.dataa(\last_start~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(sram_wr_data[3]),
	.cin(gnd),
	.combout(\sram_wr_data_last~3_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~3 .lut_mask = 16'hAA00;
defparam \sram_wr_data_last~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \sram_wr_data_last[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[3] .is_wysiwyg = "true";
defparam \sram_wr_data_last[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \wr_data_sram[3]~4 (
// Equation(s):
// \wr_data_sram[3]~4_combout  = (sram_wr_data_last[3] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(sram_wr_data_last[3]),
	.datac(gnd),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\wr_data_sram[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[3]~4 .lut_mask = 16'h88CC;
defparam \wr_data_sram[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~27feeder (
// Equation(s):
// \SRAM_dut|SRAM~27feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~27feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \SRAM_dut|SRAM~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~27 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \SRAM_dut|SRAM~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~91 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~676 (
// Equation(s):
// \SRAM_dut|SRAM~676_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~27_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~91_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~27_q ),
	.datac(\SRAM_dut|SRAM~91_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~676_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~676 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \SRAM_dut|SRAM~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~59 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~123feeder (
// Equation(s):
// \SRAM_dut|SRAM~123feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[3]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~123feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \SRAM_dut|SRAM~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~123 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~677 (
// Equation(s):
// \SRAM_dut|SRAM~677_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~676_combout  & (\SRAM_dut|SRAM~59_q )) # (!\SRAM_dut|SRAM~676_combout  & ((\SRAM_dut|SRAM~123_q ))))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~676_combout ))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~676_combout ),
	.datac(\SRAM_dut|SRAM~59_q ),
	.datad(\SRAM_dut|SRAM~123_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~677_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~677 .lut_mask = 16'hE6C4;
defparam \SRAM_dut|SRAM~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~11feeder (
// Equation(s):
// \SRAM_dut|SRAM~11feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~11feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \SRAM_dut|SRAM~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~11 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \SRAM_dut|SRAM~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~75 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~669 (
// Equation(s):
// \SRAM_dut|SRAM~669_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~11_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~75_q )))))

	.dataa(\SRAM_dut|SRAM~11_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~75_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~669_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~669 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~43feeder (
// Equation(s):
// \SRAM_dut|SRAM~43feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~43feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N15
dffeas \SRAM_dut|SRAM~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~43 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \SRAM_dut|SRAM~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~107 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~670 (
// Equation(s):
// \SRAM_dut|SRAM~670_combout  = (\SRAM_dut|SRAM~669_combout  & ((\SRAM_dut|SRAM~43_q ) # ((!\addr_sram[2]~2_combout )))) # (!\SRAM_dut|SRAM~669_combout  & (((\SRAM_dut|SRAM~107_q  & \addr_sram[2]~2_combout ))))

	.dataa(\SRAM_dut|SRAM~669_combout ),
	.datab(\SRAM_dut|SRAM~43_q ),
	.datac(\SRAM_dut|SRAM~107_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~670_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~670 .lut_mask = 16'hD8AA;
defparam \SRAM_dut|SRAM~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~3feeder (
// Equation(s):
// \SRAM_dut|SRAM~3feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~3feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \SRAM_dut|SRAM~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~3 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \SRAM_dut|SRAM~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~35 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~99feeder (
// Equation(s):
// \SRAM_dut|SRAM~99feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~99feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \SRAM_dut|SRAM~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~99 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \SRAM_dut|SRAM~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~67 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~673 (
// Equation(s):
// \SRAM_dut|SRAM~673_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~99_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~67_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~99_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~67_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~673_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~673 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~674 (
// Equation(s):
// \SRAM_dut|SRAM~674_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~673_combout  & ((\SRAM_dut|SRAM~35_q ))) # (!\SRAM_dut|SRAM~673_combout  & (\SRAM_dut|SRAM~3_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~673_combout ))))

	.dataa(\SRAM_dut|SRAM~3_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~35_q ),
	.datad(\SRAM_dut|SRAM~673_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~674_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~674 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~19feeder (
// Equation(s):
// \SRAM_dut|SRAM~19feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~19feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \SRAM_dut|SRAM~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~19 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \SRAM_dut|SRAM~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~51 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~115feeder (
// Equation(s):
// \SRAM_dut|SRAM~115feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~115feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \SRAM_dut|SRAM~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~115 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \SRAM_dut|SRAM~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~83 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~671 (
// Equation(s):
// \SRAM_dut|SRAM~671_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~115_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~83_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~115_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~83_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~671_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~671 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~672 (
// Equation(s):
// \SRAM_dut|SRAM~672_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~671_combout  & ((\SRAM_dut|SRAM~51_q ))) # (!\SRAM_dut|SRAM~671_combout  & (\SRAM_dut|SRAM~19_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~671_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~19_q ),
	.datac(\SRAM_dut|SRAM~51_q ),
	.datad(\SRAM_dut|SRAM~671_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~672_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~672 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~675 (
// Equation(s):
// \SRAM_dut|SRAM~675_combout  = (\addr_sram[0]~1_combout  & (\addr_sram[1]~0_combout )) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~672_combout ))) # (!\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~674_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~674_combout ),
	.datad(\SRAM_dut|SRAM~672_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~675_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~675 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~678 (
// Equation(s):
// \SRAM_dut|SRAM~678_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~675_combout  & (\SRAM_dut|SRAM~677_combout )) # (!\SRAM_dut|SRAM~675_combout  & ((\SRAM_dut|SRAM~670_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~675_combout ))))

	.dataa(\SRAM_dut|SRAM~677_combout ),
	.datab(\SRAM_dut|SRAM~670_combout ),
	.datac(\addr_sram[0]~1_combout ),
	.datad(\SRAM_dut|SRAM~675_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~678_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~678 .lut_mask = 16'hAFC0;
defparam \SRAM_dut|SRAM~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~307feeder (
// Equation(s):
// \SRAM_dut|SRAM~307feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~307feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \SRAM_dut|SRAM~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~307 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \SRAM_dut|SRAM~371 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~371 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~275feeder (
// Equation(s):
// \SRAM_dut|SRAM~275feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~275feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \SRAM_dut|SRAM~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~275 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \SRAM_dut|SRAM~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~339 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~638 (
// Equation(s):
// \SRAM_dut|SRAM~638_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~275_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~339_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~275_q ),
	.datac(\SRAM_dut|SRAM~339_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~638_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~638 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~639 (
// Equation(s):
// \SRAM_dut|SRAM~639_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~638_combout  & (\SRAM_dut|SRAM~307_q )) # (!\SRAM_dut|SRAM~638_combout  & ((\SRAM_dut|SRAM~371_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~638_combout ))))

	.dataa(\SRAM_dut|SRAM~307_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~371_q ),
	.datad(\SRAM_dut|SRAM~638_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~639_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~639 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~259feeder (
// Equation(s):
// \SRAM_dut|SRAM~259feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~259feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \SRAM_dut|SRAM~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~259 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \SRAM_dut|SRAM~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~323 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~642 (
// Equation(s):
// \SRAM_dut|SRAM~642_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~259_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~323_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~259_q ),
	.datac(\SRAM_dut|SRAM~323_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~642_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~642 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \SRAM_dut|SRAM~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~291 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~355feeder (
// Equation(s):
// \SRAM_dut|SRAM~355feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~355feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N19
dffeas \SRAM_dut|SRAM~355 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~355 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~643 (
// Equation(s):
// \SRAM_dut|SRAM~643_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~642_combout  & (\SRAM_dut|SRAM~291_q )) # (!\SRAM_dut|SRAM~642_combout  & ((\SRAM_dut|SRAM~355_q ))))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~642_combout ))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~642_combout ),
	.datac(\SRAM_dut|SRAM~291_q ),
	.datad(\SRAM_dut|SRAM~355_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~643_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~643 .lut_mask = 16'hE6C4;
defparam \SRAM_dut|SRAM~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~267feeder (
// Equation(s):
// \SRAM_dut|SRAM~267feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~267feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~267feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~267feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \SRAM_dut|SRAM~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~267 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \SRAM_dut|SRAM~299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~299 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \SRAM_dut|SRAM~331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~331 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~363feeder (
// Equation(s):
// \SRAM_dut|SRAM~363feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~363feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \SRAM_dut|SRAM~363 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~363 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~640 (
// Equation(s):
// \SRAM_dut|SRAM~640_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~363_q ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~331_q ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~331_q ),
	.datad(\SRAM_dut|SRAM~363_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~640_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~640 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~641 (
// Equation(s):
// \SRAM_dut|SRAM~641_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~640_combout  & ((\SRAM_dut|SRAM~299_q ))) # (!\SRAM_dut|SRAM~640_combout  & (\SRAM_dut|SRAM~267_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~640_combout ))))

	.dataa(\SRAM_dut|SRAM~267_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~299_q ),
	.datad(\SRAM_dut|SRAM~640_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~641_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~641 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~644 (
// Equation(s):
// \SRAM_dut|SRAM~644_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout ) # (\SRAM_dut|SRAM~641_combout )))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~643_combout  & (!\addr_sram[1]~0_combout )))

	.dataa(\SRAM_dut|SRAM~643_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\addr_sram[1]~0_combout ),
	.datad(\SRAM_dut|SRAM~641_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~644_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~644 .lut_mask = 16'hCEC2;
defparam \SRAM_dut|SRAM~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~315feeder (
// Equation(s):
// \SRAM_dut|SRAM~315feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~315feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \SRAM_dut|SRAM~315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~315 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \SRAM_dut|SRAM~283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~283 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~379feeder (
// Equation(s):
// \SRAM_dut|SRAM~379feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~379feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \SRAM_dut|SRAM~379 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~379 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \SRAM_dut|SRAM~347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~347 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~645 (
// Equation(s):
// \SRAM_dut|SRAM~645_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~379_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~347_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~379_q ),
	.datac(\SRAM_dut|SRAM~347_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~645_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~645 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~646 (
// Equation(s):
// \SRAM_dut|SRAM~646_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~645_combout  & (\SRAM_dut|SRAM~315_q )) # (!\SRAM_dut|SRAM~645_combout  & ((\SRAM_dut|SRAM~283_q ))))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~645_combout ))))

	.dataa(\SRAM_dut|SRAM~315_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~283_q ),
	.datad(\SRAM_dut|SRAM~645_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~646_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~646 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~647 (
// Equation(s):
// \SRAM_dut|SRAM~647_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~644_combout  & ((\SRAM_dut|SRAM~646_combout ))) # (!\SRAM_dut|SRAM~644_combout  & (\SRAM_dut|SRAM~639_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~644_combout ))))

	.dataa(\SRAM_dut|SRAM~639_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~644_combout ),
	.datad(\SRAM_dut|SRAM~646_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~647_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~647 .lut_mask = 16'hF838;
defparam \SRAM_dut|SRAM~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~427feeder (
// Equation(s):
// \SRAM_dut|SRAM~427feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[3]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~427feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \SRAM_dut|SRAM~427 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~427 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \SRAM_dut|SRAM~443 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~443 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \SRAM_dut|SRAM~419 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~419 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~435feeder (
// Equation(s):
// \SRAM_dut|SRAM~435feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~435feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \SRAM_dut|SRAM~435 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~435 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~665 (
// Equation(s):
// \SRAM_dut|SRAM~665_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~435_q )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~419_q )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~419_q ),
	.datad(\SRAM_dut|SRAM~435_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~665_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~665 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~666 (
// Equation(s):
// \SRAM_dut|SRAM~666_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~665_combout  & ((\SRAM_dut|SRAM~443_q ))) # (!\SRAM_dut|SRAM~665_combout  & (\SRAM_dut|SRAM~427_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~665_combout ))))

	.dataa(\SRAM_dut|SRAM~427_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~443_q ),
	.datad(\SRAM_dut|SRAM~665_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~666_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~666 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~395feeder (
// Equation(s):
// \SRAM_dut|SRAM~395feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~395feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~395feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~395feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \SRAM_dut|SRAM~395 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~395 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \SRAM_dut|SRAM~387 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~387 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~658 (
// Equation(s):
// \SRAM_dut|SRAM~658_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~395_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~387_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~395_q ),
	.datac(\SRAM_dut|SRAM~387_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~658_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~658 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \SRAM_dut|SRAM~403 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~403 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~411feeder (
// Equation(s):
// \SRAM_dut|SRAM~411feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[3]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~411feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~411feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~411feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \SRAM_dut|SRAM~411 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~411 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~659 (
// Equation(s):
// \SRAM_dut|SRAM~659_combout  = (\SRAM_dut|SRAM~658_combout  & (((\SRAM_dut|SRAM~411_q )) # (!\addr_sram[1]~0_combout ))) # (!\SRAM_dut|SRAM~658_combout  & (\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~403_q )))

	.dataa(\SRAM_dut|SRAM~658_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~403_q ),
	.datad(\SRAM_dut|SRAM~411_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~659_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~659 .lut_mask = 16'hEA62;
defparam \SRAM_dut|SRAM~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~467feeder (
// Equation(s):
// \SRAM_dut|SRAM~467feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[3]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~467feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N3
dffeas \SRAM_dut|SRAM~467 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~467 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \SRAM_dut|SRAM~475 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~475 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~459feeder (
// Equation(s):
// \SRAM_dut|SRAM~459feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~459feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \SRAM_dut|SRAM~459 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~459 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \SRAM_dut|SRAM~451 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~451 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~662 (
// Equation(s):
// \SRAM_dut|SRAM~662_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~459_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~451_q )))))

	.dataa(\SRAM_dut|SRAM~459_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~451_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~662_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~662 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~663 (
// Equation(s):
// \SRAM_dut|SRAM~663_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~662_combout  & ((\SRAM_dut|SRAM~475_q ))) # (!\SRAM_dut|SRAM~662_combout  & (\SRAM_dut|SRAM~467_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~662_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~467_q ),
	.datac(\SRAM_dut|SRAM~475_q ),
	.datad(\SRAM_dut|SRAM~662_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~663_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~663 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~491feeder (
// Equation(s):
// \SRAM_dut|SRAM~491feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~491feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~491feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~491feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \SRAM_dut|SRAM~491 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~491feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~491 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \SRAM_dut|SRAM~507 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~507 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~499feeder (
// Equation(s):
// \SRAM_dut|SRAM~499feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~499feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~499feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~499feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \SRAM_dut|SRAM~499 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~499 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \SRAM_dut|SRAM~483 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~483 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~660 (
// Equation(s):
// \SRAM_dut|SRAM~660_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~499_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~483_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~499_q ),
	.datac(\SRAM_dut|SRAM~483_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~660_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~660 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~661 (
// Equation(s):
// \SRAM_dut|SRAM~661_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~660_combout  & ((\SRAM_dut|SRAM~507_q ))) # (!\SRAM_dut|SRAM~660_combout  & (\SRAM_dut|SRAM~491_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~660_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~491_q ),
	.datac(\SRAM_dut|SRAM~507_q ),
	.datad(\SRAM_dut|SRAM~660_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~661_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~661 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~664 (
// Equation(s):
// \SRAM_dut|SRAM~664_combout  = (\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout ) # ((\SRAM_dut|SRAM~661_combout )))) # (!\addr_sram[2]~2_combout  & (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~663_combout )))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~663_combout ),
	.datad(\SRAM_dut|SRAM~661_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~664_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~664 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~667 (
// Equation(s):
// \SRAM_dut|SRAM~667_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~664_combout  & (\SRAM_dut|SRAM~666_combout )) # (!\SRAM_dut|SRAM~664_combout  & ((\SRAM_dut|SRAM~659_combout ))))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~664_combout ))))

	.dataa(\SRAM_dut|SRAM~666_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~659_combout ),
	.datad(\SRAM_dut|SRAM~664_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~667_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~667 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~179feeder (
// Equation(s):
// \SRAM_dut|SRAM~179feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~179feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \SRAM_dut|SRAM~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~179 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N27
dffeas \SRAM_dut|SRAM~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~187 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~171feeder (
// Equation(s):
// \SRAM_dut|SRAM~171feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[3]~4_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~171feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \SRAM_dut|SRAM~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~171 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N13
dffeas \SRAM_dut|SRAM~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~163 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~655 (
// Equation(s):
// \SRAM_dut|SRAM~655_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~171_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~163_q )))))

	.dataa(\SRAM_dut|SRAM~171_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~163_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~655_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~655 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~656 (
// Equation(s):
// \SRAM_dut|SRAM~656_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~655_combout  & ((\SRAM_dut|SRAM~187_q ))) # (!\SRAM_dut|SRAM~655_combout  & (\SRAM_dut|SRAM~179_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~655_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~179_q ),
	.datac(\SRAM_dut|SRAM~187_q ),
	.datad(\SRAM_dut|SRAM~655_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~656_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~656 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~251feeder (
// Equation(s):
// \SRAM_dut|SRAM~251feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~251feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \SRAM_dut|SRAM~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~251 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \SRAM_dut|SRAM~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~243 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~235feeder (
// Equation(s):
// \SRAM_dut|SRAM~235feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~235feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \SRAM_dut|SRAM~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~235 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \SRAM_dut|SRAM~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~227 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~648 (
// Equation(s):
// \SRAM_dut|SRAM~648_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~235_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~227_q )))))

	.dataa(\SRAM_dut|SRAM~235_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~227_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~648_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~648 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~649 (
// Equation(s):
// \SRAM_dut|SRAM~649_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~648_combout  & (\SRAM_dut|SRAM~251_q )) # (!\SRAM_dut|SRAM~648_combout  & ((\SRAM_dut|SRAM~243_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~648_combout ))))

	.dataa(\SRAM_dut|SRAM~251_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~243_q ),
	.datad(\SRAM_dut|SRAM~648_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~649_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~649 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~203feeder (
// Equation(s):
// \SRAM_dut|SRAM~203feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~203feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \SRAM_dut|SRAM~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~203 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \SRAM_dut|SRAM~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~219 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~211feeder (
// Equation(s):
// \SRAM_dut|SRAM~211feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~211feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \SRAM_dut|SRAM~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~211 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N21
dffeas \SRAM_dut|SRAM~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~195 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~652 (
// Equation(s):
// \SRAM_dut|SRAM~652_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~211_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~195_q )))))

	.dataa(\SRAM_dut|SRAM~211_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~195_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~652_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~652 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~653 (
// Equation(s):
// \SRAM_dut|SRAM~653_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~652_combout  & ((\SRAM_dut|SRAM~219_q ))) # (!\SRAM_dut|SRAM~652_combout  & (\SRAM_dut|SRAM~203_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~652_combout ))))

	.dataa(\SRAM_dut|SRAM~203_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~219_q ),
	.datad(\SRAM_dut|SRAM~652_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~653_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~653 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~139feeder (
// Equation(s):
// \SRAM_dut|SRAM~139feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~139feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \SRAM_dut|SRAM~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~139 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N3
dffeas \SRAM_dut|SRAM~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~155 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~147feeder (
// Equation(s):
// \SRAM_dut|SRAM~147feeder_combout  = \wr_data_sram[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~147feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~147feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~147feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \SRAM_dut|SRAM~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~147 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N21
dffeas \SRAM_dut|SRAM~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~131 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~650 (
// Equation(s):
// \SRAM_dut|SRAM~650_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~147_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~131_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~147_q ),
	.datac(\SRAM_dut|SRAM~131_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~650_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~650 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~651 (
// Equation(s):
// \SRAM_dut|SRAM~651_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~650_combout  & ((\SRAM_dut|SRAM~155_q ))) # (!\SRAM_dut|SRAM~650_combout  & (\SRAM_dut|SRAM~139_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~650_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~139_q ),
	.datac(\SRAM_dut|SRAM~155_q ),
	.datad(\SRAM_dut|SRAM~650_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~651_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~651 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~654 (
// Equation(s):
// \SRAM_dut|SRAM~654_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~651_combout ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~653_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~653_combout ),
	.datad(\SRAM_dut|SRAM~651_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~654_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~654 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~657 (
// Equation(s):
// \SRAM_dut|SRAM~657_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~654_combout  & (\SRAM_dut|SRAM~656_combout )) # (!\SRAM_dut|SRAM~654_combout  & ((\SRAM_dut|SRAM~649_combout ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~654_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~656_combout ),
	.datac(\SRAM_dut|SRAM~649_combout ),
	.datad(\SRAM_dut|SRAM~654_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~657_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~657 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~668 (
// Equation(s):
// \SRAM_dut|SRAM~668_combout  = (\addr_sram[5]~4_combout  & ((\addr_sram[4]~5_combout ) # ((\SRAM_dut|SRAM~657_combout )))) # (!\addr_sram[5]~4_combout  & (!\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~667_combout )))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~667_combout ),
	.datad(\SRAM_dut|SRAM~657_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~668_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~668 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~679 (
// Equation(s):
// \SRAM_dut|SRAM~679_combout  = (\addr_sram[4]~5_combout  & ((\SRAM_dut|SRAM~668_combout  & (\SRAM_dut|SRAM~678_combout )) # (!\SRAM_dut|SRAM~668_combout  & ((\SRAM_dut|SRAM~647_combout ))))) # (!\addr_sram[4]~5_combout  & (((\SRAM_dut|SRAM~668_combout ))))

	.dataa(\SRAM_dut|SRAM~678_combout ),
	.datab(\SRAM_dut|SRAM~647_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~668_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~679_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~679 .lut_mask = 16'hAFC0;
defparam \SRAM_dut|SRAM~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \SRAM_dut|rd_data~3 (
// Equation(s):
// \SRAM_dut|rd_data~3_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~679_combout ))

	.dataa(\sram_ena~q ),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\SRAM_dut|SRAM~679_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~3 .lut_mask = 16'h8800;
defparam \SRAM_dut|rd_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \SRAM_dut|rd_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[3] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \rd_data~3 (
// Equation(s):
// \rd_data~3_combout  = (\rw_ena~input_o  & (\rst_n~input_o  & \SRAM_dut|rd_data [3]))

	.dataa(\rw_ena~input_o ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|rd_data [3]),
	.cin(gnd),
	.combout(\rd_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~3 .lut_mask = 16'hA000;
defparam \rd_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \wr_data[4]~input (
	.i(wr_data[4]),
	.ibar(gnd),
	.o(\wr_data[4]~input_o ));
// synopsys translate_off
defparam \wr_data[4]~input .bus_hold = "false";
defparam \wr_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \sram_wr_data[4]~feeder (
// Equation(s):
// \sram_wr_data[4]~feeder_combout  = \wr_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[4]~input_o ),
	.cin(gnd),
	.combout(\sram_wr_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data[4]~feeder .lut_mask = 16'hFF00;
defparam \sram_wr_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \sram_wr_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[4] .is_wysiwyg = "true";
defparam \sram_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \sram_wr_data_last~4 (
// Equation(s):
// \sram_wr_data_last~4_combout  = (\last_start~q  & sram_wr_data[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\last_start~q ),
	.datad(sram_wr_data[4]),
	.cin(gnd),
	.combout(\sram_wr_data_last~4_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~4 .lut_mask = 16'hF000;
defparam \sram_wr_data_last~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \sram_wr_data_last[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[4] .is_wysiwyg = "true";
defparam \sram_wr_data_last[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \wr_data_sram[4]~5 (
// Equation(s):
// \wr_data_sram[4]~5_combout  = (sram_wr_data_last[4] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(sram_wr_data_last[4]),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\wr_data_sram[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[4]~5 .lut_mask = 16'hC0F0;
defparam \wr_data_sram[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~124feeder (
// Equation(s):
// \SRAM_dut|SRAM~124feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~124feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \SRAM_dut|SRAM~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~124 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \SRAM_dut|SRAM~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~60 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~28feeder (
// Equation(s):
// \SRAM_dut|SRAM~28feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~28feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~28feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~28feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \SRAM_dut|SRAM~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~28 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \SRAM_dut|SRAM~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~92 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~718 (
// Equation(s):
// \SRAM_dut|SRAM~718_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~28_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~92_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~28_q ),
	.datac(\SRAM_dut|SRAM~92_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~718_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~718 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~719 (
// Equation(s):
// \SRAM_dut|SRAM~719_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~718_combout  & ((\SRAM_dut|SRAM~60_q ))) # (!\SRAM_dut|SRAM~718_combout  & (\SRAM_dut|SRAM~124_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~718_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~124_q ),
	.datac(\SRAM_dut|SRAM~60_q ),
	.datad(\SRAM_dut|SRAM~718_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~719_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~719 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~44feeder (
// Equation(s):
// \SRAM_dut|SRAM~44feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~44feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \SRAM_dut|SRAM~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~44 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \SRAM_dut|SRAM~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~108 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~12feeder (
// Equation(s):
// \SRAM_dut|SRAM~12feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~12feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~12feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~12feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \SRAM_dut|SRAM~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~12 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \SRAM_dut|SRAM~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~76 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~711 (
// Equation(s):
// \SRAM_dut|SRAM~711_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~12_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~76_q )))))

	.dataa(\SRAM_dut|SRAM~12_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~76_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~711_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~711 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~712 (
// Equation(s):
// \SRAM_dut|SRAM~712_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~711_combout  & (\SRAM_dut|SRAM~44_q )) # (!\SRAM_dut|SRAM~711_combout  & ((\SRAM_dut|SRAM~108_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~711_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~44_q ),
	.datac(\SRAM_dut|SRAM~108_q ),
	.datad(\SRAM_dut|SRAM~711_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~712_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~712 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~4feeder (
// Equation(s):
// \SRAM_dut|SRAM~4feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~4feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \SRAM_dut|SRAM~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~4 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \SRAM_dut|SRAM~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~36 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~100feeder (
// Equation(s):
// \SRAM_dut|SRAM~100feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~100feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \SRAM_dut|SRAM~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~100 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \SRAM_dut|SRAM~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~68 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~715 (
// Equation(s):
// \SRAM_dut|SRAM~715_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~100_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~68_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~100_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~68_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~715_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~715 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~716 (
// Equation(s):
// \SRAM_dut|SRAM~716_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~715_combout  & ((\SRAM_dut|SRAM~36_q ))) # (!\SRAM_dut|SRAM~715_combout  & (\SRAM_dut|SRAM~4_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~715_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~4_q ),
	.datac(\SRAM_dut|SRAM~36_q ),
	.datad(\SRAM_dut|SRAM~715_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~716_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~716 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~20feeder (
// Equation(s):
// \SRAM_dut|SRAM~20feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~20feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~20feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~20feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \SRAM_dut|SRAM~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~20 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \SRAM_dut|SRAM~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~52 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~116feeder (
// Equation(s):
// \SRAM_dut|SRAM~116feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~116feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \SRAM_dut|SRAM~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~116 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \SRAM_dut|SRAM~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~84 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~713 (
// Equation(s):
// \SRAM_dut|SRAM~713_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~116_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~84_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~116_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~84_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~713_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~713 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~714 (
// Equation(s):
// \SRAM_dut|SRAM~714_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~713_combout  & ((\SRAM_dut|SRAM~52_q ))) # (!\SRAM_dut|SRAM~713_combout  & (\SRAM_dut|SRAM~20_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~713_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~20_q ),
	.datac(\SRAM_dut|SRAM~52_q ),
	.datad(\SRAM_dut|SRAM~713_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~714_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~714 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~717 (
// Equation(s):
// \SRAM_dut|SRAM~717_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~714_combout )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~716_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~716_combout ),
	.datad(\SRAM_dut|SRAM~714_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~717_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~717 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~720 (
// Equation(s):
// \SRAM_dut|SRAM~720_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~717_combout  & (\SRAM_dut|SRAM~719_combout )) # (!\SRAM_dut|SRAM~717_combout  & ((\SRAM_dut|SRAM~712_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~717_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~719_combout ),
	.datac(\SRAM_dut|SRAM~712_combout ),
	.datad(\SRAM_dut|SRAM~717_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~720_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~720 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~284feeder (
// Equation(s):
// \SRAM_dut|SRAM~284feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~284feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~284feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~284feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \SRAM_dut|SRAM~284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~284feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~284 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~284 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \SRAM_dut|SRAM~316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~316 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~380feeder (
// Equation(s):
// \SRAM_dut|SRAM~380feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~380feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \SRAM_dut|SRAM~380 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~380 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \SRAM_dut|SRAM~348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~348 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~697 (
// Equation(s):
// \SRAM_dut|SRAM~697_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~380_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~348_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~380_q ),
	.datac(\SRAM_dut|SRAM~348_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~697_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~697 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~698 (
// Equation(s):
// \SRAM_dut|SRAM~698_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~697_combout  & ((\SRAM_dut|SRAM~316_q ))) # (!\SRAM_dut|SRAM~697_combout  & (\SRAM_dut|SRAM~284_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~697_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~284_q ),
	.datac(\SRAM_dut|SRAM~316_q ),
	.datad(\SRAM_dut|SRAM~697_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~698_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~698 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~356feeder (
// Equation(s):
// \SRAM_dut|SRAM~356feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~356feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~356feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~356feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \SRAM_dut|SRAM~356 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~356 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \SRAM_dut|SRAM~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~292 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \SRAM_dut|SRAM~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~324 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~260feeder (
// Equation(s):
// \SRAM_dut|SRAM~260feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~260feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \SRAM_dut|SRAM~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~260 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~694 (
// Equation(s):
// \SRAM_dut|SRAM~694_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~260_q ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~324_q ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~324_q ),
	.datad(\SRAM_dut|SRAM~260_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~694_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~694 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~695 (
// Equation(s):
// \SRAM_dut|SRAM~695_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~694_combout  & ((\SRAM_dut|SRAM~292_q ))) # (!\SRAM_dut|SRAM~694_combout  & (\SRAM_dut|SRAM~356_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~694_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~356_q ),
	.datac(\SRAM_dut|SRAM~292_q ),
	.datad(\SRAM_dut|SRAM~694_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~695_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~695 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~268feeder (
// Equation(s):
// \SRAM_dut|SRAM~268feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~268feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \SRAM_dut|SRAM~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~268 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \SRAM_dut|SRAM~300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~300 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \SRAM_dut|SRAM~332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~332 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~364feeder (
// Equation(s):
// \SRAM_dut|SRAM~364feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~364feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \SRAM_dut|SRAM~364 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~364 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~692 (
// Equation(s):
// \SRAM_dut|SRAM~692_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~364_q ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~332_q ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~332_q ),
	.datad(\SRAM_dut|SRAM~364_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~692_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~692 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~693 (
// Equation(s):
// \SRAM_dut|SRAM~693_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~692_combout  & ((\SRAM_dut|SRAM~300_q ))) # (!\SRAM_dut|SRAM~692_combout  & (\SRAM_dut|SRAM~268_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~692_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~268_q ),
	.datac(\SRAM_dut|SRAM~300_q ),
	.datad(\SRAM_dut|SRAM~692_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~693_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~693 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~696 (
// Equation(s):
// \SRAM_dut|SRAM~696_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout )) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~693_combout ))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~695_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~695_combout ),
	.datad(\SRAM_dut|SRAM~693_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~696_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~696 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~308feeder (
// Equation(s):
// \SRAM_dut|SRAM~308feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~308feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~308feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~308feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \SRAM_dut|SRAM~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~308 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \SRAM_dut|SRAM~372 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~372 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~276feeder (
// Equation(s):
// \SRAM_dut|SRAM~276feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~276feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \SRAM_dut|SRAM~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~276 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \SRAM_dut|SRAM~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~340 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~690 (
// Equation(s):
// \SRAM_dut|SRAM~690_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~276_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~340_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~276_q ),
	.datac(\SRAM_dut|SRAM~340_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~690_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~690 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~691 (
// Equation(s):
// \SRAM_dut|SRAM~691_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~690_combout  & (\SRAM_dut|SRAM~308_q )) # (!\SRAM_dut|SRAM~690_combout  & ((\SRAM_dut|SRAM~372_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~690_combout ))))

	.dataa(\SRAM_dut|SRAM~308_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~372_q ),
	.datad(\SRAM_dut|SRAM~690_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~691_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~691 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~699 (
// Equation(s):
// \SRAM_dut|SRAM~699_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~696_combout  & (\SRAM_dut|SRAM~698_combout )) # (!\SRAM_dut|SRAM~696_combout  & ((\SRAM_dut|SRAM~691_combout ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~696_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~698_combout ),
	.datac(\SRAM_dut|SRAM~696_combout ),
	.datad(\SRAM_dut|SRAM~691_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~699_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~699 .lut_mask = 16'hDAD0;
defparam \SRAM_dut|SRAM~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~412feeder (
// Equation(s):
// \SRAM_dut|SRAM~412feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~412feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~412feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~412feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \SRAM_dut|SRAM~412 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~412 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~396feeder (
// Equation(s):
// \SRAM_dut|SRAM~396feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~396feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~396feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~396feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \SRAM_dut|SRAM~396 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~396 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \SRAM_dut|SRAM~388 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~388 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~700 (
// Equation(s):
// \SRAM_dut|SRAM~700_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~396_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~388_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~396_q ),
	.datac(\SRAM_dut|SRAM~388_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~700_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~700 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \SRAM_dut|SRAM~404 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~404 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~701 (
// Equation(s):
// \SRAM_dut|SRAM~701_combout  = (\SRAM_dut|SRAM~700_combout  & ((\SRAM_dut|SRAM~412_q ) # ((!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~700_combout  & (((\SRAM_dut|SRAM~404_q  & \addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~412_q ),
	.datab(\SRAM_dut|SRAM~700_combout ),
	.datac(\SRAM_dut|SRAM~404_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~701_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~701 .lut_mask = 16'hB8CC;
defparam \SRAM_dut|SRAM~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~428feeder (
// Equation(s):
// \SRAM_dut|SRAM~428feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~428feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~428feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~428feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \SRAM_dut|SRAM~428 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~428 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \SRAM_dut|SRAM~444 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~444 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~436feeder (
// Equation(s):
// \SRAM_dut|SRAM~436feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~436feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \SRAM_dut|SRAM~436 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~436 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \SRAM_dut|SRAM~420 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~420 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~707 (
// Equation(s):
// \SRAM_dut|SRAM~707_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~436_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~420_q )))))

	.dataa(\SRAM_dut|SRAM~436_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~420_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~707_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~707 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~708 (
// Equation(s):
// \SRAM_dut|SRAM~708_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~707_combout  & ((\SRAM_dut|SRAM~444_q ))) # (!\SRAM_dut|SRAM~707_combout  & (\SRAM_dut|SRAM~428_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~707_combout ))))

	.dataa(\SRAM_dut|SRAM~428_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~444_q ),
	.datad(\SRAM_dut|SRAM~707_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~708_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~708 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~468feeder (
// Equation(s):
// \SRAM_dut|SRAM~468feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~468feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \SRAM_dut|SRAM~468 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~468 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \SRAM_dut|SRAM~476 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~476 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~460feeder (
// Equation(s):
// \SRAM_dut|SRAM~460feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~460feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \SRAM_dut|SRAM~460 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~460 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \SRAM_dut|SRAM~452 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~452 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~704 (
// Equation(s):
// \SRAM_dut|SRAM~704_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~460_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~452_q )))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~460_q ),
	.datac(\SRAM_dut|SRAM~452_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~704_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~704 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~705 (
// Equation(s):
// \SRAM_dut|SRAM~705_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~704_combout  & ((\SRAM_dut|SRAM~476_q ))) # (!\SRAM_dut|SRAM~704_combout  & (\SRAM_dut|SRAM~468_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~704_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~468_q ),
	.datac(\SRAM_dut|SRAM~476_q ),
	.datad(\SRAM_dut|SRAM~704_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~705_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~705 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~492feeder (
// Equation(s):
// \SRAM_dut|SRAM~492feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~492feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~492feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~492feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \SRAM_dut|SRAM~492 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~492 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \SRAM_dut|SRAM~508 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~508 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~500feeder (
// Equation(s):
// \SRAM_dut|SRAM~500feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~500feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~500feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~500feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \SRAM_dut|SRAM~500 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~500 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \SRAM_dut|SRAM~484 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~484 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~702 (
// Equation(s):
// \SRAM_dut|SRAM~702_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~500_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~484_q )))))

	.dataa(\SRAM_dut|SRAM~500_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~484_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~702_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~702 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~703 (
// Equation(s):
// \SRAM_dut|SRAM~703_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~702_combout  & ((\SRAM_dut|SRAM~508_q ))) # (!\SRAM_dut|SRAM~702_combout  & (\SRAM_dut|SRAM~492_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~702_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~492_q ),
	.datac(\SRAM_dut|SRAM~508_q ),
	.datad(\SRAM_dut|SRAM~702_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~703_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~703 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~706 (
// Equation(s):
// \SRAM_dut|SRAM~706_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~703_combout ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~705_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~705_combout ),
	.datad(\SRAM_dut|SRAM~703_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~706_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~706 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~709 (
// Equation(s):
// \SRAM_dut|SRAM~709_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~706_combout  & ((\SRAM_dut|SRAM~708_combout ))) # (!\SRAM_dut|SRAM~706_combout  & (\SRAM_dut|SRAM~701_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~706_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~701_combout ),
	.datac(\SRAM_dut|SRAM~708_combout ),
	.datad(\SRAM_dut|SRAM~706_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~709_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~709 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~710 (
// Equation(s):
// \SRAM_dut|SRAM~710_combout  = (\addr_sram[5]~4_combout  & (\addr_sram[4]~5_combout )) # (!\addr_sram[5]~4_combout  & ((\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~699_combout )) # (!\addr_sram[4]~5_combout  & ((\SRAM_dut|SRAM~709_combout )))))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(\addr_sram[4]~5_combout ),
	.datac(\SRAM_dut|SRAM~699_combout ),
	.datad(\SRAM_dut|SRAM~709_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~710_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~710 .lut_mask = 16'hD9C8;
defparam \SRAM_dut|SRAM~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~188feeder (
// Equation(s):
// \SRAM_dut|SRAM~188feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~188feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \SRAM_dut|SRAM~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~188 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \SRAM_dut|SRAM~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~180 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~172feeder (
// Equation(s):
// \SRAM_dut|SRAM~172feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~172feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \SRAM_dut|SRAM~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~172 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \SRAM_dut|SRAM~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~164 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~687 (
// Equation(s):
// \SRAM_dut|SRAM~687_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~172_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~164_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~172_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~164_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~687_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~687 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~688 (
// Equation(s):
// \SRAM_dut|SRAM~688_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~687_combout  & (\SRAM_dut|SRAM~188_q )) # (!\SRAM_dut|SRAM~687_combout  & ((\SRAM_dut|SRAM~180_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~687_combout ))))

	.dataa(\SRAM_dut|SRAM~188_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~180_q ),
	.datad(\SRAM_dut|SRAM~687_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~688_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~688 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~252feeder (
// Equation(s):
// \SRAM_dut|SRAM~252feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~252feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~252feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~252feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \SRAM_dut|SRAM~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~252 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \SRAM_dut|SRAM~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~244 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~236feeder (
// Equation(s):
// \SRAM_dut|SRAM~236feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~236feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \SRAM_dut|SRAM~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~236 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \SRAM_dut|SRAM~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~228 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~680 (
// Equation(s):
// \SRAM_dut|SRAM~680_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~236_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~228_q )))))

	.dataa(\SRAM_dut|SRAM~236_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~228_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~680_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~680 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~681 (
// Equation(s):
// \SRAM_dut|SRAM~681_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~680_combout  & (\SRAM_dut|SRAM~252_q )) # (!\SRAM_dut|SRAM~680_combout  & ((\SRAM_dut|SRAM~244_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~680_combout ))))

	.dataa(\SRAM_dut|SRAM~252_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~244_q ),
	.datad(\SRAM_dut|SRAM~680_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~681_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~681 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~140feeder (
// Equation(s):
// \SRAM_dut|SRAM~140feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~140feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \SRAM_dut|SRAM~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~140 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \SRAM_dut|SRAM~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~156 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~148feeder (
// Equation(s):
// \SRAM_dut|SRAM~148feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~148feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \SRAM_dut|SRAM~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~148 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \SRAM_dut|SRAM~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~132 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~682 (
// Equation(s):
// \SRAM_dut|SRAM~682_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~148_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~132_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~148_q ),
	.datac(\SRAM_dut|SRAM~132_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~682_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~682 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~683 (
// Equation(s):
// \SRAM_dut|SRAM~683_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~682_combout  & ((\SRAM_dut|SRAM~156_q ))) # (!\SRAM_dut|SRAM~682_combout  & (\SRAM_dut|SRAM~140_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~682_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~140_q ),
	.datac(\SRAM_dut|SRAM~156_q ),
	.datad(\SRAM_dut|SRAM~682_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~683_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~683 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~204feeder (
// Equation(s):
// \SRAM_dut|SRAM~204feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[4]~5_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~204feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \SRAM_dut|SRAM~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~204 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \SRAM_dut|SRAM~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~220 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~212feeder (
// Equation(s):
// \SRAM_dut|SRAM~212feeder_combout  = \wr_data_sram[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[4]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~212feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \SRAM_dut|SRAM~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~212 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \SRAM_dut|SRAM~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~196 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~684 (
// Equation(s):
// \SRAM_dut|SRAM~684_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~212_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~196_q )))))

	.dataa(\SRAM_dut|SRAM~212_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~196_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~684_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~684 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~685 (
// Equation(s):
// \SRAM_dut|SRAM~685_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~684_combout  & ((\SRAM_dut|SRAM~220_q ))) # (!\SRAM_dut|SRAM~684_combout  & (\SRAM_dut|SRAM~204_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~684_combout ))))

	.dataa(\SRAM_dut|SRAM~204_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~220_q ),
	.datad(\SRAM_dut|SRAM~684_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~685_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~685 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~686 (
// Equation(s):
// \SRAM_dut|SRAM~686_combout  = (\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout ) # ((\SRAM_dut|SRAM~683_combout )))) # (!\addr_sram[3]~3_combout  & (!\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~685_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~683_combout ),
	.datad(\SRAM_dut|SRAM~685_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~686_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~686 .lut_mask = 16'hB9A8;
defparam \SRAM_dut|SRAM~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~689 (
// Equation(s):
// \SRAM_dut|SRAM~689_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~686_combout  & (\SRAM_dut|SRAM~688_combout )) # (!\SRAM_dut|SRAM~686_combout  & ((\SRAM_dut|SRAM~681_combout ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~686_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~688_combout ),
	.datac(\SRAM_dut|SRAM~681_combout ),
	.datad(\SRAM_dut|SRAM~686_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~689_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~689 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~721 (
// Equation(s):
// \SRAM_dut|SRAM~721_combout  = (\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~710_combout  & (\SRAM_dut|SRAM~720_combout )) # (!\SRAM_dut|SRAM~710_combout  & ((\SRAM_dut|SRAM~689_combout ))))) # (!\addr_sram[5]~4_combout  & (((\SRAM_dut|SRAM~710_combout ))))

	.dataa(\SRAM_dut|SRAM~720_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~710_combout ),
	.datad(\SRAM_dut|SRAM~689_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~721_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~721 .lut_mask = 16'hBCB0;
defparam \SRAM_dut|SRAM~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \SRAM_dut|rd_data~4 (
// Equation(s):
// \SRAM_dut|rd_data~4_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~721_combout ))

	.dataa(\sram_ena~q ),
	.datab(\rst_n~input_o ),
	.datac(gnd),
	.datad(\SRAM_dut|SRAM~721_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~4 .lut_mask = 16'h8800;
defparam \SRAM_dut|rd_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \SRAM_dut|rd_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[4] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \rd_data~4 (
// Equation(s):
// \rd_data~4_combout  = (\rw_ena~input_o  & (\rst_n~input_o  & \SRAM_dut|rd_data [4]))

	.dataa(\rw_ena~input_o ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|rd_data [4]),
	.cin(gnd),
	.combout(\rd_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~4 .lut_mask = 16'hA000;
defparam \rd_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \wr_data[5]~input (
	.i(wr_data[5]),
	.ibar(gnd),
	.o(\wr_data[5]~input_o ));
// synopsys translate_off
defparam \wr_data[5]~input .bus_hold = "false";
defparam \wr_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \sram_wr_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data[5]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[5] .is_wysiwyg = "true";
defparam \sram_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \sram_wr_data_last~5 (
// Equation(s):
// \sram_wr_data_last~5_combout  = (\last_start~q  & sram_wr_data[5])

	.dataa(\last_start~q ),
	.datab(gnd),
	.datac(sram_wr_data[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sram_wr_data_last~5_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~5 .lut_mask = 16'hA0A0;
defparam \sram_wr_data_last~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \sram_wr_data_last[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[5] .is_wysiwyg = "true";
defparam \sram_wr_data_last[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \wr_data_sram[5]~6 (
// Equation(s):
// \wr_data_sram[5]~6_combout  = (sram_wr_data_last[5] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(sram_wr_data_last[5]),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\wr_data_sram[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[5]~6 .lut_mask = 16'hC0F0;
defparam \wr_data_sram[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~125feeder (
// Equation(s):
// \SRAM_dut|SRAM~125feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~125feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \SRAM_dut|SRAM~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~125 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \SRAM_dut|SRAM~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~61 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \SRAM_dut|SRAM~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~93 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~29feeder (
// Equation(s):
// \SRAM_dut|SRAM~29feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~29feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~29feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~29feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \SRAM_dut|SRAM~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~29 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~760 (
// Equation(s):
// \SRAM_dut|SRAM~760_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~29_q ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~93_q ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~93_q ),
	.datad(\SRAM_dut|SRAM~29_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~760_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~760 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~761 (
// Equation(s):
// \SRAM_dut|SRAM~761_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~760_combout  & ((\SRAM_dut|SRAM~61_q ))) # (!\SRAM_dut|SRAM~760_combout  & (\SRAM_dut|SRAM~125_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~760_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~125_q ),
	.datac(\SRAM_dut|SRAM~61_q ),
	.datad(\SRAM_dut|SRAM~760_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~761_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~761 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~45feeder (
// Equation(s):
// \SRAM_dut|SRAM~45feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~45feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \SRAM_dut|SRAM~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~45 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \SRAM_dut|SRAM~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~109 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~13feeder (
// Equation(s):
// \SRAM_dut|SRAM~13feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~13feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \SRAM_dut|SRAM~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~13 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \SRAM_dut|SRAM~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~77 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~753 (
// Equation(s):
// \SRAM_dut|SRAM~753_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~13_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~77_q )))))

	.dataa(\SRAM_dut|SRAM~13_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~77_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~753_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~753 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~754 (
// Equation(s):
// \SRAM_dut|SRAM~754_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~753_combout  & (\SRAM_dut|SRAM~45_q )) # (!\SRAM_dut|SRAM~753_combout  & ((\SRAM_dut|SRAM~109_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~753_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~45_q ),
	.datac(\SRAM_dut|SRAM~109_q ),
	.datad(\SRAM_dut|SRAM~753_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~754_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~754 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~101feeder (
// Equation(s):
// \SRAM_dut|SRAM~101feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~101feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \SRAM_dut|SRAM~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~101 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \SRAM_dut|SRAM~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~69 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~757 (
// Equation(s):
// \SRAM_dut|SRAM~757_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~101_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~69_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~101_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~69_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~757_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~757 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \SRAM_dut|SRAM~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~37 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~5feeder (
// Equation(s):
// \SRAM_dut|SRAM~5feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~5feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \SRAM_dut|SRAM~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~5 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~758 (
// Equation(s):
// \SRAM_dut|SRAM~758_combout  = (\SRAM_dut|SRAM~757_combout  & (((\SRAM_dut|SRAM~37_q )) # (!\addr_sram[3]~3_combout ))) # (!\SRAM_dut|SRAM~757_combout  & (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~5_q ))))

	.dataa(\SRAM_dut|SRAM~757_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~37_q ),
	.datad(\SRAM_dut|SRAM~5_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~758_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~758 .lut_mask = 16'hE6A2;
defparam \SRAM_dut|SRAM~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~21feeder (
// Equation(s):
// \SRAM_dut|SRAM~21feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~21feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \SRAM_dut|SRAM~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~21 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \SRAM_dut|SRAM~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~53 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~117feeder (
// Equation(s):
// \SRAM_dut|SRAM~117feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~117feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \SRAM_dut|SRAM~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~117 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \SRAM_dut|SRAM~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~85 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~755 (
// Equation(s):
// \SRAM_dut|SRAM~755_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~117_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~85_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~117_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~85_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~755_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~755 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~756 (
// Equation(s):
// \SRAM_dut|SRAM~756_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~755_combout  & ((\SRAM_dut|SRAM~53_q ))) # (!\SRAM_dut|SRAM~755_combout  & (\SRAM_dut|SRAM~21_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~755_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~21_q ),
	.datac(\SRAM_dut|SRAM~53_q ),
	.datad(\SRAM_dut|SRAM~755_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~756_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~756 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~759 (
// Equation(s):
// \SRAM_dut|SRAM~759_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~756_combout )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~758_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~758_combout ),
	.datad(\SRAM_dut|SRAM~756_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~759_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~759 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~762 (
// Equation(s):
// \SRAM_dut|SRAM~762_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~759_combout  & (\SRAM_dut|SRAM~761_combout )) # (!\SRAM_dut|SRAM~759_combout  & ((\SRAM_dut|SRAM~754_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~759_combout ))))

	.dataa(\SRAM_dut|SRAM~761_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~754_combout ),
	.datad(\SRAM_dut|SRAM~759_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~762_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~762 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~285feeder (
// Equation(s):
// \SRAM_dut|SRAM~285feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~285feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \SRAM_dut|SRAM~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~285 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \SRAM_dut|SRAM~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~317 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~381feeder (
// Equation(s):
// \SRAM_dut|SRAM~381feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~381feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~381feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~381feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \SRAM_dut|SRAM~381 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~381 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \SRAM_dut|SRAM~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~349 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~729 (
// Equation(s):
// \SRAM_dut|SRAM~729_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~381_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~349_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~381_q ),
	.datac(\SRAM_dut|SRAM~349_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~729_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~729 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~730 (
// Equation(s):
// \SRAM_dut|SRAM~730_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~729_combout  & ((\SRAM_dut|SRAM~317_q ))) # (!\SRAM_dut|SRAM~729_combout  & (\SRAM_dut|SRAM~285_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~729_combout ))))

	.dataa(\SRAM_dut|SRAM~285_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~317_q ),
	.datad(\SRAM_dut|SRAM~729_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~730_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~730 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~357feeder (
// Equation(s):
// \SRAM_dut|SRAM~357feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~357feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N11
dffeas \SRAM_dut|SRAM~357 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~357 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \SRAM_dut|SRAM~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~293 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~261feeder (
// Equation(s):
// \SRAM_dut|SRAM~261feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~261feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \SRAM_dut|SRAM~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~261 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \SRAM_dut|SRAM~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~325 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~726 (
// Equation(s):
// \SRAM_dut|SRAM~726_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~261_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~325_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~261_q ),
	.datac(\SRAM_dut|SRAM~325_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~726_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~726 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~727 (
// Equation(s):
// \SRAM_dut|SRAM~727_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~726_combout  & ((\SRAM_dut|SRAM~293_q ))) # (!\SRAM_dut|SRAM~726_combout  & (\SRAM_dut|SRAM~357_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~726_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~357_q ),
	.datac(\SRAM_dut|SRAM~293_q ),
	.datad(\SRAM_dut|SRAM~726_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~727_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~727 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~365feeder (
// Equation(s):
// \SRAM_dut|SRAM~365feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~365feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \SRAM_dut|SRAM~365 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~365 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \SRAM_dut|SRAM~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~333 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~724 (
// Equation(s):
// \SRAM_dut|SRAM~724_combout  = (\addr_sram[3]~3_combout  & (((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~365_q )) # (!\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~333_q )))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~365_q ),
	.datac(\SRAM_dut|SRAM~333_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~724_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~724 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \SRAM_dut|SRAM~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~301 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~269feeder (
// Equation(s):
// \SRAM_dut|SRAM~269feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~269feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~269feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~269feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \SRAM_dut|SRAM~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~269 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~725 (
// Equation(s):
// \SRAM_dut|SRAM~725_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~724_combout  & (\SRAM_dut|SRAM~301_q )) # (!\SRAM_dut|SRAM~724_combout  & ((\SRAM_dut|SRAM~269_q ))))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~724_combout ))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~724_combout ),
	.datac(\SRAM_dut|SRAM~301_q ),
	.datad(\SRAM_dut|SRAM~269_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~725_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~725 .lut_mask = 16'hE6C4;
defparam \SRAM_dut|SRAM~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~728 (
// Equation(s):
// \SRAM_dut|SRAM~728_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout )) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~725_combout ))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~727_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~727_combout ),
	.datad(\SRAM_dut|SRAM~725_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~728_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~728 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~277feeder (
// Equation(s):
// \SRAM_dut|SRAM~277feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~277feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~277feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~277feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \SRAM_dut|SRAM~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~277 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \SRAM_dut|SRAM~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~341 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~722 (
// Equation(s):
// \SRAM_dut|SRAM~722_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~277_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~341_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\SRAM_dut|SRAM~277_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~341_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~722_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~722 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \SRAM_dut|SRAM~373 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~373 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~309feeder (
// Equation(s):
// \SRAM_dut|SRAM~309feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~309feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \SRAM_dut|SRAM~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~309 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~723 (
// Equation(s):
// \SRAM_dut|SRAM~723_combout  = (\SRAM_dut|SRAM~722_combout  & (((\SRAM_dut|SRAM~309_q )) # (!\addr_sram[2]~2_combout ))) # (!\SRAM_dut|SRAM~722_combout  & (\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~373_q )))

	.dataa(\SRAM_dut|SRAM~722_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~373_q ),
	.datad(\SRAM_dut|SRAM~309_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~723_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~723 .lut_mask = 16'hEA62;
defparam \SRAM_dut|SRAM~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~731 (
// Equation(s):
// \SRAM_dut|SRAM~731_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~728_combout  & (\SRAM_dut|SRAM~730_combout )) # (!\SRAM_dut|SRAM~728_combout  & ((\SRAM_dut|SRAM~723_combout ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~728_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~730_combout ),
	.datac(\SRAM_dut|SRAM~728_combout ),
	.datad(\SRAM_dut|SRAM~723_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~731_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~731 .lut_mask = 16'hDAD0;
defparam \SRAM_dut|SRAM~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~253feeder (
// Equation(s):
// \SRAM_dut|SRAM~253feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~253feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \SRAM_dut|SRAM~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~253 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \SRAM_dut|SRAM~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~245 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~237feeder (
// Equation(s):
// \SRAM_dut|SRAM~237feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~237feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \SRAM_dut|SRAM~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~237 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \SRAM_dut|SRAM~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~229 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~732 (
// Equation(s):
// \SRAM_dut|SRAM~732_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~237_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~229_q )))))

	.dataa(\SRAM_dut|SRAM~237_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~229_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~732_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~732 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~733 (
// Equation(s):
// \SRAM_dut|SRAM~733_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~732_combout  & (\SRAM_dut|SRAM~253_q )) # (!\SRAM_dut|SRAM~732_combout  & ((\SRAM_dut|SRAM~245_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~732_combout ))))

	.dataa(\SRAM_dut|SRAM~253_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~245_q ),
	.datad(\SRAM_dut|SRAM~732_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~733_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~733 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~181feeder (
// Equation(s):
// \SRAM_dut|SRAM~181feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~181feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \SRAM_dut|SRAM~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~181 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N21
dffeas \SRAM_dut|SRAM~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~189 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~173feeder (
// Equation(s):
// \SRAM_dut|SRAM~173feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~173feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N21
dffeas \SRAM_dut|SRAM~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~173 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N19
dffeas \SRAM_dut|SRAM~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~165 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~739 (
// Equation(s):
// \SRAM_dut|SRAM~739_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~173_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~165_q )))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~173_q ),
	.datac(\SRAM_dut|SRAM~165_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~739_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~739 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~740 (
// Equation(s):
// \SRAM_dut|SRAM~740_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~739_combout  & ((\SRAM_dut|SRAM~189_q ))) # (!\SRAM_dut|SRAM~739_combout  & (\SRAM_dut|SRAM~181_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~739_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~181_q ),
	.datac(\SRAM_dut|SRAM~189_q ),
	.datad(\SRAM_dut|SRAM~739_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~740_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~740 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~205feeder (
// Equation(s):
// \SRAM_dut|SRAM~205feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~205feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \SRAM_dut|SRAM~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~205 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \SRAM_dut|SRAM~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~221 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~213feeder (
// Equation(s):
// \SRAM_dut|SRAM~213feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~213feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \SRAM_dut|SRAM~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~213 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \SRAM_dut|SRAM~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~197 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~736 (
// Equation(s):
// \SRAM_dut|SRAM~736_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~213_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~197_q )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~213_q ),
	.datac(\SRAM_dut|SRAM~197_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~736_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~736 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~737 (
// Equation(s):
// \SRAM_dut|SRAM~737_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~736_combout  & ((\SRAM_dut|SRAM~221_q ))) # (!\SRAM_dut|SRAM~736_combout  & (\SRAM_dut|SRAM~205_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~736_combout ))))

	.dataa(\SRAM_dut|SRAM~205_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~221_q ),
	.datad(\SRAM_dut|SRAM~736_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~737_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~737 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~141feeder (
// Equation(s):
// \SRAM_dut|SRAM~141feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~141feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \SRAM_dut|SRAM~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~141 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N15
dffeas \SRAM_dut|SRAM~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~157 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~149feeder (
// Equation(s):
// \SRAM_dut|SRAM~149feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~149feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~149feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~149feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \SRAM_dut|SRAM~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~149feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~149 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N5
dffeas \SRAM_dut|SRAM~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~133 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~734 (
// Equation(s):
// \SRAM_dut|SRAM~734_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~149_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~133_q )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~149_q ),
	.datac(\SRAM_dut|SRAM~133_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~734_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~734 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~735 (
// Equation(s):
// \SRAM_dut|SRAM~735_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~734_combout  & ((\SRAM_dut|SRAM~157_q ))) # (!\SRAM_dut|SRAM~734_combout  & (\SRAM_dut|SRAM~141_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~734_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~141_q ),
	.datac(\SRAM_dut|SRAM~157_q ),
	.datad(\SRAM_dut|SRAM~734_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~735_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~735 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~738 (
// Equation(s):
// \SRAM_dut|SRAM~738_combout  = (\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout ) # ((\SRAM_dut|SRAM~735_combout )))) # (!\addr_sram[3]~3_combout  & (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~737_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~737_combout ),
	.datad(\SRAM_dut|SRAM~735_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~738_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~738 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~741 (
// Equation(s):
// \SRAM_dut|SRAM~741_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~738_combout  & ((\SRAM_dut|SRAM~740_combout ))) # (!\SRAM_dut|SRAM~738_combout  & (\SRAM_dut|SRAM~733_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~738_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~733_combout ),
	.datac(\SRAM_dut|SRAM~740_combout ),
	.datad(\SRAM_dut|SRAM~738_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~741_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~741 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~413feeder (
// Equation(s):
// \SRAM_dut|SRAM~413feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~413feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \SRAM_dut|SRAM~413 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~413 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \SRAM_dut|SRAM~405 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~405 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~397feeder (
// Equation(s):
// \SRAM_dut|SRAM~397feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~397feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~397feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~397feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \SRAM_dut|SRAM~397 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~397 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \SRAM_dut|SRAM~389 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~389 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~742 (
// Equation(s):
// \SRAM_dut|SRAM~742_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~397_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~389_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~397_q ),
	.datac(\SRAM_dut|SRAM~389_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~742_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~742 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~743 (
// Equation(s):
// \SRAM_dut|SRAM~743_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~742_combout  & (\SRAM_dut|SRAM~413_q )) # (!\SRAM_dut|SRAM~742_combout  & ((\SRAM_dut|SRAM~405_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~742_combout ))))

	.dataa(\SRAM_dut|SRAM~413_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~405_q ),
	.datad(\SRAM_dut|SRAM~742_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~743_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~743 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~429feeder (
// Equation(s):
// \SRAM_dut|SRAM~429feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~429feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \SRAM_dut|SRAM~429 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~429 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \SRAM_dut|SRAM~445 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~445 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \SRAM_dut|SRAM~421 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~421 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~437feeder (
// Equation(s):
// \SRAM_dut|SRAM~437feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[5]~6_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~437feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~437feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~437feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \SRAM_dut|SRAM~437 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~437 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~749 (
// Equation(s):
// \SRAM_dut|SRAM~749_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~437_q )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~421_q )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~421_q ),
	.datad(\SRAM_dut|SRAM~437_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~749_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~749 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~750 (
// Equation(s):
// \SRAM_dut|SRAM~750_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~749_combout  & ((\SRAM_dut|SRAM~445_q ))) # (!\SRAM_dut|SRAM~749_combout  & (\SRAM_dut|SRAM~429_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~749_combout ))))

	.dataa(\SRAM_dut|SRAM~429_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~445_q ),
	.datad(\SRAM_dut|SRAM~749_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~750_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~750 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~469feeder (
// Equation(s):
// \SRAM_dut|SRAM~469feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~469feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~469feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~469feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \SRAM_dut|SRAM~469 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~469feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~469 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \SRAM_dut|SRAM~477 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~477 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \SRAM_dut|SRAM~453 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~453 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~461feeder (
// Equation(s):
// \SRAM_dut|SRAM~461feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~461feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \SRAM_dut|SRAM~461 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~461 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~746 (
// Equation(s):
// \SRAM_dut|SRAM~746_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout )) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~461_q ))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~453_q ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~453_q ),
	.datad(\SRAM_dut|SRAM~461_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~746_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~746 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~747 (
// Equation(s):
// \SRAM_dut|SRAM~747_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~746_combout  & ((\SRAM_dut|SRAM~477_q ))) # (!\SRAM_dut|SRAM~746_combout  & (\SRAM_dut|SRAM~469_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~746_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~469_q ),
	.datac(\SRAM_dut|SRAM~477_q ),
	.datad(\SRAM_dut|SRAM~746_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~747_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~747 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~493feeder (
// Equation(s):
// \SRAM_dut|SRAM~493feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~493feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~493feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~493feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \SRAM_dut|SRAM~493 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~493 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \SRAM_dut|SRAM~509 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~509 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~501feeder (
// Equation(s):
// \SRAM_dut|SRAM~501feeder_combout  = \wr_data_sram[5]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~501feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \SRAM_dut|SRAM~501 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~501 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \SRAM_dut|SRAM~485 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[5]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~485 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~744 (
// Equation(s):
// \SRAM_dut|SRAM~744_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~501_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~485_q )))))

	.dataa(\SRAM_dut|SRAM~501_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~485_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~744_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~744 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~745 (
// Equation(s):
// \SRAM_dut|SRAM~745_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~744_combout  & ((\SRAM_dut|SRAM~509_q ))) # (!\SRAM_dut|SRAM~744_combout  & (\SRAM_dut|SRAM~493_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~744_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~493_q ),
	.datac(\SRAM_dut|SRAM~509_q ),
	.datad(\SRAM_dut|SRAM~744_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~745_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~745 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~748 (
// Equation(s):
// \SRAM_dut|SRAM~748_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~745_combout ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~747_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~747_combout ),
	.datad(\SRAM_dut|SRAM~745_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~748_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~748 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~751 (
// Equation(s):
// \SRAM_dut|SRAM~751_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~748_combout  & ((\SRAM_dut|SRAM~750_combout ))) # (!\SRAM_dut|SRAM~748_combout  & (\SRAM_dut|SRAM~743_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~748_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~743_combout ),
	.datac(\SRAM_dut|SRAM~750_combout ),
	.datad(\SRAM_dut|SRAM~748_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~751_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~751 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~752 (
// Equation(s):
// \SRAM_dut|SRAM~752_combout  = (\addr_sram[4]~5_combout  & (\addr_sram[5]~4_combout )) # (!\addr_sram[4]~5_combout  & ((\addr_sram[5]~4_combout  & (\SRAM_dut|SRAM~741_combout )) # (!\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~751_combout )))))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~741_combout ),
	.datad(\SRAM_dut|SRAM~751_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~752_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~752 .lut_mask = 16'hD9C8;
defparam \SRAM_dut|SRAM~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~763 (
// Equation(s):
// \SRAM_dut|SRAM~763_combout  = (\addr_sram[4]~5_combout  & ((\SRAM_dut|SRAM~752_combout  & (\SRAM_dut|SRAM~762_combout )) # (!\SRAM_dut|SRAM~752_combout  & ((\SRAM_dut|SRAM~731_combout ))))) # (!\addr_sram[4]~5_combout  & (((\SRAM_dut|SRAM~752_combout ))))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|SRAM~762_combout ),
	.datac(\SRAM_dut|SRAM~731_combout ),
	.datad(\SRAM_dut|SRAM~752_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~763_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~763 .lut_mask = 16'hDDA0;
defparam \SRAM_dut|SRAM~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \SRAM_dut|rd_data~5 (
// Equation(s):
// \SRAM_dut|rd_data~5_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~763_combout ))

	.dataa(\sram_ena~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|SRAM~763_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~5 .lut_mask = 16'hA000;
defparam \SRAM_dut|rd_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \SRAM_dut|rd_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[5] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \rd_data~5 (
// Equation(s):
// \rd_data~5_combout  = (\SRAM_dut|rd_data [5] & (\rst_n~input_o  & \rw_ena~input_o ))

	.dataa(\SRAM_dut|rd_data [5]),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\rw_ena~input_o ),
	.cin(gnd),
	.combout(\rd_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~5 .lut_mask = 16'hA000;
defparam \rd_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \wr_data[6]~input (
	.i(wr_data[6]),
	.ibar(gnd),
	.o(\wr_data[6]~input_o ));
// synopsys translate_off
defparam \wr_data[6]~input .bus_hold = "false";
defparam \wr_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \sram_wr_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data[6]~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[6] .is_wysiwyg = "true";
defparam \sram_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \sram_wr_data_last~6 (
// Equation(s):
// \sram_wr_data_last~6_combout  = (\last_start~q  & sram_wr_data[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\last_start~q ),
	.datad(sram_wr_data[6]),
	.cin(gnd),
	.combout(\sram_wr_data_last~6_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~6 .lut_mask = 16'hF000;
defparam \sram_wr_data_last~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \sram_wr_data_last[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[6] .is_wysiwyg = "true";
defparam \sram_wr_data_last[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \wr_data_sram[6]~7 (
// Equation(s):
// \wr_data_sram[6]~7_combout  = (sram_wr_data_last[6] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(gnd),
	.datab(\rst_n~input_o ),
	.datac(sram_wr_data_last[6]),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\wr_data_sram[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[6]~7 .lut_mask = 16'hC0F0;
defparam \wr_data_sram[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~30feeder (
// Equation(s):
// \SRAM_dut|SRAM~30feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~30feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \SRAM_dut|SRAM~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~30 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N27
dffeas \SRAM_dut|SRAM~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~94 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~802 (
// Equation(s):
// \SRAM_dut|SRAM~802_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~30_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~94_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~30_q ),
	.datac(\SRAM_dut|SRAM~94_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~802_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~802 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~126feeder (
// Equation(s):
// \SRAM_dut|SRAM~126feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~126feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N11
dffeas \SRAM_dut|SRAM~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~126 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \SRAM_dut|SRAM~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~62 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~803 (
// Equation(s):
// \SRAM_dut|SRAM~803_combout  = (\SRAM_dut|SRAM~802_combout  & (((\SRAM_dut|SRAM~62_q ) # (!\addr_sram[2]~2_combout )))) # (!\SRAM_dut|SRAM~802_combout  & (\SRAM_dut|SRAM~126_q  & ((\addr_sram[2]~2_combout ))))

	.dataa(\SRAM_dut|SRAM~802_combout ),
	.datab(\SRAM_dut|SRAM~126_q ),
	.datac(\SRAM_dut|SRAM~62_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~803_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~803 .lut_mask = 16'hE4AA;
defparam \SRAM_dut|SRAM~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~46feeder (
// Equation(s):
// \SRAM_dut|SRAM~46feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~46feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \SRAM_dut|SRAM~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~46 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~14feeder (
// Equation(s):
// \SRAM_dut|SRAM~14feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~14feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \SRAM_dut|SRAM~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~14 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \SRAM_dut|SRAM~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~78 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~795 (
// Equation(s):
// \SRAM_dut|SRAM~795_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~14_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~78_q )))))

	.dataa(\SRAM_dut|SRAM~14_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~78_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~795_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~795 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \SRAM_dut|SRAM~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~110 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~796 (
// Equation(s):
// \SRAM_dut|SRAM~796_combout  = (\SRAM_dut|SRAM~795_combout  & ((\SRAM_dut|SRAM~46_q ) # ((!\addr_sram[2]~2_combout )))) # (!\SRAM_dut|SRAM~795_combout  & (((\SRAM_dut|SRAM~110_q  & \addr_sram[2]~2_combout ))))

	.dataa(\SRAM_dut|SRAM~46_q ),
	.datab(\SRAM_dut|SRAM~795_combout ),
	.datac(\SRAM_dut|SRAM~110_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~796_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~796 .lut_mask = 16'hB8CC;
defparam \SRAM_dut|SRAM~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~6feeder (
// Equation(s):
// \SRAM_dut|SRAM~6feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~6feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \SRAM_dut|SRAM~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~6 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \SRAM_dut|SRAM~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~38 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~102feeder (
// Equation(s):
// \SRAM_dut|SRAM~102feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~102feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \SRAM_dut|SRAM~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~102 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \SRAM_dut|SRAM~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~70 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~799 (
// Equation(s):
// \SRAM_dut|SRAM~799_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~102_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~70_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~102_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~70_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~799_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~799 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~800 (
// Equation(s):
// \SRAM_dut|SRAM~800_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~799_combout  & ((\SRAM_dut|SRAM~38_q ))) # (!\SRAM_dut|SRAM~799_combout  & (\SRAM_dut|SRAM~6_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~799_combout ))))

	.dataa(\SRAM_dut|SRAM~6_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~38_q ),
	.datad(\SRAM_dut|SRAM~799_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~800_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~800 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~22feeder (
// Equation(s):
// \SRAM_dut|SRAM~22feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~22feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~22feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~22feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \SRAM_dut|SRAM~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~22 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \SRAM_dut|SRAM~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~54 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~118feeder (
// Equation(s):
// \SRAM_dut|SRAM~118feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~118feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \SRAM_dut|SRAM~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~118 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \SRAM_dut|SRAM~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~86 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~797 (
// Equation(s):
// \SRAM_dut|SRAM~797_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~118_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~86_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~118_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~86_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~797_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~797 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~798 (
// Equation(s):
// \SRAM_dut|SRAM~798_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~797_combout  & ((\SRAM_dut|SRAM~54_q ))) # (!\SRAM_dut|SRAM~797_combout  & (\SRAM_dut|SRAM~22_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~797_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~22_q ),
	.datac(\SRAM_dut|SRAM~54_q ),
	.datad(\SRAM_dut|SRAM~797_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~798_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~798 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~801 (
// Equation(s):
// \SRAM_dut|SRAM~801_combout  = (\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout ) # ((\SRAM_dut|SRAM~798_combout )))) # (!\addr_sram[1]~0_combout  & (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~800_combout )))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~800_combout ),
	.datad(\SRAM_dut|SRAM~798_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~801_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~801 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~804 (
// Equation(s):
// \SRAM_dut|SRAM~804_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~801_combout  & (\SRAM_dut|SRAM~803_combout )) # (!\SRAM_dut|SRAM~801_combout  & ((\SRAM_dut|SRAM~796_combout ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~801_combout ))))

	.dataa(\SRAM_dut|SRAM~803_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~796_combout ),
	.datad(\SRAM_dut|SRAM~801_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~804_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~804 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~254feeder (
// Equation(s):
// \SRAM_dut|SRAM~254feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~254feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \SRAM_dut|SRAM~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~254 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~238feeder (
// Equation(s):
// \SRAM_dut|SRAM~238feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~238feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \SRAM_dut|SRAM~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~238 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \SRAM_dut|SRAM~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~230 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~764 (
// Equation(s):
// \SRAM_dut|SRAM~764_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~238_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~230_q )))))

	.dataa(\SRAM_dut|SRAM~238_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~230_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~764_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~764 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \SRAM_dut|SRAM~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~246 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~765 (
// Equation(s):
// \SRAM_dut|SRAM~765_combout  = (\SRAM_dut|SRAM~764_combout  & ((\SRAM_dut|SRAM~254_q ) # ((!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~764_combout  & (((\SRAM_dut|SRAM~246_q  & \addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~254_q ),
	.datab(\SRAM_dut|SRAM~764_combout ),
	.datac(\SRAM_dut|SRAM~246_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~765_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~765 .lut_mask = 16'hB8CC;
defparam \SRAM_dut|SRAM~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~190feeder (
// Equation(s):
// \SRAM_dut|SRAM~190feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~190feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N1
dffeas \SRAM_dut|SRAM~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~190 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \SRAM_dut|SRAM~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~182 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~166feeder (
// Equation(s):
// \SRAM_dut|SRAM~166feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~166feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N7
dffeas \SRAM_dut|SRAM~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~166 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~174feeder (
// Equation(s):
// \SRAM_dut|SRAM~174feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~174feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \SRAM_dut|SRAM~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~174 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~771 (
// Equation(s):
// \SRAM_dut|SRAM~771_combout  = (\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~174_q ) # (\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~166_q  & ((!\addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~166_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~174_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~771_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~771 .lut_mask = 16'hCCE2;
defparam \SRAM_dut|SRAM~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~772 (
// Equation(s):
// \SRAM_dut|SRAM~772_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~771_combout  & (\SRAM_dut|SRAM~190_q )) # (!\SRAM_dut|SRAM~771_combout  & ((\SRAM_dut|SRAM~182_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~771_combout ))))

	.dataa(\SRAM_dut|SRAM~190_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~182_q ),
	.datad(\SRAM_dut|SRAM~771_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~772_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~772 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~206feeder (
// Equation(s):
// \SRAM_dut|SRAM~206feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~206feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \SRAM_dut|SRAM~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~206 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~214feeder (
// Equation(s):
// \SRAM_dut|SRAM~214feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~214feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \SRAM_dut|SRAM~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~214 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N29
dffeas \SRAM_dut|SRAM~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~198 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~768 (
// Equation(s):
// \SRAM_dut|SRAM~768_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~214_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~198_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\SRAM_dut|SRAM~214_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~198_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~768_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~768 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \SRAM_dut|SRAM~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~222 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~769 (
// Equation(s):
// \SRAM_dut|SRAM~769_combout  = (\SRAM_dut|SRAM~768_combout  & (((\SRAM_dut|SRAM~222_q ) # (!\addr_sram[0]~1_combout )))) # (!\SRAM_dut|SRAM~768_combout  & (\SRAM_dut|SRAM~206_q  & ((\addr_sram[0]~1_combout ))))

	.dataa(\SRAM_dut|SRAM~206_q ),
	.datab(\SRAM_dut|SRAM~768_combout ),
	.datac(\SRAM_dut|SRAM~222_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~769_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~769 .lut_mask = 16'hE2CC;
defparam \SRAM_dut|SRAM~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~142feeder (
// Equation(s):
// \SRAM_dut|SRAM~142feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~142feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \SRAM_dut|SRAM~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~142 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N23
dffeas \SRAM_dut|SRAM~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~158 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~150feeder (
// Equation(s):
// \SRAM_dut|SRAM~150feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~150feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \SRAM_dut|SRAM~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~150 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N1
dffeas \SRAM_dut|SRAM~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~134 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~766 (
// Equation(s):
// \SRAM_dut|SRAM~766_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~150_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~134_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~150_q ),
	.datac(\SRAM_dut|SRAM~134_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~766_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~766 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~767 (
// Equation(s):
// \SRAM_dut|SRAM~767_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~766_combout  & ((\SRAM_dut|SRAM~158_q ))) # (!\SRAM_dut|SRAM~766_combout  & (\SRAM_dut|SRAM~142_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~766_combout ))))

	.dataa(\SRAM_dut|SRAM~142_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~158_q ),
	.datad(\SRAM_dut|SRAM~766_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~767_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~767 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~770 (
// Equation(s):
// \SRAM_dut|SRAM~770_combout  = (\addr_sram[2]~2_combout  & (\addr_sram[3]~3_combout )) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~767_combout ))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~769_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~769_combout ),
	.datad(\SRAM_dut|SRAM~767_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~770_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~770 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~773 (
// Equation(s):
// \SRAM_dut|SRAM~773_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~770_combout  & ((\SRAM_dut|SRAM~772_combout ))) # (!\SRAM_dut|SRAM~770_combout  & (\SRAM_dut|SRAM~765_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~770_combout ))))

	.dataa(\SRAM_dut|SRAM~765_combout ),
	.datab(\SRAM_dut|SRAM~772_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\SRAM_dut|SRAM~770_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~773_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~773 .lut_mask = 16'hCFA0;
defparam \SRAM_dut|SRAM~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~310feeder (
// Equation(s):
// \SRAM_dut|SRAM~310feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~310feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \SRAM_dut|SRAM~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~310 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \SRAM_dut|SRAM~374 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~374 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~278feeder (
// Equation(s):
// \SRAM_dut|SRAM~278feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~278feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \SRAM_dut|SRAM~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~278 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \SRAM_dut|SRAM~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~342 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~774 (
// Equation(s):
// \SRAM_dut|SRAM~774_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~278_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~342_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~278_q ),
	.datac(\SRAM_dut|SRAM~342_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~774_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~774 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~775 (
// Equation(s):
// \SRAM_dut|SRAM~775_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~774_combout  & (\SRAM_dut|SRAM~310_q )) # (!\SRAM_dut|SRAM~774_combout  & ((\SRAM_dut|SRAM~374_q ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~774_combout ))))

	.dataa(\SRAM_dut|SRAM~310_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~374_q ),
	.datad(\SRAM_dut|SRAM~774_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~775_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~775 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~286feeder (
// Equation(s):
// \SRAM_dut|SRAM~286feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~286feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~286feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~286feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \SRAM_dut|SRAM~286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~286 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~382feeder (
// Equation(s):
// \SRAM_dut|SRAM~382feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~382feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \SRAM_dut|SRAM~382 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~382 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \SRAM_dut|SRAM~350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~350 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~781 (
// Equation(s):
// \SRAM_dut|SRAM~781_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~382_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~350_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~382_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~350_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~781_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~781 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \SRAM_dut|SRAM~318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~318 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~782 (
// Equation(s):
// \SRAM_dut|SRAM~782_combout  = (\SRAM_dut|SRAM~781_combout  & (((\SRAM_dut|SRAM~318_q ) # (!\addr_sram[3]~3_combout )))) # (!\SRAM_dut|SRAM~781_combout  & (\SRAM_dut|SRAM~286_q  & ((\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~286_q ),
	.datab(\SRAM_dut|SRAM~781_combout ),
	.datac(\SRAM_dut|SRAM~318_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~782_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~782 .lut_mask = 16'hE2CC;
defparam \SRAM_dut|SRAM~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~358feeder (
// Equation(s):
// \SRAM_dut|SRAM~358feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~358feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \SRAM_dut|SRAM~358 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~358 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \SRAM_dut|SRAM~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~294 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~262feeder (
// Equation(s):
// \SRAM_dut|SRAM~262feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~262feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \SRAM_dut|SRAM~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~262 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \SRAM_dut|SRAM~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~326 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~778 (
// Equation(s):
// \SRAM_dut|SRAM~778_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~262_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~326_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~262_q ),
	.datac(\SRAM_dut|SRAM~326_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~778_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~778 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~779 (
// Equation(s):
// \SRAM_dut|SRAM~779_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~778_combout  & ((\SRAM_dut|SRAM~294_q ))) # (!\SRAM_dut|SRAM~778_combout  & (\SRAM_dut|SRAM~358_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~778_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~358_q ),
	.datac(\SRAM_dut|SRAM~294_q ),
	.datad(\SRAM_dut|SRAM~778_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~779_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~779 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~270feeder (
// Equation(s):
// \SRAM_dut|SRAM~270feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~270feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \SRAM_dut|SRAM~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~270 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \SRAM_dut|SRAM~302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~302 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~366feeder (
// Equation(s):
// \SRAM_dut|SRAM~366feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~366feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \SRAM_dut|SRAM~366 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~366 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \SRAM_dut|SRAM~334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~334 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~776 (
// Equation(s):
// \SRAM_dut|SRAM~776_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~366_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~334_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~366_q ),
	.datac(\SRAM_dut|SRAM~334_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~776_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~776 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~777 (
// Equation(s):
// \SRAM_dut|SRAM~777_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~776_combout  & ((\SRAM_dut|SRAM~302_q ))) # (!\SRAM_dut|SRAM~776_combout  & (\SRAM_dut|SRAM~270_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~776_combout ))))

	.dataa(\SRAM_dut|SRAM~270_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~302_q ),
	.datad(\SRAM_dut|SRAM~776_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~777_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~777 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~780 (
// Equation(s):
// \SRAM_dut|SRAM~780_combout  = (\addr_sram[1]~0_combout  & (\addr_sram[0]~1_combout )) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~777_combout ))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~779_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~779_combout ),
	.datad(\SRAM_dut|SRAM~777_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~780_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~780 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~783 (
// Equation(s):
// \SRAM_dut|SRAM~783_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~780_combout  & ((\SRAM_dut|SRAM~782_combout ))) # (!\SRAM_dut|SRAM~780_combout  & (\SRAM_dut|SRAM~775_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~780_combout ))))

	.dataa(\SRAM_dut|SRAM~775_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~782_combout ),
	.datad(\SRAM_dut|SRAM~780_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~783_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~783 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~430feeder (
// Equation(s):
// \SRAM_dut|SRAM~430feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~430feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~430feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~430feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \SRAM_dut|SRAM~430 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~430 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~438feeder (
// Equation(s):
// \SRAM_dut|SRAM~438feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~438feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \SRAM_dut|SRAM~438 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~438 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \SRAM_dut|SRAM~422 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~422 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~791 (
// Equation(s):
// \SRAM_dut|SRAM~791_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~438_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~422_q )))))

	.dataa(\SRAM_dut|SRAM~438_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~422_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~791_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~791 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \SRAM_dut|SRAM~446 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~446 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~792 (
// Equation(s):
// \SRAM_dut|SRAM~792_combout  = (\SRAM_dut|SRAM~791_combout  & (((\SRAM_dut|SRAM~446_q ) # (!\addr_sram[0]~1_combout )))) # (!\SRAM_dut|SRAM~791_combout  & (\SRAM_dut|SRAM~430_q  & ((\addr_sram[0]~1_combout ))))

	.dataa(\SRAM_dut|SRAM~430_q ),
	.datab(\SRAM_dut|SRAM~791_combout ),
	.datac(\SRAM_dut|SRAM~446_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~792_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~792 .lut_mask = 16'hE2CC;
defparam \SRAM_dut|SRAM~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~414feeder (
// Equation(s):
// \SRAM_dut|SRAM~414feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~414feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \SRAM_dut|SRAM~414 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~414 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \SRAM_dut|SRAM~406 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~406 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~398feeder (
// Equation(s):
// \SRAM_dut|SRAM~398feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~398feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~398feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~398feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \SRAM_dut|SRAM~398 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~398 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N11
dffeas \SRAM_dut|SRAM~390 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~390 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~784 (
// Equation(s):
// \SRAM_dut|SRAM~784_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~398_q ) # ((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~390_q  & !\addr_sram[1]~0_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~398_q ),
	.datac(\SRAM_dut|SRAM~390_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~784_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~784 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~785 (
// Equation(s):
// \SRAM_dut|SRAM~785_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~784_combout  & (\SRAM_dut|SRAM~414_q )) # (!\SRAM_dut|SRAM~784_combout  & ((\SRAM_dut|SRAM~406_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~784_combout ))))

	.dataa(\SRAM_dut|SRAM~414_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~406_q ),
	.datad(\SRAM_dut|SRAM~784_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~785_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~785 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~470feeder (
// Equation(s):
// \SRAM_dut|SRAM~470feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~470feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \SRAM_dut|SRAM~470 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~470 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \SRAM_dut|SRAM~478 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~478 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~462feeder (
// Equation(s):
// \SRAM_dut|SRAM~462feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~462feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~462feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~462feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \SRAM_dut|SRAM~462 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~462 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \SRAM_dut|SRAM~454 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~454 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~788 (
// Equation(s):
// \SRAM_dut|SRAM~788_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~462_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~454_q )))))

	.dataa(\SRAM_dut|SRAM~462_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~454_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~788_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~788 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~789 (
// Equation(s):
// \SRAM_dut|SRAM~789_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~788_combout  & ((\SRAM_dut|SRAM~478_q ))) # (!\SRAM_dut|SRAM~788_combout  & (\SRAM_dut|SRAM~470_q )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~788_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~470_q ),
	.datac(\SRAM_dut|SRAM~478_q ),
	.datad(\SRAM_dut|SRAM~788_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~789_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~789 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~494feeder (
// Equation(s):
// \SRAM_dut|SRAM~494feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[6]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~494feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~494feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~494feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \SRAM_dut|SRAM~494 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~494 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \SRAM_dut|SRAM~510 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~510 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~502feeder (
// Equation(s):
// \SRAM_dut|SRAM~502feeder_combout  = \wr_data_sram[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[6]~7_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~502feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \SRAM_dut|SRAM~502 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~502 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \SRAM_dut|SRAM~486 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~486 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~786 (
// Equation(s):
// \SRAM_dut|SRAM~786_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~502_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~486_q )))))

	.dataa(\SRAM_dut|SRAM~502_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~486_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~786_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~786 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~787 (
// Equation(s):
// \SRAM_dut|SRAM~787_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~786_combout  & ((\SRAM_dut|SRAM~510_q ))) # (!\SRAM_dut|SRAM~786_combout  & (\SRAM_dut|SRAM~494_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~786_combout ))))

	.dataa(\SRAM_dut|SRAM~494_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~510_q ),
	.datad(\SRAM_dut|SRAM~786_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~787_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~787 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~790 (
// Equation(s):
// \SRAM_dut|SRAM~790_combout  = (\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout ) # ((\SRAM_dut|SRAM~787_combout )))) # (!\addr_sram[2]~2_combout  & (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~789_combout )))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~789_combout ),
	.datad(\SRAM_dut|SRAM~787_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~790_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~790 .lut_mask = 16'hBA98;
defparam \SRAM_dut|SRAM~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~793 (
// Equation(s):
// \SRAM_dut|SRAM~793_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~790_combout  & (\SRAM_dut|SRAM~792_combout )) # (!\SRAM_dut|SRAM~790_combout  & ((\SRAM_dut|SRAM~785_combout ))))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~790_combout ))))

	.dataa(\SRAM_dut|SRAM~792_combout ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~785_combout ),
	.datad(\SRAM_dut|SRAM~790_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~793_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~793 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~794 (
// Equation(s):
// \SRAM_dut|SRAM~794_combout  = (\addr_sram[5]~4_combout  & (((\addr_sram[4]~5_combout )))) # (!\addr_sram[5]~4_combout  & ((\addr_sram[4]~5_combout  & (\SRAM_dut|SRAM~783_combout )) # (!\addr_sram[4]~5_combout  & ((\SRAM_dut|SRAM~793_combout )))))

	.dataa(\SRAM_dut|SRAM~783_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\addr_sram[4]~5_combout ),
	.datad(\SRAM_dut|SRAM~793_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~794_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~794 .lut_mask = 16'hE3E0;
defparam \SRAM_dut|SRAM~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~805 (
// Equation(s):
// \SRAM_dut|SRAM~805_combout  = (\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~794_combout  & (\SRAM_dut|SRAM~804_combout )) # (!\SRAM_dut|SRAM~794_combout  & ((\SRAM_dut|SRAM~773_combout ))))) # (!\addr_sram[5]~4_combout  & (((\SRAM_dut|SRAM~794_combout ))))

	.dataa(\SRAM_dut|SRAM~804_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|SRAM~773_combout ),
	.datad(\SRAM_dut|SRAM~794_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~805_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~805 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \SRAM_dut|rd_data~6 (
// Equation(s):
// \SRAM_dut|rd_data~6_combout  = (\sram_ena~q  & (\rst_n~input_o  & \SRAM_dut|SRAM~805_combout ))

	.dataa(\sram_ena~q ),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\SRAM_dut|SRAM~805_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~6 .lut_mask = 16'hA000;
defparam \SRAM_dut|rd_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \SRAM_dut|rd_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[6] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \rd_data~6 (
// Equation(s):
// \rd_data~6_combout  = (\rst_n~input_o  & (\SRAM_dut|rd_data [6] & \rw_ena~input_o ))

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\SRAM_dut|rd_data [6]),
	.datad(\rw_ena~input_o ),
	.cin(gnd),
	.combout(\rd_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~6 .lut_mask = 16'hA000;
defparam \rd_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \SRAM_dut|rd_data~7 (
// Equation(s):
// \SRAM_dut|rd_data~7_combout  = (\rst_n~input_o  & \sram_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_n~input_o ),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~7 .lut_mask = 16'hF000;
defparam \SRAM_dut|rd_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \wr_data[7]~input (
	.i(wr_data[7]),
	.ibar(gnd),
	.o(\wr_data[7]~input_o ));
// synopsys translate_off
defparam \wr_data[7]~input .bus_hold = "false";
defparam \wr_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb \sram_wr_data[7]~feeder (
// Equation(s):
// \sram_wr_data[7]~feeder_combout  = \wr_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data[7]~input_o ),
	.cin(gnd),
	.combout(\sram_wr_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data[7]~feeder .lut_mask = 16'hFF00;
defparam \sram_wr_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \sram_wr_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data[7] .is_wysiwyg = "true";
defparam \sram_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \sram_wr_data_last~7 (
// Equation(s):
// \sram_wr_data_last~7_combout  = (sram_wr_data[7] & \last_start~q )

	.dataa(sram_wr_data[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\last_start~q ),
	.cin(gnd),
	.combout(\sram_wr_data_last~7_combout ),
	.cout());
// synopsys translate_off
defparam \sram_wr_data_last~7 .lut_mask = 16'hAA00;
defparam \sram_wr_data_last~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \sram_wr_data_last[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sram_wr_data_last~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sram_wr_data_last[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sram_wr_data_last[7] .is_wysiwyg = "true";
defparam \sram_wr_data_last[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \wr_data_sram[7]~8 (
// Equation(s):
// \wr_data_sram[7]~8_combout  = (sram_wr_data_last[7] & ((\rst_n~input_o ) # (!\sram_ena~q )))

	.dataa(\rst_n~input_o ),
	.datab(sram_wr_data_last[7]),
	.datac(gnd),
	.datad(\sram_ena~q ),
	.cin(gnd),
	.combout(\wr_data_sram[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wr_data_sram[7]~8 .lut_mask = 16'h88CC;
defparam \wr_data_sram[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~399feeder (
// Equation(s):
// \SRAM_dut|SRAM~399feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~399feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \SRAM_dut|SRAM~399 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~399 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \SRAM_dut|SRAM~391 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~391 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~806 (
// Equation(s):
// \SRAM_dut|SRAM~806_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~399_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~391_q )))))

	.dataa(\SRAM_dut|SRAM~399_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~391_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~806_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~806 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~415feeder (
// Equation(s):
// \SRAM_dut|SRAM~415feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~415feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \SRAM_dut|SRAM~415 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~415 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \SRAM_dut|SRAM~407 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~407 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~807 (
// Equation(s):
// \SRAM_dut|SRAM~807_combout  = (\SRAM_dut|SRAM~806_combout  & ((\SRAM_dut|SRAM~415_q ) # ((!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~806_combout  & (((\SRAM_dut|SRAM~407_q  & \addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~806_combout ),
	.datab(\SRAM_dut|SRAM~415_q ),
	.datac(\SRAM_dut|SRAM~407_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~807_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~807 .lut_mask = 16'hD8AA;
defparam \SRAM_dut|SRAM~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~479feeder (
// Equation(s):
// \SRAM_dut|SRAM~479feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~479feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~479feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~479feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \SRAM_dut|SRAM~479 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~479 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~471feeder (
// Equation(s):
// \SRAM_dut|SRAM~471feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~471feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~471feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~471feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \SRAM_dut|SRAM~471 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~471feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~471 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~463feeder (
// Equation(s):
// \SRAM_dut|SRAM~463feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~463feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \SRAM_dut|SRAM~463 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~463 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \SRAM_dut|SRAM~455 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~455 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~810 (
// Equation(s):
// \SRAM_dut|SRAM~810_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~463_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~455_q )))))

	.dataa(\SRAM_dut|SRAM~463_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~455_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~810_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~810 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~811 (
// Equation(s):
// \SRAM_dut|SRAM~811_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~810_combout  & (\SRAM_dut|SRAM~479_q )) # (!\SRAM_dut|SRAM~810_combout  & ((\SRAM_dut|SRAM~471_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~810_combout ))))

	.dataa(\SRAM_dut|SRAM~479_q ),
	.datab(\SRAM_dut|SRAM~471_q ),
	.datac(\addr_sram[1]~0_combout ),
	.datad(\SRAM_dut|SRAM~810_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~811_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~811 .lut_mask = 16'hAFC0;
defparam \SRAM_dut|SRAM~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~503feeder (
// Equation(s):
// \SRAM_dut|SRAM~503feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~503feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \SRAM_dut|SRAM~503 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~503 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \SRAM_dut|SRAM~487 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~487 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~487 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~808 (
// Equation(s):
// \SRAM_dut|SRAM~808_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout )))) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~503_q )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~487_q )))))

	.dataa(\SRAM_dut|SRAM~503_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~487_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~808_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~808 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \SRAM_dut|SRAM~511 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~511 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \SRAM_dut|SRAM~495feeder (
// Equation(s):
// \SRAM_dut|SRAM~495feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~495feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~495feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~495feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \SRAM_dut|SRAM~495 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~495 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~809 (
// Equation(s):
// \SRAM_dut|SRAM~809_combout  = (\SRAM_dut|SRAM~808_combout  & (((\SRAM_dut|SRAM~511_q )) # (!\addr_sram[0]~1_combout ))) # (!\SRAM_dut|SRAM~808_combout  & (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~495_q ))))

	.dataa(\SRAM_dut|SRAM~808_combout ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~511_q ),
	.datad(\SRAM_dut|SRAM~495_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~809_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~809 .lut_mask = 16'hE6A2;
defparam \SRAM_dut|SRAM~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~812 (
// Equation(s):
// \SRAM_dut|SRAM~812_combout  = (\addr_sram[3]~3_combout  & (\addr_sram[2]~2_combout )) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~809_combout ))) # (!\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~811_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~811_combout ),
	.datad(\SRAM_dut|SRAM~809_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~812_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~812 .lut_mask = 16'hDC98;
defparam \SRAM_dut|SRAM~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb \SRAM_dut|rd_data~8 (
// Equation(s):
// \SRAM_dut|rd_data~8_combout  = (\SRAM_dut|rd_data~7_combout  & ((\SRAM_dut|SRAM~807_combout ) # ((\addr_sram[5]~4_combout ) # (\SRAM_dut|SRAM~812_combout ))))

	.dataa(\SRAM_dut|rd_data~7_combout ),
	.datab(\SRAM_dut|SRAM~807_combout ),
	.datac(\addr_sram[5]~4_combout ),
	.datad(\SRAM_dut|SRAM~812_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~8 .lut_mask = 16'hAAA8;
defparam \SRAM_dut|rd_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~279feeder (
// Equation(s):
// \SRAM_dut|SRAM~279feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~279feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~279feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~279feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \SRAM_dut|SRAM~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~279 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \SRAM_dut|SRAM~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~343 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~825 (
// Equation(s):
// \SRAM_dut|SRAM~825_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~279_q ) # ((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~343_q  & !\addr_sram[2]~2_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~279_q ),
	.datac(\SRAM_dut|SRAM~343_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~825_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~825 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \SRAM_dut|SRAM~375 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~375 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~311feeder (
// Equation(s):
// \SRAM_dut|SRAM~311feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~311feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \SRAM_dut|SRAM~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~311 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~826 (
// Equation(s):
// \SRAM_dut|SRAM~826_combout  = (\SRAM_dut|SRAM~825_combout  & (((\SRAM_dut|SRAM~311_q )) # (!\addr_sram[2]~2_combout ))) # (!\SRAM_dut|SRAM~825_combout  & (\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~375_q )))

	.dataa(\SRAM_dut|SRAM~825_combout ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~375_q ),
	.datad(\SRAM_dut|SRAM~311_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~826_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~826 .lut_mask = 16'hEA62;
defparam \SRAM_dut|SRAM~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~359feeder (
// Equation(s):
// \SRAM_dut|SRAM~359feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~359feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \SRAM_dut|SRAM~359 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~359 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \SRAM_dut|SRAM~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~295 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~263feeder (
// Equation(s):
// \SRAM_dut|SRAM~263feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~263feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~263feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~263feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N9
dffeas \SRAM_dut|SRAM~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~263 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \SRAM_dut|SRAM~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~327 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~829 (
// Equation(s):
// \SRAM_dut|SRAM~829_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~263_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~327_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~263_q ),
	.datac(\SRAM_dut|SRAM~327_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~829_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~829 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~830 (
// Equation(s):
// \SRAM_dut|SRAM~830_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~829_combout  & ((\SRAM_dut|SRAM~295_q ))) # (!\SRAM_dut|SRAM~829_combout  & (\SRAM_dut|SRAM~359_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~829_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~359_q ),
	.datac(\SRAM_dut|SRAM~295_q ),
	.datad(\SRAM_dut|SRAM~829_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~830_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~830 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~367feeder (
// Equation(s):
// \SRAM_dut|SRAM~367feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~367feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \SRAM_dut|SRAM~367 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~367 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \SRAM_dut|SRAM~335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~335 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~827 (
// Equation(s):
// \SRAM_dut|SRAM~827_combout  = (\addr_sram[3]~3_combout  & (((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~367_q )) # (!\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~335_q )))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~367_q ),
	.datac(\SRAM_dut|SRAM~335_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~827_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~827 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \SRAM_dut|SRAM~303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~303 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~271feeder (
// Equation(s):
// \SRAM_dut|SRAM~271feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~271feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~271feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~271feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \SRAM_dut|SRAM~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~271 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~828 (
// Equation(s):
// \SRAM_dut|SRAM~828_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~827_combout  & (\SRAM_dut|SRAM~303_q )) # (!\SRAM_dut|SRAM~827_combout  & ((\SRAM_dut|SRAM~271_q ))))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~827_combout ))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~827_combout ),
	.datac(\SRAM_dut|SRAM~303_q ),
	.datad(\SRAM_dut|SRAM~271_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~828_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~828 .lut_mask = 16'hE6C4;
defparam \SRAM_dut|SRAM~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~831 (
// Equation(s):
// \SRAM_dut|SRAM~831_combout  = (\addr_sram[0]~1_combout  & (((\addr_sram[1]~0_combout ) # (\SRAM_dut|SRAM~828_combout )))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~830_combout  & (!\addr_sram[1]~0_combout )))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~830_combout ),
	.datac(\addr_sram[1]~0_combout ),
	.datad(\SRAM_dut|SRAM~828_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~831_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~831 .lut_mask = 16'hAEA4;
defparam \SRAM_dut|SRAM~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~287feeder (
// Equation(s):
// \SRAM_dut|SRAM~287feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~287feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~287feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~287feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \SRAM_dut|SRAM~287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~287 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \SRAM_dut|SRAM~319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~319 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~383feeder (
// Equation(s):
// \SRAM_dut|SRAM~383feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~383feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~383feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~383feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \SRAM_dut|SRAM~383 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~383 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \SRAM_dut|SRAM~351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~351 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~832 (
// Equation(s):
// \SRAM_dut|SRAM~832_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~383_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~351_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~383_q ),
	.datac(\SRAM_dut|SRAM~351_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~832_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~832 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~833 (
// Equation(s):
// \SRAM_dut|SRAM~833_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~832_combout  & ((\SRAM_dut|SRAM~319_q ))) # (!\SRAM_dut|SRAM~832_combout  & (\SRAM_dut|SRAM~287_q )))) # (!\addr_sram[3]~3_combout  & (((\SRAM_dut|SRAM~832_combout ))))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~287_q ),
	.datac(\SRAM_dut|SRAM~319_q ),
	.datad(\SRAM_dut|SRAM~832_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~833_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~833 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb \SRAM_dut|rd_data~11 (
// Equation(s):
// \SRAM_dut|rd_data~11_combout  = (\SRAM_dut|SRAM~831_combout  & (((\SRAM_dut|SRAM~833_combout ) # (!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~831_combout  & (\SRAM_dut|SRAM~826_combout  & (\addr_sram[1]~0_combout )))

	.dataa(\SRAM_dut|SRAM~826_combout ),
	.datab(\SRAM_dut|SRAM~831_combout ),
	.datac(\addr_sram[1]~0_combout ),
	.datad(\SRAM_dut|SRAM~833_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~11 .lut_mask = 16'hEC2C;
defparam \SRAM_dut|rd_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~119feeder (
// Equation(s):
// \SRAM_dut|SRAM~119feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~119feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \SRAM_dut|SRAM~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~119 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \SRAM_dut|SRAM~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~87 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~834 (
// Equation(s):
// \SRAM_dut|SRAM~834_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~119_q ) # ((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~87_q  & !\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~119_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~87_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~834_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~834 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \SRAM_dut|SRAM~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~55 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \SRAM_dut|SRAM~23feeder (
// Equation(s):
// \SRAM_dut|SRAM~23feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~23feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \SRAM_dut|SRAM~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~23 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~835 (
// Equation(s):
// \SRAM_dut|SRAM~835_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~834_combout  & (\SRAM_dut|SRAM~55_q )) # (!\SRAM_dut|SRAM~834_combout  & ((\SRAM_dut|SRAM~23_q ))))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~834_combout ))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~834_combout ),
	.datac(\SRAM_dut|SRAM~55_q ),
	.datad(\SRAM_dut|SRAM~23_q ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~835_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~835 .lut_mask = 16'hE6C4;
defparam \SRAM_dut|SRAM~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~103feeder (
// Equation(s):
// \SRAM_dut|SRAM~103feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~103feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \SRAM_dut|SRAM~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~103 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \SRAM_dut|SRAM~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~71 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~836 (
// Equation(s):
// \SRAM_dut|SRAM~836_combout  = (\addr_sram[3]~3_combout  & (((\addr_sram[2]~2_combout )))) # (!\addr_sram[3]~3_combout  & ((\addr_sram[2]~2_combout  & (\SRAM_dut|SRAM~103_q )) # (!\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~71_q )))))

	.dataa(\SRAM_dut|SRAM~103_q ),
	.datab(\addr_sram[3]~3_combout ),
	.datac(\SRAM_dut|SRAM~71_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~836_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~836 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~7feeder (
// Equation(s):
// \SRAM_dut|SRAM~7feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~7feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \SRAM_dut|SRAM~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~7 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \SRAM_dut|SRAM~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~39 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~837 (
// Equation(s):
// \SRAM_dut|SRAM~837_combout  = (\SRAM_dut|SRAM~836_combout  & (((\SRAM_dut|SRAM~39_q ) # (!\addr_sram[3]~3_combout )))) # (!\SRAM_dut|SRAM~836_combout  & (\SRAM_dut|SRAM~7_q  & ((\addr_sram[3]~3_combout ))))

	.dataa(\SRAM_dut|SRAM~836_combout ),
	.datab(\SRAM_dut|SRAM~7_q ),
	.datac(\SRAM_dut|SRAM~39_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~837_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~837 .lut_mask = 16'hE4AA;
defparam \SRAM_dut|SRAM~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~838 (
// Equation(s):
// \SRAM_dut|SRAM~838_combout  = (\addr_sram[0]~1_combout  & (\addr_sram[1]~0_combout )) # (!\addr_sram[0]~1_combout  & ((\addr_sram[1]~0_combout  & (\SRAM_dut|SRAM~835_combout )) # (!\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~837_combout )))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~835_combout ),
	.datad(\SRAM_dut|SRAM~837_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~838_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~838 .lut_mask = 16'hD9C8;
defparam \SRAM_dut|SRAM~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~127feeder (
// Equation(s):
// \SRAM_dut|SRAM~127feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~127feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \SRAM_dut|SRAM~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~127 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~31feeder (
// Equation(s):
// \SRAM_dut|SRAM~31feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~31feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \SRAM_dut|SRAM~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~31 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \SRAM_dut|SRAM~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~95 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~839 (
// Equation(s):
// \SRAM_dut|SRAM~839_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~31_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~95_q )))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~31_q ),
	.datac(\SRAM_dut|SRAM~95_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~839_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~839 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \SRAM_dut|SRAM~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~63 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \SRAM_dut|SRAM~840 (
// Equation(s):
// \SRAM_dut|SRAM~840_combout  = (\SRAM_dut|SRAM~839_combout  & (((\SRAM_dut|SRAM~63_q ) # (!\addr_sram[2]~2_combout )))) # (!\SRAM_dut|SRAM~839_combout  & (\SRAM_dut|SRAM~127_q  & ((\addr_sram[2]~2_combout ))))

	.dataa(\SRAM_dut|SRAM~127_q ),
	.datab(\SRAM_dut|SRAM~839_combout ),
	.datac(\SRAM_dut|SRAM~63_q ),
	.datad(\addr_sram[2]~2_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~840_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~840 .lut_mask = 16'hE2CC;
defparam \SRAM_dut|SRAM~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~111feeder (
// Equation(s):
// \SRAM_dut|SRAM~111feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~111feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \SRAM_dut|SRAM~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~111 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \SRAM_dut|SRAM~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~47 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~15feeder (
// Equation(s):
// \SRAM_dut|SRAM~15feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~15feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \SRAM_dut|SRAM~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~15 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \SRAM_dut|SRAM~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~79 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~841 (
// Equation(s):
// \SRAM_dut|SRAM~841_combout  = (\addr_sram[2]~2_combout  & (((\addr_sram[3]~3_combout )))) # (!\addr_sram[2]~2_combout  & ((\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~15_q )) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~79_q )))))

	.dataa(\SRAM_dut|SRAM~15_q ),
	.datab(\addr_sram[2]~2_combout ),
	.datac(\SRAM_dut|SRAM~79_q ),
	.datad(\addr_sram[3]~3_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~841_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~841 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \SRAM_dut|SRAM~842 (
// Equation(s):
// \SRAM_dut|SRAM~842_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~841_combout  & ((\SRAM_dut|SRAM~47_q ))) # (!\SRAM_dut|SRAM~841_combout  & (\SRAM_dut|SRAM~111_q )))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~841_combout ))))

	.dataa(\addr_sram[2]~2_combout ),
	.datab(\SRAM_dut|SRAM~111_q ),
	.datac(\SRAM_dut|SRAM~47_q ),
	.datad(\SRAM_dut|SRAM~841_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~842_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~842 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb \SRAM_dut|rd_data~12 (
// Equation(s):
// \SRAM_dut|rd_data~12_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~838_combout  & (\SRAM_dut|SRAM~840_combout )) # (!\SRAM_dut|SRAM~838_combout  & ((\SRAM_dut|SRAM~842_combout ))))) # (!\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~838_combout ))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~838_combout ),
	.datac(\SRAM_dut|SRAM~840_combout ),
	.datad(\SRAM_dut|SRAM~842_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~12 .lut_mask = 16'hE6C4;
defparam \SRAM_dut|rd_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_lcell_comb \SRAM_dut|rd_data~13 (
// Equation(s):
// \SRAM_dut|rd_data~13_combout  = (\SRAM_dut|rd_data~7_combout  & ((\addr_sram[5]~4_combout  & ((\SRAM_dut|rd_data~12_combout ))) # (!\addr_sram[5]~4_combout  & (\SRAM_dut|rd_data~11_combout ))))

	.dataa(\SRAM_dut|rd_data~7_combout ),
	.datab(\addr_sram[5]~4_combout ),
	.datac(\SRAM_dut|rd_data~11_combout ),
	.datad(\SRAM_dut|rd_data~12_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~13 .lut_mask = 16'hA820;
defparam \SRAM_dut|rd_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~447feeder (
// Equation(s):
// \SRAM_dut|SRAM~447feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~447feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~447feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~447feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \SRAM_dut|SRAM~447 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~447 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \SRAM_dut|SRAM~431 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~431 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~439feeder (
// Equation(s):
// \SRAM_dut|SRAM~439feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~439feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \SRAM_dut|SRAM~439 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~439 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \SRAM_dut|SRAM~423 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~423 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \SRAM_dut|SRAM~823 (
// Equation(s):
// \SRAM_dut|SRAM~823_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~439_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~423_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~439_q ),
	.datac(\SRAM_dut|SRAM~423_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~823_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~823 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~824 (
// Equation(s):
// \SRAM_dut|SRAM~824_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~823_combout  & (\SRAM_dut|SRAM~447_q )) # (!\SRAM_dut|SRAM~823_combout  & ((\SRAM_dut|SRAM~431_q ))))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~823_combout ))))

	.dataa(\SRAM_dut|SRAM~447_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~431_q ),
	.datad(\SRAM_dut|SRAM~823_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~824_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~824 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb \SRAM_dut|rd_data~9 (
// Equation(s):
// \SRAM_dut|rd_data~9_combout  = (\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~824_combout ) # (!\SRAM_dut|SRAM~812_combout ))) # (!\addr_sram[3]~3_combout  & ((\SRAM_dut|SRAM~812_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(gnd),
	.datac(\SRAM_dut|SRAM~824_combout ),
	.datad(\SRAM_dut|SRAM~812_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~9 .lut_mask = 16'hF5AA;
defparam \SRAM_dut|rd_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneive_lcell_comb \SRAM_dut|SRAM~191feeder (
// Equation(s):
// \SRAM_dut|SRAM~191feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~191feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N5
dffeas \SRAM_dut|SRAM~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~191 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \SRAM_dut|SRAM~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~183 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \SRAM_dut|SRAM~175feeder (
// Equation(s):
// \SRAM_dut|SRAM~175feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~175feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \SRAM_dut|SRAM~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~175 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N3
dffeas \SRAM_dut|SRAM~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~167 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneive_lcell_comb \SRAM_dut|SRAM~820 (
// Equation(s):
// \SRAM_dut|SRAM~820_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~175_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~167_q )))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~175_q ),
	.datac(\SRAM_dut|SRAM~167_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~820_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~820 .lut_mask = 16'hEE50;
defparam \SRAM_dut|SRAM~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~821 (
// Equation(s):
// \SRAM_dut|SRAM~821_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~820_combout  & (\SRAM_dut|SRAM~191_q )) # (!\SRAM_dut|SRAM~820_combout  & ((\SRAM_dut|SRAM~183_q ))))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~820_combout ))))

	.dataa(\SRAM_dut|SRAM~191_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~183_q ),
	.datad(\SRAM_dut|SRAM~820_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~821_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~821 .lut_mask = 16'hBBC0;
defparam \SRAM_dut|SRAM~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \SRAM_dut|SRAM~239feeder (
// Equation(s):
// \SRAM_dut|SRAM~239feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~239feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N25
dffeas \SRAM_dut|SRAM~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~239 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \SRAM_dut|SRAM~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~231 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~813 (
// Equation(s):
// \SRAM_dut|SRAM~813_combout  = (\addr_sram[1]~0_combout  & (((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & ((\addr_sram[0]~1_combout  & (\SRAM_dut|SRAM~239_q )) # (!\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~231_q )))))

	.dataa(\SRAM_dut|SRAM~239_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~231_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~813_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~813 .lut_mask = 16'hEE30;
defparam \SRAM_dut|SRAM~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \SRAM_dut|SRAM~255feeder (
// Equation(s):
// \SRAM_dut|SRAM~255feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~255feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \SRAM_dut|SRAM~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~255 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \SRAM_dut|SRAM~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~247 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~814 (
// Equation(s):
// \SRAM_dut|SRAM~814_combout  = (\SRAM_dut|SRAM~813_combout  & ((\SRAM_dut|SRAM~255_q ) # ((!\addr_sram[1]~0_combout )))) # (!\SRAM_dut|SRAM~813_combout  & (((\SRAM_dut|SRAM~247_q  & \addr_sram[1]~0_combout ))))

	.dataa(\SRAM_dut|SRAM~813_combout ),
	.datab(\SRAM_dut|SRAM~255_q ),
	.datac(\SRAM_dut|SRAM~247_q ),
	.datad(\addr_sram[1]~0_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~814_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~814 .lut_mask = 16'hD8AA;
defparam \SRAM_dut|SRAM~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~207feeder (
// Equation(s):
// \SRAM_dut|SRAM~207feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~207feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \SRAM_dut|SRAM~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~207 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \SRAM_dut|SRAM~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~223 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~215feeder (
// Equation(s):
// \SRAM_dut|SRAM~215feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wr_data_sram[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~215feeder .lut_mask = 16'hF0F0;
defparam \SRAM_dut|SRAM~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \SRAM_dut|SRAM~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~215 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \SRAM_dut|SRAM~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~199 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~817 (
// Equation(s):
// \SRAM_dut|SRAM~817_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~215_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~199_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\SRAM_dut|SRAM~215_q ),
	.datab(\addr_sram[1]~0_combout ),
	.datac(\SRAM_dut|SRAM~199_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~817_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~817 .lut_mask = 16'hCCB8;
defparam \SRAM_dut|SRAM~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \SRAM_dut|SRAM~818 (
// Equation(s):
// \SRAM_dut|SRAM~818_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~817_combout  & ((\SRAM_dut|SRAM~223_q ))) # (!\SRAM_dut|SRAM~817_combout  & (\SRAM_dut|SRAM~207_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~817_combout ))))

	.dataa(\SRAM_dut|SRAM~207_q ),
	.datab(\addr_sram[0]~1_combout ),
	.datac(\SRAM_dut|SRAM~223_q ),
	.datad(\SRAM_dut|SRAM~817_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~818_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~818 .lut_mask = 16'hF388;
defparam \SRAM_dut|SRAM~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~143feeder (
// Equation(s):
// \SRAM_dut|SRAM~143feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~143feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \SRAM_dut|SRAM~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~143 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N31
dffeas \SRAM_dut|SRAM~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~159 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \SRAM_dut|SRAM~151feeder (
// Equation(s):
// \SRAM_dut|SRAM~151feeder_combout  = \wr_data_sram[7]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wr_data_sram[7]~8_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~151feeder .lut_mask = 16'hFF00;
defparam \SRAM_dut|SRAM~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \SRAM_dut|SRAM~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|SRAM~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|SRAM~854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~151 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \SRAM_dut|SRAM~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wr_data_sram[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SRAM_dut|SRAM~856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|SRAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|SRAM~135 .is_wysiwyg = "true";
defparam \SRAM_dut|SRAM~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \SRAM_dut|SRAM~815 (
// Equation(s):
// \SRAM_dut|SRAM~815_combout  = (\addr_sram[1]~0_combout  & ((\SRAM_dut|SRAM~151_q ) # ((\addr_sram[0]~1_combout )))) # (!\addr_sram[1]~0_combout  & (((\SRAM_dut|SRAM~135_q  & !\addr_sram[0]~1_combout ))))

	.dataa(\addr_sram[1]~0_combout ),
	.datab(\SRAM_dut|SRAM~151_q ),
	.datac(\SRAM_dut|SRAM~135_q ),
	.datad(\addr_sram[0]~1_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~815_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~815 .lut_mask = 16'hAAD8;
defparam \SRAM_dut|SRAM~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \SRAM_dut|SRAM~816 (
// Equation(s):
// \SRAM_dut|SRAM~816_combout  = (\addr_sram[0]~1_combout  & ((\SRAM_dut|SRAM~815_combout  & ((\SRAM_dut|SRAM~159_q ))) # (!\SRAM_dut|SRAM~815_combout  & (\SRAM_dut|SRAM~143_q )))) # (!\addr_sram[0]~1_combout  & (((\SRAM_dut|SRAM~815_combout ))))

	.dataa(\addr_sram[0]~1_combout ),
	.datab(\SRAM_dut|SRAM~143_q ),
	.datac(\SRAM_dut|SRAM~159_q ),
	.datad(\SRAM_dut|SRAM~815_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~816_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~816 .lut_mask = 16'hF588;
defparam \SRAM_dut|SRAM~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \SRAM_dut|SRAM~819 (
// Equation(s):
// \SRAM_dut|SRAM~819_combout  = (\addr_sram[3]~3_combout  & (((\addr_sram[2]~2_combout ) # (\SRAM_dut|SRAM~816_combout )))) # (!\addr_sram[3]~3_combout  & (\SRAM_dut|SRAM~818_combout  & (!\addr_sram[2]~2_combout )))

	.dataa(\addr_sram[3]~3_combout ),
	.datab(\SRAM_dut|SRAM~818_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\SRAM_dut|SRAM~816_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~819_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~819 .lut_mask = 16'hAEA4;
defparam \SRAM_dut|SRAM~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb \SRAM_dut|SRAM~822 (
// Equation(s):
// \SRAM_dut|SRAM~822_combout  = (\addr_sram[2]~2_combout  & ((\SRAM_dut|SRAM~819_combout  & (\SRAM_dut|SRAM~821_combout )) # (!\SRAM_dut|SRAM~819_combout  & ((\SRAM_dut|SRAM~814_combout ))))) # (!\addr_sram[2]~2_combout  & (((\SRAM_dut|SRAM~819_combout ))))

	.dataa(\SRAM_dut|SRAM~821_combout ),
	.datab(\SRAM_dut|SRAM~814_combout ),
	.datac(\addr_sram[2]~2_combout ),
	.datad(\SRAM_dut|SRAM~819_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|SRAM~822_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|SRAM~822 .lut_mask = 16'hAFC0;
defparam \SRAM_dut|SRAM~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \SRAM_dut|rd_data~10 (
// Equation(s):
// \SRAM_dut|rd_data~10_combout  = (\addr_sram[5]~4_combout  & ((\SRAM_dut|SRAM~822_combout ))) # (!\addr_sram[5]~4_combout  & (\SRAM_dut|rd_data~9_combout ))

	.dataa(\addr_sram[5]~4_combout ),
	.datab(gnd),
	.datac(\SRAM_dut|rd_data~9_combout ),
	.datad(\SRAM_dut|SRAM~822_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~10 .lut_mask = 16'hFA50;
defparam \SRAM_dut|rd_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb \SRAM_dut|rd_data~14 (
// Equation(s):
// \SRAM_dut|rd_data~14_combout  = (\addr_sram[4]~5_combout  & (((\SRAM_dut|rd_data~13_combout )))) # (!\addr_sram[4]~5_combout  & (\SRAM_dut|rd_data~8_combout  & ((\SRAM_dut|rd_data~10_combout ))))

	.dataa(\addr_sram[4]~5_combout ),
	.datab(\SRAM_dut|rd_data~8_combout ),
	.datac(\SRAM_dut|rd_data~13_combout ),
	.datad(\SRAM_dut|rd_data~10_combout ),
	.cin(gnd),
	.combout(\SRAM_dut|rd_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_dut|rd_data~14 .lut_mask = 16'hE4A0;
defparam \SRAM_dut|rd_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \SRAM_dut|rd_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SRAM_dut|rd_data~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_dut|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SRAM_dut|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SRAM_dut|rd_data[7] .is_wysiwyg = "true";
defparam \SRAM_dut|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \rd_data~7 (
// Equation(s):
// \rd_data~7_combout  = (\SRAM_dut|rd_data [7] & (\rst_n~input_o  & \rw_ena~input_o ))

	.dataa(gnd),
	.datab(\SRAM_dut|rd_data [7]),
	.datac(\rst_n~input_o ),
	.datad(\rw_ena~input_o ),
	.cin(gnd),
	.combout(\rd_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \rd_data~7 .lut_mask = 16'hC000;
defparam \rd_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

assign ready = \ready~output_o ;

assign data_table_out[0] = \data_table_out[0]~output_o ;

assign data_table_out[1] = \data_table_out[1]~output_o ;

assign data_table_out[2] = \data_table_out[2]~output_o ;

assign data_table_out[3] = \data_table_out[3]~output_o ;

assign data_table_out[4] = \data_table_out[4]~output_o ;

assign data_table_out[5] = \data_table_out[5]~output_o ;

assign data_table_out[6] = \data_table_out[6]~output_o ;

assign data_table_out[7] = \data_table_out[7]~output_o ;

assign data_table_out[8] = \data_table_out[8]~output_o ;

assign data_table_out[9] = \data_table_out[9]~output_o ;

assign data_table_out[10] = \data_table_out[10]~output_o ;

assign data_table_out[11] = \data_table_out[11]~output_o ;

assign data_table_out[12] = \data_table_out[12]~output_o ;

assign data_table_out[13] = \data_table_out[13]~output_o ;

assign data_table_out[14] = \data_table_out[14]~output_o ;

assign data_table_out[15] = \data_table_out[15]~output_o ;

assign data_table_out[16] = \data_table_out[16]~output_o ;

assign data_table_out[17] = \data_table_out[17]~output_o ;

assign data_table_out[18] = \data_table_out[18]~output_o ;

assign data_table_out[19] = \data_table_out[19]~output_o ;

assign data_table_out[20] = \data_table_out[20]~output_o ;

assign data_table_out[21] = \data_table_out[21]~output_o ;

assign data_table_out[22] = \data_table_out[22]~output_o ;

assign data_table_out[23] = \data_table_out[23]~output_o ;

assign rd_data[0] = \rd_data[0]~output_o ;

assign rd_data[1] = \rd_data[1]~output_o ;

assign rd_data[2] = \rd_data[2]~output_o ;

assign rd_data[3] = \rd_data[3]~output_o ;

assign rd_data[4] = \rd_data[4]~output_o ;

assign rd_data[5] = \rd_data[5]~output_o ;

assign rd_data[6] = \rd_data[6]~output_o ;

assign rd_data[7] = \rd_data[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
