Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1a9209fdee5242a5ba367cb3c5de02aa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port clk does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:11]
ERROR: [VRFC 10-619] entity port clr does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:12]
ERROR: [VRFC 10-619] entity port ent does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:13]
ERROR: [VRFC 10-619] entity port enp does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:14]
ERROR: [VRFC 10-619] entity port up does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:15]
ERROR: [VRFC 10-619] entity port load does not match with type std_logic of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:16]
ERROR: [VRFC 10-619] entity port q does not match with type std_logic_vector of component port [C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_counter in library work failed.
