/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 184 192 352 208)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "m[3..0]" (rect 5 0 41 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 176 240 344 256)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "q[3..0]" (rect 5 0 37 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 616 216 792 232)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "p[7..0]" (rect 90 0 121 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 408 192 560 272)
	(text "VHDLMultiplier" (rect 5 0 76 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "m[3..0]" (rect 0 0 35 12)(font "Arial" ))
		(text "m[3..0]" (rect 21 27 56 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "q[3..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "q[3..0]" (rect 21 43 52 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 152 32)
		(output)
		(text "p[7..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "p[7..0]" (rect 105 27 136 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(connector
	(pt 352 200)
	(pt 384 200)
	(bus)
)
(connector
	(pt 384 200)
	(pt 384 224)
	(bus)
)
(connector
	(pt 384 224)
	(pt 408 224)
	(bus)
)
(connector
	(pt 344 248)
	(pt 368 248)
	(bus)
)
(connector
	(pt 368 248)
	(pt 368 240)
	(bus)
)
(connector
	(pt 368 240)
	(pt 408 240)
	(bus)
)
(connector
	(pt 560 224)
	(pt 616 224)
	(bus)
)
