# Optimization in Synthesis

This repository covers optimization in verilog synthesis, focusing on if-else statements, case statements, for loops, generate blocks, and explore how improper coding can lead to inferred latches
Verilog offers powerful control flow constructs that allow designers to express complex decision-making and repeated structures efficiently in hardware. This repository introduces key Verilog constructs like if-else, case, for loops, and generate blocks â€” each serving a specific role in RTL design.

## ğŸ”¹1. if-else statement
Used to make decisions based on logical conditions.
```verilog
if (enable)
  y = d;
else
  y = 0;
```
Ideal for simple conditional logic, commonly used in combinational blocks (always @(*)).

## ğŸ”¹2. Nested if statement
Allows multiple levels of decision-making.
```verilog

if (sel == 2'b00)
  y = a;
else if (sel == 2'b01)
  y = b;
else
  y = c;
```
Use when priority-based conditions are needed. Cleanly handles multiple conditions. Recommended over deeply nested ternary operators for clarity.

### âš ï¸ Inferred Latch in if-else statements
```verilog
always @(*) begin
  if (enable)
    y = d; // latch inferred if 'else' is missing
end
```
âš ï¸ If y is not defined for all conditions, synthesis tools will infer a latch to retain its previous value.
ğŸ”§ Fix: Always provide else or assign a default value at the beginning.
```verilog
always @(*) begin
  y = y;         // or: y = 0; (default)
  if (enable)
    y = d;
end
```
# ğŸ’  Simulation and Synthesis of 2x1 mux with incomplete if-else statement
Verilog code:

```verilog
module incomp_if (input i0 , input i1 , input i2 , output reg y);
always @ (*)
begin
	if(i0)
		y <= i1;
end
endmodule
```
### ğŸ’ Ouput waveform:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/Optimization%20in%20synthesis/incomp_if_waveform.png" alt="Design & Testbench Overview" width="70%">
</div>

### ğŸ’ Inferred latch:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/Optimization%20in%20synthesis/incomp_if_latchinferred.png" alt="Design & Testbench Overview" width="70%">
</div>

# ğŸ’  Simulation and Synthesis of incomplete Nested if-else statement
Verilog code:

```verilog
module incomp_if2 (input i0 , input i1 , input i2 , input i3, output reg y);
always @ (*)
begin
	if(i0)
		y <= i1;
	else if (i2)
		y <= i3;

end
endmodule
```
### ğŸ’ Ouput waveform:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/incomp_if2_waveform.png" alt="Design & Testbench Overview" width="70%">
</div>

### ğŸ’ Inferred latch:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/incomp_if2_inferredlatch.png" alt="Design & Testbench Overview" width="70%">
</div>


## ğŸ”¹3. case Statement
Cleaner alternative to if-else chains when checking against known, discrete values.
```verilog
case (sel)
  2'b00: y = a;
  2'b01: y = b;
  2'b10: y = c;
  default: y = d;
endcase
```
Great for multiplexers, state machines, and logic decoding. Use default to avoid latch inference.

### âš ï¸ Caveats in `case` Statements

While `case` constructs are powerful, **improper use can lead to bugs or unintended hardware behavior**. Below are some key caveats to watch out for:

### ğŸ”¸ 1. **Partial Assignments Cause Inferred Latches**

If not all outputs are explicitly assigned in every `case` branch (and no `default` is provided), the synthesis tool will **infer a latch** to "remember" the previous value â€” which is often **unintended** in combinational logic.

#### âŒ *Bad Example â€“ Latch inferred:*

```verilog
always @(*) begin
  case (sel)
    2'b00: y = a;
    2'b01: y = b;
    // 2'b10 and 2'b11 missing â€” y holds previous value
  endcase
end
```

#### âœ… *Good Practice â€“ Add `default` or cover all cases:*

```verilog
always @(*) begin
  case (sel)
    2'b00: y = a;
    2'b01: y = b;
    2'b10: y = c;
    2'b11: y = d;
    default: y = 0;  // Ensures full assignment
  endcase
end
```

### ğŸ”¸ 2. **Ambiguous Patterns like `2'b1?` May Not Match as Expected**

Verilog allows the use of **wildcards** like `?` in `casez` or `casex`, which can make matching easier â€” **but also risk incorrect matching**.

#### âš ï¸ `casex`: Treats both `x` and `z` as "don't care"

```verilog
casex (sel)
  2'b1?: y = 1;  // Matches 2'b10 and 2'b11
  2'b00: y = 0;
endcase
```

* âœ… Convenient â€” but risky if inputs contain unknowns (`x` or `z`), as unintended matches may occur.

#### âš ï¸ `casez`: Only treats `z` as "don't care"

```verilog
casez (sel)
  2'b1?: y = 1;   // `?` is treated as Z
  2'b00: y = 0;
endcase
```
* Safer than `casex`, but still requires caution.

#### âœ… *Best Practice*:

* Use `case` instead of `casez`/`casex` when exact match is critical.
* Avoid `?` patterns unless required, and **comment clearly** when used.
  
# ğŸ’  Simulation and Synthesis of 4x1 mux with incomplete case statement
Verilog code:
```verilog
module incomp_case (input i0 , input i1 , input i2 , input [1:0] sel, output reg y);
always @ (*)
begin
	case(sel)
		2'b00 : y = i0;
		2'b01 : y = i1;
	endcase
end
endmodule
```
### ğŸ’ Ouput waveform:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/Optimization%20in%20synthesis/Images/incomp_case.png" width="70%">
</div>

### ğŸ’ Inferred latch:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/Optimization%20in%20synthesis/Images/incomp_case_inferredlatch.png" alt="Design & Testbench Overview" width="70%">
</div>

# ğŸ’  Simulation and Synthesis of complete case statement
Verilog code:
```verilog
module comp_case (input i0 , input i1 , input i2 , input [1:0] sel, output reg y);
always @ (*)
begin
	case(sel)
		2'b00 : y = i0;
		2'b01 : y = i1;
		default : y = i2;
	endcase
end
endmodule
```
### ğŸ’ Ouput waveform:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/Optimization%20in%20synthesis/Images/comp_case_waveform.png" alt="Design & Testbench Overview" width="70%">
</div>

### ğŸ’ 4x1 Multiplexer:
</div>
<div align="center">
  <img src="https://github.com/iamakankshaupadhyay/RTL_Design_and_Synthesis_in_Verilog_using_SKY130PDK/blob/master/Optimization%20in%20synthesis/Images/comp_case_netlist.png" alt="Design & Testbench Overview" width="70%">
</div>


## ğŸ”¹4. for Loops
Used in RTL to replicate logic, initialize arrays, or generate repetitive assignments.
```verilog
integer i;
always @(*) begin
  for (i = 0; i < 4; i = i + 1)
    y[i] = a[i] & b[i];
end
```
Unlike software, for loops in hardware describe parallel replicated logic, not iteration in time.

## ğŸ”¹5. generate Blocks
Used for conditional or looped instantiation of modules or logic during elaboration time.
```verilog
genvar i;
generate
  for (i = 0; i < 8; i = i + 1) begin : gen_mux
    mux2 U (.a(a[i]), .b(b[i]), .sel(sel), .y(y[i]));
  end
endgenerate
```
Common in scalable designs like buses, arrays of registers, or multi-bit datapaths.













