Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 21.10-p002_1, built Fri Aug 20 07:13:13 PDT 2021
Options: 
Date:    Tue Nov 26 22:51:59 2024
Host:    vlsi410 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-9700F CPU @ 3.00GHz 12288KB) (32781444KB)
PID:     173075
OS:      Red Hat Enterprise Linux Server release 8.10 (Cerulean Leopard)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...Using chipware dir from user defined $CW_DIR envirionment variable set to /CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/chipware

Finished loading tool scripts (8 seconds elapsed).

WARNING: This version of the tool is 1194 days old.
@genus:root: 1> set_db information_level     9
  Setting attribute of root '/': 'information_level' = 9
1 9
@genus:root: 2> set_db hdl_vhdl_read_version 2008
  Setting attribute of root '/': 'hdl_vhdl_read_version' = 2008
1 2008
@genus:root: 3> set_db max_cpus_per_server   4
  Setting attribute of root '/': 'max_cpus_per_server' = 4
1 4
@genus:root: 4> set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
1 true
@genus:root: 5> set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
1 true
@genus:root: 6> set_db init_hdl_search_path [list $::env(SRC_DIR)]
  Setting attribute of root '/': 'init_hdl_search_path' = /export/tmp/8304_8/Labs/lab2/sources
1 /export/tmp/8304_8/Labs/lab2/sources
@genus:root: 7> set_db init_lib_search_path [list $::env(FE_TIM_LIB) $::env(BE_QRC_LIB) $::env(BE_LEF_LIB)]
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/GPDK45/gsclib045/gsclib045/timing /CMC/kits/GPDK45/gsclib045/gsclib045/qrc/qx /CMC/kits/GPDK45/gsclib045/gsclib045/lef
1 {/CMC/kits/GPDK45/gsclib045/gsclib045/timing /CMC/kits/GPDK45/gsclib045/gsclib045/qrc/qx /CMC/kits/GPDK45/gsclib045/gsclib045/lef}
@genus:root: 8> read_libs           -max_libs slow_vdd1v0_basicCells.lib -min_libs fast_vdd1v0_basicCells.lib

Threads Configured:3
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/GPDK45/gsclib045/gsclib045/timing/slow_vdd1v0_basicCells.lib, Line 67517)

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/CMC/kits/GPDK45/gsclib045/gsclib045/timing/slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
        : The sequential cell cannot be inferred because its clock function is unknown.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@genus:root: 9> read_physical -lef "gsclib045_tech.lef"
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@genus:root: 10> read_qrc           "gpdk045.tch"

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@genus:root: 11> set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
1 ple
@genus:root: 12> read_hdl -vhdl riscv_pkg.vhd riscv_halfadder.vhd riscv_adder.vhd riscv_alu.vhd riscv_pc.vhd riscv_rf.vhd riscv_decoder.vhd riscv_DMEM.vhd riscv_ex.vhd riscv_fetch.vhd riscv_me.vhd riscv_predecode.vhd riscv_id.vhd riscv_wb.vhd
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/v2008/std/standard.vhdl'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pkg.vhd'
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/v2008/ieee/std_logic_1164.vhdl'
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/cadence/attributes.vhdl'
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/v2008/std/textio.vhdl'
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/v2008/ieee/numeric_std.vhdl'
Warning : Unimplemented VHDL 2008 IEEE Package, reading VHDL 1993 version instead. [VHDLPT-808]
        : VHDL 2008 version of 'ieee/math_real.vhdl' is not available.
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/ieee/math_real.vhdl'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_halfadder.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd'
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 41.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 43.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 44.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 45.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 46.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 47.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 65.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 66.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 67.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 68.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 74.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 75.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 76.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 77.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 78.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 81.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd'
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 27.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 28.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 29.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 30.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_DMEM.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_ex.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd'
Warning : Unimplemented VHDL 2008 IEEE Package, reading VHDL 1993 version instead. [VHDLPT-808]
        : VHDL 2008 version of 'ieee/std_logic_arith.vhdl' is not available.
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/ieee/std_logic_arith.vhdl'
Warning : Unimplemented VHDL 2008 IEEE Package, reading VHDL 1993 version instead. [VHDLPT-808]
        : VHDL 2008 version of 'ieee/std_logic_unsigned.vhdl' is not available.
              Reading VHDL predefined package '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/ieee/std_logic_unsigned.vhdl'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd'
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_wb.vhd'
Info    : Summary of VHDL issues. [VHDLPT-508]
        : 0 errors and 136 warnings reported.
@genus:root: 13> set_db hdl_vhdl_read_version 2008
  Setting attribute of root '/': 'hdl_vhdl_read_version' = 2008
1 2008
@genus:root: 14> read_hdl -vhdl riscv_pkg.vhd riscv_halfadder.vhd riscv_adder.vhd riscv_alu.vhd riscv_pc.vhd riscv_rf.vhd riscv_decoder.vhd riscv_DMEM.vhd riscv_ex.vhd riscv_fetch.vhd riscv_me.vhd riscv_predecode.vhd riscv_id.vhd riscv_wb.vhd
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pkg.vhd'
package riscv_pkg is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:riscv_pkg' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pkg.vhd' on line 16, column 1.
        : A previously analyzed unit is being replaced.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:execute' depends on overwritten unit 'default:riscv_pkg'.
        : A unit is considered out-of-date when a unit that it depends on is re-analyzed.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:execute-behavioral' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fetch' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fetch-behavioral' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_alu' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_alu-beh' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_id' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_id-beh' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_pc' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_pc-beh' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_rf' depends on overwritten unit 'default:riscv_pkg'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_rf-beh' depends on overwritten unit 'default:riscv_pkg'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'riscv_alu' depends on package 'default:riscv_pkg'.
        : Entity is invalid because it is potentially out-of-date with respect to packages used. Check the specified entity and package and re-analyze the entity using the 'read_hdl -vhdl filename' command.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'riscv_pc' depends on package 'default:riscv_pkg'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'riscv_rf' depends on package 'default:riscv_pkg'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'execute' depends on package 'default:riscv_pkg'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'FETCH' depends on package 'default:riscv_pkg'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'riscv_id' depends on package 'default:riscv_pkg'.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_halfadder.vhd'
entity riscv_halfadder is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:riscv_halfadder' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_halfadder.vhd' on line 15, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_halfadder-beh' depends on overwritten unit 'default:riscv_halfadder'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_halfadder' in library 'default' with newly read VHDL entity 'riscv_halfadder' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_halfadder.vhd' on line 15.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd'
entity riscv_adder is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:riscv_adder' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 15, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_adder-beh' depends on overwritten unit 'default:riscv_adder'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_adder' in library 'default' with newly read VHDL entity 'riscv_adder' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 15.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_alu' in library 'default' with newly read VHDL entity 'riscv_alu' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd' on line 18.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_pc' in library 'default' with newly read VHDL entity 'riscv_pc' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd' on line 18.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_rf' in library 'default' with newly read VHDL entity 'riscv_rf' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 18.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd'
entity riscv_decode is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:riscv_decode' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 5, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_decode-beh' depends on overwritten unit 'default:riscv_decode'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_decode' in library 'default' with newly read VHDL entity 'riscv_decode' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 5.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_DMEM.vhd'
entity d_mem is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:d_mem' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_DMEM.vhd' on line 5, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:d_mem-rtl' depends on overwritten unit 'default:d_mem'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:memory-behavioral' depends on overwritten unit 'default:d_mem'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'd_mem' in library 'default' with newly read VHDL entity 'd_mem' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_DMEM.vhd' on line 5.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_ex.vhd'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'execute' in library 'default' with newly read VHDL entity 'execute' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_ex.vhd' on line 8.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'FETCH' in library 'default' with newly read VHDL entity 'FETCH' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd' on line 10.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd'
entity memory is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:memory' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd' on line 5, column 1.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'memory' in library 'default' with newly read VHDL entity 'memory' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd' on line 5.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd'
entity riscv_predecode is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:riscv_predecode' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 5, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:riscv_predecode-beh' depends on overwritten unit 'default:riscv_predecode'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_predecode' in library 'default' with newly read VHDL entity 'riscv_predecode' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 5.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd'
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'riscv_id' in library 'default' with newly read VHDL entity 'riscv_id' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd' on line 11.
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_wb.vhd'
entity write_back is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:write_back' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_wb.vhd' on line 5, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:write_back-behavior' depends on overwritten unit 'default:write_back'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'write_back' in library 'default' with newly read VHDL entity 'write_back' in the same library in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_wb.vhd' on line 5.
Info    : Summary of VHDL issues. [VHDLPT-508]
        : 0 errors and 27 warnings reported.
@genus:root: 15> read_hdl -vhdl riscv_core.vhd
            Reading VHDL file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd'
@genus:root: 16> elaborate riscv_core
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow_vdd1v0_basicCells.lib', Total cells: 489, Unusable cells: 19.
	List of unusable cells: 'ANTENNA HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL DECAP10 DECAP2 DECAP3 DECAP4 DECAP5 DECAP6 DECAP7 DECAP8 DECAP9 .'
        : For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'riscv_core' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_core'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'FETCH' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'FETCH'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_pc_RESET_VECTOR0' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_pc'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 41 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 41 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 44 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 44 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 46 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 46 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 49 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 49 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_pc.vhd' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 64 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 64 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 68 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 68 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_fetch.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_id' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_id'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_predecode' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_predecode'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 53.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 62.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 86.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 45.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 54.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 44.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 63.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 44.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 88.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 44.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 64.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 55.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 89.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 55.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_predecode' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_predecode.vhd' on line 41.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_rf' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_rf'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'regfile' in module 'riscv_rf' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 35.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 59.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 85.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 65.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 95.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' on line 65.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 59 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 59 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 65 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 65 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 65 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 65 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 85 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 85 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 86 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 86 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 95 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=5 B=1 Z=1) at line 95 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 96 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 96 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 51 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 51 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 52 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 52 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_rf.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_decode' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_decode'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 89.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 100.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 83.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 73.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 73.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 83.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 89.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 100.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 78.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decode' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 117.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decode' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 103.
Info    : Identified sum-of-products logic to be optimized during syn_generic. [CDFG-769]
        : Sum-of-products logic in module 'riscv_decode' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_decoder.vhd' on line 66.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 208 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 208 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 223 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 223 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_id.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'o_pc' of instance 'u_decode' of module 'riscv_id' inside module 'riscv_core' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 227.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'execute' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_ex.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'execute'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_alu' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_alu'.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd' on line 45.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The boolean operation evaluates to 'true' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd' on line 45.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_adder_N32' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_adder'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 99.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 104.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 110.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'riscv_halfadder' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_halfadder.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'beh' for entity 'riscv_halfadder'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 240.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'overflow' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 95.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'APourSign' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 99.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'BPourSign' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 104.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'CPourSign' in module 'riscv_adder_N32' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' on line 110.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=1 Z=32) at line 87 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=32 B=1 Z=32) at line 87 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_adder.vhd' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/sra/very_fast' was inferred through the binding 'b3' for the call to synthetic operator 'SRA_VHDL_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 4602 in the file '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/v2008/ieee/numeric_std.vhdl'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'SRA_VHDL_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 4602 in the file '/CMC/tools/cadence/GENUS21.10.000_lnx86/tools.lnx86/lib/vhdl/v2008/ieee/numeric_std.vhdl' will be considered in the following order: {'hdl_implementation:GB/sra/very_fast' (priority 1), 'hdl_implementation:GB/sra/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 44 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=1 B=1 Z=1) at line 44 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:GB/decoder/b3' is invalid for the call to synthetic operator 'SLL_VHDL_UNS_OP' (pin widths: A=32 SH=5 Z=32) at line 49 in the file '/export/tmp/8304_8/Labs/lab2/sources/riscv_alu.vhd' because the constraint '1' on the synthetic operator pin 'A' does not match the actual pin value 'bound'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_ex.vhd' on line 93.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_ex.vhd' on line 79.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'memory' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'memory'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'd_mem' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_DMEM.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'd_mem'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'd_mem' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_DMEM.vhd' on line 19.
Warning : Referenced signals are not added in sensitivity list. This may cause simulation mismatches between the original and the synthesized design. [CDFG-360]
        : Signal 'i_rstn' in module 'memory' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd' on line 59.
        : Add missing reference signals in the sensitivity list or use '*' to add all the signals in the sensitivity list. Example : always @(a or b) (OR) always (*))
Info    : Unused module input port. [CDFG-500]
        : Input port 'i_dmem_read' is not used in module 'memory' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_me.vhd' on line 16.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'o_rw' of instance 'u_memory' of module 'memory' inside module 'riscv_core' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 282.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'write_back' from file '/export/tmp/8304_8/Labs/lab2/sources/riscv_wb.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavior' for entity 'write_back'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'i_scan_en' is not used in module 'riscv_core' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 21.
Info    : Unused module input port. [CDFG-500]
        : Input port 'i_test_mode' is not used in module 'riscv_core' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 22.
Info    : Unused module input port. [CDFG-500]
        : Input port 'i_tdi' is not used in module 'riscv_core' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 23.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'i_pc' of instance 'u_execute' of module 'execute' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 253, column 17, hid = 0.
        : Run check_design to check 'Undriven Port(s)/Pin(s)' section for all undriven module input ports. It is better to double confirm with designer if these undriven ports are expected. During syn_gen the undriven ports are controlled by attribute 'hdl_unconnected_value', the default value is 0.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'i_rw' of instance 'u_write_back' of module 'write_back' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 305, column 20, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'o_tdo' in module 'riscv_core' in file '/export/tmp/8304_8/Labs/lab2/sources/riscv_core.vhd' on line 24, column 5, hid = 0.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'riscv_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: riscv_core, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: riscv_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
design:riscv_core
@genus:root: 17> check_design -all


 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'riscv_core'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'riscv_core'

No empty modules in design 'riscv_core'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'riscv_core'

design 'riscv_core' has the following unloaded port(s)
port:riscv_core/i_dmem_read[31]
port:riscv_core/i_dmem_read[30]
port:riscv_core/i_dmem_read[29]
port:riscv_core/i_dmem_read[28]
port:riscv_core/i_dmem_read[27]
port:riscv_core/i_dmem_read[26]
port:riscv_core/i_dmem_read[25]
port:riscv_core/i_dmem_read[24]
port:riscv_core/i_dmem_read[23]
port:riscv_core/i_dmem_read[22]
port:riscv_core/i_dmem_read[21]
port:riscv_core/i_dmem_read[20]
port:riscv_core/i_dmem_read[19]
port:riscv_core/i_dmem_read[18]
port:riscv_core/i_dmem_read[17]
port:riscv_core/i_dmem_read[16]
port:riscv_core/i_dmem_read[15]
port:riscv_core/i_dmem_read[14]
port:riscv_core/i_dmem_read[13]
port:riscv_core/i_dmem_read[12]
port:riscv_core/i_dmem_read[11]
port:riscv_core/i_dmem_read[10]
port:riscv_core/i_dmem_read[9]
port:riscv_core/i_dmem_read[8]
port:riscv_core/i_dmem_read[7]
port:riscv_core/i_dmem_read[6]
port:riscv_core/i_dmem_read[5]
port:riscv_core/i_dmem_read[4]
port:riscv_core/i_dmem_read[3]
port:riscv_core/i_dmem_read[2]
port:riscv_core/i_dmem_read[1]
port:riscv_core/i_dmem_read[0]
port:riscv_core/i_scan_en
port:riscv_core/i_test_mode
port:riscv_core/i_tdi
Total number of unloaded ports in design 'riscv_core' : 35

 Unloaded Combinational Pin(s)
 -------------------------------
design 'riscv_core' has the following unloaded combinational elements
pin:riscv_core/u_decode/riscv_decode_inst/ctl_i_opcode_66_10/g28/z
pin:riscv_core/u_decode/riscv_decode_inst/ctl_i_funct7_117_16/g7/z
pin:riscv_core/u_execute/ALU_INST/u_adder/gen_Add[30].gen_i.gen_i2.u_add2/g2/z
pin:riscv_core/u_execute/ALU_INST/u_adder/gen_sub[30].gen_i.gen_i2.u_add2/g2/z
pin:riscv_core/u_execute/ALU_INST/u_adder/gen_Add1[30].gen_i.gen_i2.u_add2/g2/z
pin:riscv_core/u_execute/ALU_INST/u_adder/gen_sub2[30].gen_i.gen_i2.u_add2/g2/z
Total number of unloaded combinational elements in design 'riscv_core' : 6

 Assigns
 ------- 
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[10]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[9]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[8]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[7]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[6]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[5]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[4]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[3]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_pc[2]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[8]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[7]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[6]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[5]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[4]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[3]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[2]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[1]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_addr[0]' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_fetch/o_imem_en' in module FETCH
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[6]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[5]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[4]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[3]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[2]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[1]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/o_opcode[0]' in module riscv_predecode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/predecode_inst/ctl_41_14/out_0[1]' in module case_box_3
Encountered an assign statement at hport 'hport:riscv_core/u_decode/register_file_inst/ctl_i_addr_w_66_9/out_0[0]' in module case_box_49
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_sign' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_alu_op[2]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[31]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[30]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[29]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[28]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[27]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[26]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[25]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[24]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[23]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[22]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[21]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/riscv_decode_inst/o_imm[20]' in module riscv_decode
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_rd_addr[4]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_rd_addr[3]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_rd_addr[2]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_rd_addr[1]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_rd_addr[0]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[31]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[30]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[29]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[28]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[27]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[26]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[25]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[24]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[23]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[22]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[21]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[20]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[19]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[18]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[17]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[16]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[15]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[14]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[13]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[12]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[11]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[10]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[9]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[8]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[7]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[6]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[5]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[4]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[3]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[2]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[1]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_decode/o_pc[0]' in module riscv_id
Encountered an assign statement at hport 'hport:riscv_core/u_execute/ALU_INST/sra_45_50:SHIFT_RIGHT_4836_14:sra005304/Z[31]' in module arith_shift_right_vhdl_unsigned
Encountered an assign statement at hport 'hport:riscv_core/u_execute/o_rd_addr[4]' in module execute
Encountered an assign statement at hport 'hport:riscv_core/u_execute/o_rd_addr[3]' in module execute
Encountered an assign statement at hport 'hport:riscv_core/u_execute/o_rd_addr[2]' in module execute
Encountered an assign statement at hport 'hport:riscv_core/u_execute/o_rd_addr[1]' in module execute
Encountered an assign statement at hport 'hport:riscv_core/u_execute/o_rd_addr[0]' in module execute
Encountered an assign statement at hport 'hport:riscv_core/u_execute/o_rw' in module execute
Encountered an assign statement at hport 'hport:riscv_core/u_memory/d_mem_instance/ctl_addr_index_38_17/out_0[0]' in module case_box_346
Encountered an assign statement at hport 'hport:riscv_core/u_memory/o_rw' in module memory
Encountered an assign statement at hport 'hport:riscv_core/u_write_back/o_wb' in module write_back
Encountered an assign statement at hport 'hport:riscv_core/u_write_back/o_rd_addr[4]' in module write_back
Encountered an assign statement at hport 'hport:riscv_core/u_write_back/o_rd_addr[3]' in module write_back
Encountered an assign statement at hport 'hport:riscv_core/u_write_back/o_rd_addr[2]' in module write_back
Encountered an assign statement at hport 'hport:riscv_core/u_write_back/o_rd_addr[1]' in module write_back
Encountered an assign statement at hport 'hport:riscv_core/u_write_back/o_rd_addr[0]' in module write_back
Total number of assign statements in design 'riscv_core' : 94

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'riscv_core'

No undriven sequential pin in 'riscv_core'

The following hierarchical pin(s) in design 'riscv_core' are undriven
hpin:riscv_core/u_execute/i_pc[31] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[30] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[29] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[28] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[27] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[26] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[25] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[24] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[23] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[22] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[21] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[20] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[19] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[18] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[17] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[16] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[15] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[14] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[13] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[12] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[11] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[10] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[9] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[8] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[7] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[6] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[5] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[4] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[3] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[2] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[1] 	 (fanout : 1)
hpin:riscv_core/u_execute/i_pc[0] 	 (fanout : 1)
hpin:riscv_core/u_write_back/i_rw 	 (fanout : 1)
Total number of hierarchical undriven pins in design 'riscv_core' : 33

The following port(s) in design 'riscv_core' are undriven
port:riscv_core/o_tdo
Total number of undriven port(s) in design 'riscv_core' : 1

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'riscv_core'

No multidriven sequential pin in 'riscv_core'

No multidriven hierarchical pin in 'riscv_core'

No multidriven ports in 'riscv_core'

No multidriven unloaded nets in 'riscv_core'

  Constant Pin(s)
  ----------------
design 'riscv_core' has the following constant input combinational pin(s)
pin:riscv_core/u_fetch/g36/in_0
Total number of constant combinational pins in design 'riscv_core' : 1

No constant sequential pin(s) in design 'riscv_core'

design 'riscv_core' has the following constant input hierarchical pin(s)
hpin:riscv_core/u_fetch/i_stall 	 (fanout : 2)
hpin:riscv_core/u_fetch/u_add/add_49_18/B[2] 	 (fanout : 2)
hpin:riscv_core/u_fetch/u_add/add_49_18/B[1] 	 (fanout : 2)
hpin:riscv_core/u_fetch/u_add/add_49_18/B[0] 	 (fanout : 2)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_0[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_1[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_2[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_4[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_5[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_o_funct7_buffer_41_14/in_6[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_3[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_4[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_4[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_4[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_6[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_6[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_funct3_buffer_41_14/in_6[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_0[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_1[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_1[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_2[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_2[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_4[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_5[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_5[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs2_addr_buffer_41_14/in_6[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_3[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_3[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_3[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_4[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_4[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_4[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_4[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_4[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_6[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_6[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_6[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_6[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/predecode_inst/mux_rs1_addr_buffer_41_14/in_6[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/register_file_inst/mux_fwd_b_96_23/in_0 	 (fanout : 1)
hpin:riscv_core/u_decode/register_file_inst/mux_fwd_b_96_23/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/register_file_inst/mux_fwd_b_95_22/in_0 	 (fanout : 1)
hpin:riscv_core/u_decode/register_file_inst/mux_fwd_a_86_23/in_0 	 (fanout : 1)
hpin:riscv_core/u_decode/register_file_inst/mux_fwd_a_86_23/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/register_file_inst/mux_fwd_a_85_22/in_0 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_2[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_3[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_4[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_5[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_6[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[11] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[10] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[9] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[8] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_imm_buffer_66_10/in_7[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_0[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_0[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_1[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_1[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_2[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_2[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_103_14/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_117_16/in_0 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_117_16/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_117_16/in_2 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_0[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_1[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_1[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_2[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_2[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_115_14/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_66_10/in_2[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_o_alu_op_buffer_66_10/in_2[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_0[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_0[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_0[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_0[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_0[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_0[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_1[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_1[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_1[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_1[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_1[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_1[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_2[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_2[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_2[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_2[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_2[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_2[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_3[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_3[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_3[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_3[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_3[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_4[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_4[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_4[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_4[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_4[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_4[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_5[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_5[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_5[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_5[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_5[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_5[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_6[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_6[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_6[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_6[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_6[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_6[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_7[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_7[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_7[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_7[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_7[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_7[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_8[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_8[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_8[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_8[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_8[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/riscv_decode_inst/mux_cmbsop_o_wb_buffer_66_10/in_8[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_src_imm_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_sign_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_arith_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_wb_out_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_rw_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_jump_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_branch_buffer_2_223_20/in_1 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_alu_op_buffer_2_223_20/in_1[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_alu_op_buffer_2_223_20/in_1[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_alu_op_buffer_2_223_20/in_1[0] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[31] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[30] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[29] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[28] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[27] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[26] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[25] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[24] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[23] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[22] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[21] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[20] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[19] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[18] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[17] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[16] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[15] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[14] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[13] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[12] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[11] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[10] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[9] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[8] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[7] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[6] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[5] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[4] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[3] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[2] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[1] 	 (fanout : 1)
hpin:riscv_core/u_decode/mux_o_imm_buffer_2_223_20/in_1[0] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/u_adder/add_87_56/B 	 (fanout : 2)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[31] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[30] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[29] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[28] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[27] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[26] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[25] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[24] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[23] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[22] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[21] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[20] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[19] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[18] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[17] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[16] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[15] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[14] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[13] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[12] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[11] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[10] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[9] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[8] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[7] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[6] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[5] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[4] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[3] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[2] 	 (fanout : 1)
hpin:riscv_core/u_execute/ALU_INST/mux_o_res_74_10/in_3[1] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[31] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[30] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[29] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[28] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[27] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[26] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[25] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[24] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[23] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[22] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[21] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[20] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[19] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[18] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[17] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[16] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[15] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[14] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[13] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[12] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[11] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[10] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[9] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[8] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[7] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[6] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[5] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[4] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[3] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[2] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[1] 	 (fanout : 1)
hpin:riscv_core/u_write_back/mux_o_rd_data_25_13/in_0[0] 	 (fanout : 1)
Total number of constant hierarchical pins in design 'riscv_core' : 357

design 'riscv_core' has the following constant port(s)
port:riscv_core/o_imem_en
Total number of constant port(s) in design 'riscv_core' : 1

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'riscv_core'
No preserved sequential instance(s) in design 'riscv_core'
No preserved hierarchical instance(s) in design 'riscv_core'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'riscv_core'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'riscv_core'

Libcells with no corresponding LEF
----------------------------------
lib_cell:default_emulate_libset_max/slow_vdd1v0/ACHCONX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFHX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFHX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFHX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFHXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDFXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDHX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDHX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDHX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/ADDHXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND3X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND3X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND3X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND4X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND4X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND4X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/AND4XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/ANTENNA
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO21X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO21X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO21X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO21XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO22X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO22X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO22X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AO22XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI211X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI211X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI211X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI211XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI21X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI21X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI21X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI21XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI221X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI221X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI221X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI221XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI222X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI222X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI222X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI222XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI22X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI22X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI22X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI22XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB1X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB1X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB1X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB1XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI2BB2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI31X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI31X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI31X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI31XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI32X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI32X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI32X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI32XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI33X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI33X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI33X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/AOI33XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/BMXIX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/BMXIX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/BUFX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKAND2X12
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKAND2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKAND2X3
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKAND2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKAND2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKAND2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKBUFX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKINVX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKMX2X12
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKMX2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKMX2X3
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKMX2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKMX2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKMX2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKXOR2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKXOR2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKXOR2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/CLKXOR2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFNSRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFNSRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFNSRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFNSRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFQXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFSXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFTRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFTRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFTRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFTRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DFFXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY1X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY1X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/DLY4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFTRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFTRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFTRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFTRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/EDFFXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/HOLDX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/INVXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/MDFFHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MDFFHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MDFFHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MDFFHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX3X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX4X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MX4XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI3X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI4X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/MXI4XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2BX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2BX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2BX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2BXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3BX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3BX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3BX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3BXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BBX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BBX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BBX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BBXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4BXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/NAND4XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2BX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2BX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2BX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2BXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3BX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3BX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3BX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3BXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BBX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BBX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BBX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BBXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4BXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/NOR4XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA21X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA21X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA21X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA21XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA22X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA22X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA22X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OA22XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI211X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI211X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI211X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI211XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI21X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI21X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI21X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI21XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI221X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI221X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI221X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI221XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI222X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI222X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI222X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI222XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI22X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI22X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI22X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI22XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB1X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB1X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB1X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB1XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI2BB2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI31X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI31X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI31X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI31XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI32X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI32X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI32X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI32XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI33X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI33X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI33X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OAI33XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR2X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR2X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR3X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR3X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR3X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR3X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR4X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR4X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR4X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR4X6
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR4X8
lib_cell:default_emulate_libset_max/slow_vdd1v0/OR4XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFNSRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFNSRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFNSRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFNSRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFQXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFSXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFTRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFTRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFTRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFTRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SDFFXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFTRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFTRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFTRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFTRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SEDFFXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/SMDFFHQX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/SMDFFHQX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/SMDFFHQX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/SMDFFHQX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/TBUFXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/TIEHI
lib_cell:default_emulate_libset_max/slow_vdd1v0/TIELO
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNCAX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNSRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNSRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNSRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNSRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX12
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX16
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX20
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX3
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX6
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNTSCAX8
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATNXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATSRX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATSRX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATSRX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATSRXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATX1
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATX2
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATX4
lib_cell:default_emulate_libset_max/slow_vdd1v0/TLATXL
lib_cell:default_emulate_libset_max/slow_vdd1v0/XNOR2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/XNOR2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/XNOR2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/XNOR2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/XNOR3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/XNOR3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/XOR2X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/XOR2X2
lib_cell:default_emulate_libset_max/slow_vdd1v0/XOR2X4
lib_cell:default_emulate_libset_max/slow_vdd1v0/XOR2XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/XOR3X1
lib_cell:default_emulate_libset_max/slow_vdd1v0/XOR3XL
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP10
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP2
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP3
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP4
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP5
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP6
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP7
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP8
lib_cell:default_emulate_libset_max/slow_vdd1v0/DECAP9

Total number of cell(s) with only library (.lib) info : 489

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                            35
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                6
Assigns                                     94
Undriven Port(s)                             1
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                33
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             1
Constant Leaf Pin(s)                         1
Constant hierarchical Pin(s)               357
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                  489
Physical (LEF) cells with no libcell         0
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@genus:root: 18> read_sdc $::env(CONST_DIR)/timing.sdc
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:riscv_core/i_clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
            Reading file '/export/tmp/8304_8/Labs/lab2/constraints/timing.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      6 , failed      0 (runtime  0.00)
 "get_ports"                - successful      5 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      4 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_operating_conditions" - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
      Compressed 5 timing exceptions down to 2.
read_sdc completed in 00:00:00 (hh:mm:ss)
@genus:root: 19> 
@genus:root: 19> report_timing -lint > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.timing_lint.rpt
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@genus:root: 20> report_clocks > $::env(SYN_DFT_REP_DIR)/riscv_core.clk.rpt
@genus:root: 21> report_clocks -generated >> $::env(SYN_DFT_REP_DIR)/riscv_core.clk.rpt
@genus:root: 22> ungroup -all -simple
@genus:root: 23> set_db dft_scan_style muxed_scan
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
1 muxed_scan
@genus:root: 24> define_shift_enable -active high -create_port i_scan_en
Warning : Ignored option. [DFT-127]
        : Specified source 'i_scan_en' matched an existing port/pin; ignoring option '-create_port'.
        : A given option can be safely ignored.
Info    : Added DFT object. [DFT-100]
        : Added shift enable signal 'i_scan_en'.
test_signal:riscv_core/i_scan_en
@genus:root: 25> define_test_mode -active high -create_port i_test_mode
Warning : Ignored option. [DFT-127]
        : Specified source 'i_test_mode' matched an existing port/pin; ignoring option '-create_port'.
Info    : Added DFT object. [DFT-100]
        : Added test mode signal 'i_test_mode'.
test_signal:riscv_core/i_test_mode
@genus:root: 26> define_test_clock -name clk_scan -domain dom_1 -period 20000 i_clk
Info    : Added DFT object. [DFT-100]
        : Added test clock domain 'dom_1'.
Info    : Added DFT object. [DFT-100]
        : Added test clock 'clk_scan'.
test_clock:riscv_core/dom_1/clk_scan
@genus:root: 27> set_db dft_auto_identify_shift_register true
  Setting attribute of root '/': 'dft_auto_identify_shift_register' = true
1 true
@genus:root: 28> set_db dft_shift_register_max_length 32
  Setting attribute of root '/': 'dft_shift_register_max_length' = 32
1 32
@genus:root: 29> set_db design:riscv_core .dft_scan_map_mode tdrc_pass
  Setting attribute of design 'riscv_core': 'dft_scan_map_mode' = tdrc_pass
1 tdrc_pass
@genus:root: 30> set_db design:riscv_core .dft_scan_output_preference auto
  Setting attribute of design 'riscv_core': 'dft_scan_output_preference' = auto
1 auto
@genus:root: 31> set_db design:riscv_core .dft_connect_scan_data_pins_during_mapping loopback
  Setting attribute of design 'riscv_core': 'dft_connect_scan_data_pins_during_mapping' = loopback
1 loopback
@genus:root: 32> set_db design:riscv_core .dft_connect_shift_enable_during_mapping tie_off
  Setting attribute of design 'riscv_core': 'dft_connect_shift_enable_during_mapping' = tie_off
1 tie_off
@genus:root: 33> set_db dft_prefix DFT_
  Setting attribute of root '/': 'dft_prefix' = DFT_
1 DFT_
@genus:root: 34> set_db design:riscv_core .lp_clock_gating_test_signal i_scan_en
  Setting attribute of design 'riscv_core': 'lp_clock_gating_test_signal' = test_signal:riscv_core/i_scan_en
1 test_signal:riscv_core/i_scan_en
@genus:root: 35> report_scan_setup

Design Name
===========
    riscv_core

Scan Style
==========
    muxed_scan
DFT rule check status is not available. Need to (re)run check_dft_rules

Global Constraints
==================
    Minimum number of scan chains: no_value
    Maximum length of scan chains: no_value
    Lock-up element type: preferred_level_sensitive
    Mix clock edges in scan chain: false
    Prefix for unnamed scan objects: DFT_

Test signal objects
===================
    shift_enable: 
          object name: i_scan_en 
          pin name: i_scan_en 
          hookup_pin: i_scan_en 
          hookup_polarity: non_inverted 
          function: shift_enable 
          active: high 
          ideal: false 
          user defined: true

    test_mode: 
          object name: i_test_mode 
          pin name: i_test_mode 
          hookup_pin: i_test_mode 
          hookup_polarity: non_inverted 
          function: test_mode 
          active: high 
          ideal: false 
          user defined: true


Test clock objects
==================
Reporting all test clocks as TDRC status is not available
    test_clock:
          object name: clk_scan 
          test_clock_domain: dom_1 
          user defined: true 
          source: i_clk  
          root source: i_clk  
          root source polarity: non_inverting
          hookup_pin: i_clk 
          period: 20000.0


DFT controllable objects
========================

DFT don't scan objects
======================

DFT abstract don't scan objects
===============================

DFT scan segment constraints
============================

DFT scan chain constraints
==========================

DFT actual scan chains
======================
@genus:root: 36> report_scan_setup > $::env(SYN_DFT_REP_DIR)/dft_scan_setup.conf.rpt
@genus:root: 37> check_dft_rules
  Checking DFT rules for 'riscv_core' module under 'muxed_scan' style

Info    : Auto detection of Async control signal. By default, all Async set and reset control signals of flops are identified automatically and an automatically generated test signal is added to the DFT setup, if no test signal is defined for them, yet. [DFT-303]
        : Setting PI async signal 'i_rstn' to level '1' in test mode

        : If you do not want Async set and reset signals to be defined as test signals automatically, set the attribute dft_identify_test_signals to false.
Info    : Added DFT object. [DFT-100]
        : Added test mode signal 'i_rstn'.
Detected 1 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 48
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 1
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 1

Warning : DFT Async Rule Violation. [DFT-302]
        : # 0 <vid_0_async>: async signal driven to a constant active value, possibly due to a polarity conflict in module 'riscv_core', net 'i_rstn', inst/pin 'u_fetch_InstructionBuffer_reg[0]/aclr'   [ASYNC-02]
        : Async signal is not controllable. Affected registers will be excluded from scan design.
     
    Violations sorted by type and number of affected registers
    Note - a register may be violating multiple DFT rules.
    	Violation #0 <vid_0_async> affects 32 registers
      
  Total number of Test Clock Domains: 1
      DFT Test Clock Domain: dom_1
    	Test Clock 'clk_scan' (Positive edge) has 9665 registers
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:  32
      Number of registers that pass DFT rules: 9665
  Percentage of total registers that are scannable: 99.7%
1
@genus:root: 38> fix_dft_violations -violations vid_0_async -test_control i_scan_en
    PROGRESS: Starting to fix a group of 32 violation points
        Tentative common fork insertion:
          Group 1 (32 nodes)
    Successfully inserted common test-point at node u_fetch_InstructionBuffer_reg[31]/aclr.  It covers 32 nodes.
  Total number of violation points: 32.
  Total number of test points inserted: 1.
  Checking DFT rules for 'riscv_core' module under 'muxed_scan' style

    Processing techlib slow_vdd1v0 for muxed_scan scan cells
      Identified a usable, flop scan cell 'SDFFHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFNSRX1' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX2' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX4' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRXL' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFXL' 
	 active clock edge:  rising
    Identified 48 valid usable scan cells
  Checking DFT rules for clock pins
      Traced or defined DFT clock: clk_scan in domain: dom_1 at pin i_clk
     ... Processed 250 registers
     ... Processed 500 registers
     ... Processed 1000 registers
     ... Processed 2000 registers
     ... Processed 4000 registers
     ... Processed 8000 registers
  Checking DFT rules for async. pins
     ... Processed 250 registers
     ... Processed 500 registers
     ... Processed 1000 registers
     ... Processed 2000 registers
     ... Processed 4000 registers
     ... Processed 8000 registers
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 48
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 1
      DFT Test Clock Domain: dom_1
    	Test Clock 'clk_scan' (Positive edge) has 9697 registers
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 9697
  Percentage of total registers that are scannable: 100%
@genus:root: 39> check_dft_rules > $::env(SYN_DFT_REP_DIR)/dft_rules.conf.rpt
  Checking DFT rules for 'riscv_core' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 9697
  Percentage of total registers that are scannable: 100%
0
@genus:root: 40> report_dft_violations > $::env(SYN_DFT_REP_DIR)/dft_violations.conf.rpt
@genus:root: 41> set_db / .syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
1 high
@genus:root: 42> syn_generic riscv_core
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'id_to_ex_pc' in module 'riscv_core'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'me_to_wb_rw' in module 'riscv_core'.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'o_tdo' in module 'riscv_core'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow_vdd1v0_basicCells.lib', Total cells: 489, Unusable cells: 19.
	List of unusable cells: 'ANTENNA HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL DECAP10 DECAP2 DECAP3 DECAP4 DECAP5 DECAP6 DECAP7 DECAP8 DECAP9 .'
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_memory_reg_rd_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_memory_reg_rd_addr_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_memory_reg_rd_addr_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_memory_reg_rd_addr_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_memory_reg_rd_addr_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/regfile_reg[31][14]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 417023
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 9253 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_decode_register_file_inst/regfile_reg[0][0]', 
'u_decode_register_file_inst/regfile_reg[0][1]', 
'u_decode_register_file_inst/regfile_reg[0][2]', 
'u_decode_register_file_inst/regfile_reg[0][3]', 
'u_decode_register_file_inst/regfile_reg[0][4]', 
'u_decode_register_file_inst/regfile_reg[0][5]', 
'u_decode_register_file_inst/regfile_reg[0][6]', 
'u_decode_register_file_inst/regfile_reg[0][7]', 
'u_decode_register_file_inst/regfile_reg[0][8]', 
'u_decode_register_file_inst/regfile_reg[0][9]', 
'u_decode_register_file_inst/regfile_reg[0][10]', 
'u_decode_register_file_inst/regfile_reg[0][11]', 
'u_decode_register_file_inst/regfile_reg[0][12]', 
'u_decode_register_file_inst/regfile_reg[0][13]', 
'u_decode_register_file_inst/regfile_reg[0][14]', 
'u_decode_register_file_inst/regfile_reg[0][15]', 
'u_decode_register_file_inst/regfile_reg[0][16]', 
'u_decode_register_file_inst/regfile_reg[0][17]', 
'u_decode_register_file_inst/regfile_reg[0][18]', 
'u_decode_register_file_inst/regfile_reg[0][19]', 
'u_decode_register_file_inst/regfile_reg[0][20]', 
'u_decode_register_file_inst/regfile_reg[0][21]', 
'u_decode_register_file_inst/regfile_reg[0][22]', 
'u_decode_register_file_inst/regfile_reg[0][23]', 
'u_decode_register_file_inst/regfile_reg[0][24]', 
'u_decode_register_file_inst/regfile_reg[0][25]', 
'u_decode_register_file_inst/regfile_reg[0][26]', 
'u_decode_register_file_inst/regfile_reg[0][27]', 
'u_decode_register_file_inst/regfile_reg[0][28]', 
'u_decode_register_file_inst/regfile_reg[0][29]', 
'u_decode_register_file_inst/regfile_reg[0][30]', 
'u_decode_register_file_inst/regfile_reg[0][31]', 
'u_decode_register_file_inst/regfile_reg[1][0]', 
'u_decode_register_file_inst/regfile_reg[1][1]', 
'u_decode_register_file_inst/regfile_reg[1][2]', 
'u_decode_register_file_inst/regfile_reg[1][3]', 
'u_decode_register_file_inst/regfile_reg[1][4]', 
'u_decode_register_file_inst/regfile_reg[1][5]', 
'u_decode_register_file_inst/regfile_reg[1][6]', 
'u_decode_register_file_inst/regfile_reg[1][7]', 
'u_decode_register_file_inst/regfile_reg[1][8]', 
'u_decode_register_file_inst/regfile_reg[1][9]', 
'u_decode_register_file_inst/regfile_reg[1][10]', 
'u_decode_register_file_inst/regfile_reg[1][11]', 
'u_decode_register_file_inst/regfile_reg[1][12]', 
'u_decode_register_file_inst/regfile_reg[1][13]', 
'u_decode_register_file_inst/regfile_reg[1][14]', 
'u_decode_register_file_inst/regfile_reg[1][15]', 
'u_decode_register_file_inst/regfile_reg[1][16]', 
'u_decode_register_file_inst/regfile_reg[1][17]', 
'u_decode_register_file_inst/regfile_reg[1][18]', 
'u_decode_register_file_inst/regfile_reg[1][19]', 
'u_decode_register_file_inst/regfile_reg[1][20]', 
'u_decode_register_file_inst/regfile_reg[1][21]', 
'u_decode_register_file_inst/regfile_reg[1][22]', 
'u_decode_register_file_inst/regfile_reg[1][23]', 
'u_decode_register_file_inst/regfile_reg[1][24]', 
'u_decode_register_file_inst/regfile_reg[1][25]', 
'u_decode_register_file_inst/regfile_reg[1][26]', 
'u_decode_register_file_inst/regfile_reg[1][27]', 
'u_decode_register_file_inst/regfile_reg[1][28]', 
'u_decode_register_file_inst/regfile_reg[1][29]', 
'u_decode_register_file_inst/regfile_reg[1][30]', 
'u_decode_register_file_inst/regfile_reg[1][31]', 
'u_decode_register_file_inst/regfile_reg[2][0]', 
'u_decode_register_file_inst/regfile_reg[2][1]', 
'u_decode_register_file_inst/regfile_reg[2][2]', 
'u_decode_register_file_inst/regfile_reg[2][3]', 
'u_decode_register_file_inst/regfile_reg[2][4]', 
'u_decode_register_file_inst/regfile_reg[2][5]', 
'u_decode_register_file_inst/regfile_reg[2][6]', 
'u_decode_register_file_inst/regfile_reg[2][7]', 
'u_decode_register_file_inst/regfile_reg[2][8]', 
'u_decode_register_file_inst/regfile_reg[2][9]', 
'u_decode_register_file_inst/regfile_reg[2][10]', 
'u_decode_register_file_inst/regfile_reg[2][11]', 
'u_decode_register_file_inst/regfile_reg[2][12]', 
'u_decode_register_file_inst/regfile_reg[2][13]', 
'u_decode_register_file_inst/regfile_
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'u_decode_register_file_inst/ctl_i_addr_w_66_9', 'u_memory_d_mem_instance'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'riscv_core' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[0]' and 'u_memory_reg_alu_result_reg[2]' in 'riscv_core' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[1]' and 'u_memory_reg_alu_result_reg[3]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[2]' and 'u_memory_reg_alu_result_reg[4]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[3]' and 'u_memory_reg_alu_result_reg[5]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[4]' and 'u_memory_reg_alu_result_reg[6]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[5]' and 'u_memory_reg_alu_result_reg[7]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[6]' and 'u_memory_reg_alu_result_reg[8]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[7]' and 'u_memory_reg_alu_result_reg[9]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_memory_o_dmem_addr_reg[8]' and 'u_memory_reg_alu_result_reg[10]' in 'riscv_core' have been merged.
Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 11, runtime: 0.005s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.082s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.006s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 3, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed clip mux common data inputs (accepts: 5, rejects: 0, runtime: 0.013s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: riscv_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_cmbsop_o_wb_buffer_66_10 
SOP DEBUG : Module= riscv_decode, Cluster= ctl_66_10, ctl= 1, Non-ctl= 1
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_66_10.
Number of non-ctl's : 5
mux_o_alu_op_buffer_103_14 mux_o_alu_op_buffer_115_14 g3 g4 mux_o_alu_op_buffer_117_16 
SOP DEBUG : Module= riscv_decode, Cluster= ctl_i_funct3_103_14, ctl= 3, Non-ctl= 5
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_i_funct3_103_14.
Number of non-ctl's : 4
mux_funct3_buffer_41_14 mux_o_funct7_buffer_41_14 mux_rs1_addr_buffer_41_14 mux_rs2_addr_buffer_41_14 
SOP DEBUG : Module= riscv_predecode, Cluster= ctl_opcode_buffer_41_14, ctl= 1, Non-ctl= 4
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_opcode_buffer_41_14.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'riscv_core':
          sop(3) live_trim(1) 
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_decode_riscv_decode_inst' in module 'riscv_core' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_adder' in module 'riscv_alu' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST' in module 'riscv_core' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'riscv_core'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_u_execute_ALU_INST_mux_shifter_res_42_10' in design 'CDN_DP_region_0_0'.
	The following set of instances are flattened ( u_execute_ALU_INST_mux_shifter_res_42_10 u_execute_ALU_INST_mux_shifter_res_44_20 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in riscv_core: area: 18733147400 ,dp = 11 mux = 6 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c7 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_0_c7 in riscv_core: area: 18466217400 ,dp = 7 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 18466217400.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      18733147400        18466217400        18466217400        18466217400        18466217400        18466217400        18466217400        18466217400  
##>            WNS         +3444.80           +3444.80           +3444.80           +3444.80           +3444.80           +3444.80           +3444.80           +3444.80  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START            18733147400 (      )     3444.80 (        )             0 (        )              
##> rewrite                        START            20767154000 (+10.86)     3190.70 ( -254.10)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END            28086374600 (+35.24)     3190.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            28086374600 ( +0.00)     3190.70 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END            30894478200 (+10.00)     3199.00 (   +8.30)             0 (       0)           0  
##>                                  END            18733147400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            18733147400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            18733147400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>  rewrite                       START            18733147400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              (a,ar) 2scompliment_from --> 2scompliment_to
##>                                  END            18466217400 ( -1.42)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( -1.42)     3444.80 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( -1.42)     3444.80 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>create_score                    START            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)              
##>                                  END            18466217400 ( +0.00)     3444.80 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_4_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_4_0_c0 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_4_0_c1 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c2 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c3 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c4 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c5 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c6 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_4_0_c7 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_4_0_c7 in riscv_rf: area: 1366681600 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1366681600.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_4_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1366681600         1366681600         1366681600         1366681600         1366681600         1366681600         1366681600         1366681600  
##>            WNS         +8930.60           +8930.60           +8930.60           +8930.60           +8930.60           +8930.60           +8930.60           +8930.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_4_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1366681600 (      )     8930.60 (        )             0 (        )              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>create_score                    START             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)              
##>                                  END             1366681600 ( +0.00)     8930.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_4_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_4_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_2 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_3_0 
CDN_DP_region_0_2_c0 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_2_c1 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c2 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c3 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c4 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c5 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c6 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_2_c7 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_2_c7 in riscv_core: area: 2535835000 ,dp = 0 mux = 10 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2535835000.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2535835000         2535835000         2535835000         2535835000         2535835000         2535835000         2535835000         2535835000  
##>            WNS         +7335.00           +7335.00           +7335.00           +7335.00           +7335.00           +7335.00           +7335.00           +7335.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2535835000 (      )     7335.00 (        )             0 (        )              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>create_score                    START             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END             2535835000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_0_c1 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c2 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c3 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c4 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c5 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c6 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c7 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_2_0_c7 in riscv_pc_RESET_VECTOR0: area: 2167471600 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2167471600.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2167471600         2167471600         2167471600         2167471600         2167471600         2167471600         2167471600         2167471600  
##>            WNS         +8209.60           +8209.60           +8209.60           +8209.60           +8209.60           +8209.60           +8209.60           +8209.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2167471600 (      )     8209.60 (        )             0 (        )              
##> rewrite                        START             3357979400 (+54.93)     8191.00 (  -18.60)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END             6166083000 (+83.62)     8191.00 (   +0.00)             0 (       0)           0  
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>create_score                    START             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)              
##>                                  END             2167471600 ( +0.00)     8209.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_1_c1 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c2 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c3 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c4 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c5 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c6 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c7 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_1_c7 in riscv_core: area: 688679400 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 688679400.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        688679400          688679400          688679400          688679400          688679400          688679400          688679400          688679400  
##>            WNS         +9039.70           +9039.70           +9039.70           +9039.70           +9039.70           +9039.70           +9039.70           +9039.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              688679400 (      )     9039.70 (        )             0 (        )              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>create_score                    START              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)              
##>                                  END              688679400 ( +0.00)     9039.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_3_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_3_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_3_0_c0 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_3_0_c1 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c2 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c3 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c4 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c5 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c6 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_3_0_c7 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_3_0_c7 in riscv_predecode: area: 453781000 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 453781000.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_3_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        453781000          453781000          453781000          453781000          453781000          453781000          453781000          453781000  
##>            WNS         +7335.00           +7335.00           +7335.00           +7335.00           +7335.00           +7335.00           +7335.00           +7335.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_3_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              453781000 (      )     7335.00 (        )             0 (        )              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>create_score                    START              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)              
##>                                  END              453781000 ( +0.00)     7335.00 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_3_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_3_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[20]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[21]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[22]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[23]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[24]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[25]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[26]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[27]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[28]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[29]' in 'riscv_core' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'u_decode_o_alu_op_buffer_2_reg[2]' and 'u_decode_o_imm_buffer_2_reg[30]' in 'riscv_core' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 87 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_decode_o_imm_buffer_2_reg[20]', 'u_decode_o_imm_buffer_2_reg[21]', 
'u_decode_o_imm_buffer_2_reg[22]', 'u_decode_o_imm_buffer_2_reg[23]', 
'u_decode_o_imm_buffer_2_reg[24]', 'u_decode_o_imm_buffer_2_reg[25]', 
'u_decode_o_imm_buffer_2_reg[26]', 'u_decode_o_imm_buffer_2_reg[27]', 
'u_decode_o_imm_buffer_2_reg[28]', 'u_decode_o_imm_buffer_2_reg[29]', 
'u_decode_o_imm_buffer_2_reg[30]', 'u_decode_o_imm_buffer_2_reg[31]', 
'u_decode_o_sign_buffer_2_reg', 'u_decode_register_file_inst/ra_reg[1]', 
'u_decode_register_file_inst/ra_reg[2]', 
'u_decode_register_file_inst/ra_reg[3]', 
'u_decode_register_file_inst/ra_reg[4]', 
'u_decode_register_file_inst/ra_reg[5]', 
'u_decode_register_file_inst/ra_reg[6]', 
'u_decode_register_file_inst/ra_reg[7]', 
'u_decode_register_file_inst/ra_reg[8]', 
'u_decode_register_file_inst/ra_reg[9]', 
'u_decode_register_file_inst/ra_reg[10]', 
'u_decode_register_file_inst/ra_reg[11]', 
'u_decode_register_file_inst/ra_reg[12]', 
'u_decode_register_file_inst/ra_reg[13]', 
'u_decode_register_file_inst/ra_reg[14]', 
'u_decode_register_file_inst/ra_reg[15]', 
'u_decode_register_file_inst/ra_reg[16]', 
'u_decode_register_file_inst/ra_reg[17]', 
'u_decode_register_file_inst/ra_reg[18]', 
'u_decode_register_file_inst/ra_reg[19]', 
'u_decode_register_file_inst/ra_reg[20]', 
'u_decode_register_file_inst/ra_reg[21]', 
'u_decode_register_file_inst/ra_reg[22]', 
'u_decode_register_file_inst/ra_reg[23]', 
'u_decode_register_file_inst/ra_reg[24]', 
'u_decode_register_file_inst/ra_reg[25]', 
'u_decode_register_file_inst/ra_reg[26]', 
'u_decode_register_file_inst/ra_reg[27]', 
'u_decode_register_file_inst/ra_reg[28]', 
'u_decode_register_file_inst/ra_reg[29]', 
'u_decode_register_file_inst/ra_reg[30]', 
'u_decode_register_file_inst/ra_reg[31]', 
'u_decode_register_file_inst/rb_reg[0]', 
'u_decode_register_file_inst/rb_reg[1]', 
'u_decode_register_file_inst/rb_reg[2]', 
'u_decode_register_file_inst/rb_reg[3]', 
'u_decode_register_file_inst/rb_reg[4]', 
'u_decode_register_file_inst/rb_reg[5]', 
'u_decode_register_file_inst/rb_reg[6]', 
'u_decode_register_file_inst/rb_reg[7]', 
'u_decode_register_file_inst/rb_reg[8]', 
'u_decode_register_file_inst/rb_reg[9]', 
'u_decode_register_file_inst/rb_reg[10]', 
'u_decode_register_file_inst/rb_reg[11]', 
'u_decode_register_file_inst/rb_reg[12]', 
'u_decode_register_file_inst/rb_reg[13]', 
'u_decode_register_file_inst/rb_reg[14]', 
'u_decode_register_file_inst/rb_reg[15]', 
'u_decode_register_file_inst/rb_reg[16]', 
'u_decode_register_file_inst/rb_reg[17]', 
'u_decode_register_file_inst/rb_reg[18]', 
'u_decode_register_file_inst/rb_reg[19]', 
'u_decode_register_file_inst/rb_reg[20]', 
'u_decode_register_file_inst/rb_reg[21]', 
'u_decode_register_file_inst/rb_reg[22]', 
'u_decode_register_file_inst/rb_reg[23]', 
'u_decode_register_file_inst/rb_reg[24]', 
'u_decode_register_file_inst/rb_reg[25]', 
'u_decode_register_file_inst/rb_reg[26]', 
'u_decode_register_file_inst/rb_reg[27]', 
'u_decode_register_file_inst/rb_reg[28]', 
'u_decode_register_file_inst/rb_reg[29]', 
'u_decode_register_file_inst/rb_reg[30]', 
'u_decode_register_file_inst/rb_reg[31]', 
'u_execute_buffer_pc_target_reg[21]', 'u_execute_buffer_pc_target_reg[22]', 
'u_execute_buffer_pc_target_reg[23]', 'u_execute_buffer_pc_target_reg[24]', 
'u_execute_buffer_pc_target_reg[25]', 'u_execute_buffer_pc_target_reg[26]', 
'u_execute_buffer_pc_target_reg[27]', 'u_execute_buffer_pc_target_reg[28]', 
'u_execute_buffer_pc_target_reg[29]', 'u_execute_buffer_pc_target_reg[30]', 
'u_execute_buffer_pc_target_reg[31]'.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'riscv_core'.
      Removing temporary intermediate hierarchies under riscv_core
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: riscv_core, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: riscv_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 35 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_execute_buffer_pc_target_reg[0]', 'u_execute_buffer_pc_target_reg[1]', 
'u_execute_buffer_pc_target_reg[11]', 'u_execute_buffer_pc_target_reg[12]', 
'u_execute_buffer_pc_target_reg[13]', 'u_execute_buffer_pc_target_reg[14]', 
'u_execute_buffer_pc_target_reg[15]', 'u_execute_buffer_pc_target_reg[16]', 
'u_execute_buffer_pc_target_reg[17]', 'u_execute_buffer_pc_target_reg[18]', 
'u_execute_buffer_pc_target_reg[19]', 'u_execute_buffer_pc_target_reg[20]', 
'u_fetch_u_add/pc_reg[0]', 'u_fetch_u_add/pc_reg[1]', 
'u_fetch_u_add/pc_reg[11]', 'u_fetch_u_add/pc_reg[12]', 
'u_fetch_u_add/pc_reg[13]', 'u_fetch_u_add/pc_reg[14]', 
'u_fetch_u_add/pc_reg[15]', 'u_fetch_u_add/pc_reg[16]', 
'u_fetch_u_add/pc_reg[17]', 'u_fetch_u_add/pc_reg[18]', 
'u_fetch_u_add/pc_reg[19]', 'u_fetch_u_add/pc_reg[20]', 
'u_fetch_u_add/pc_reg[21]', 'u_fetch_u_add/pc_reg[22]', 
'u_fetch_u_add/pc_reg[23]', 'u_fetch_u_add/pc_reg[24]', 
'u_fetch_u_add/pc_reg[25]', 'u_fetch_u_add/pc_reg[26]', 
'u_fetch_u_add/pc_reg[27]', 'u_fetch_u_add/pc_reg[28]', 
'u_fetch_u_add/pc_reg[29]', 'u_fetch_u_add/pc_reg[30]', 
'u_fetch_u_add/pc_reg[31]'.
              Optimizing muxes in design 'riscv_core'.
              Optimizing muxes in design 'riscv_rf'.
              Optimizing muxes in design 'riscv_pc_RESET_VECTOR0'.
              Optimizing muxes in design 'riscv_predecode'.
              Post blast muxes in design 'riscv_core'.
              Post blast muxes in design 'riscv_rf'.
              Post blast muxes in design 'riscv_pc_RESET_VECTOR0'.
              Post blast muxes in design 'riscv_predecode'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: riscv_core, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.047s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                        Message Text                                          |
------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    2 |Processing multi-dimensional arrays.                                                          |
| CDFG-360    |Warning |    1 |Referenced signals are not added in sensitivity list. This may cause simulation mismatches    |
|             |        |      | between the original and the synthesized design.                                             |
|             |        |      |Add missing reference signals in the sensitivity list or use '*' to add all the signals in    |
|             |        |      | the sensitivity list. Example : always @(a or b) (OR) always (*))                            |
| CDFG-472    |Warning |    4 |Unreachable statements for case item.                                                         |
| CDFG-479    |Info    |    2 |Constant relational expression.                                                               |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value     |
|             |        |      | which is outside the bounds of the variable.                                                 |
| CDFG-500    |Info    |    4 |Unused module input port.                                                                     |
|             |        |      |(In port definition within the module, the input port is not used in any assignment statement |
|             |        |      | s or conditional expressions for decision statements.                                        |
| CDFG-508    |Warning |    4 |Removing unused register.                                                                     |
|             |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve   |
|             |        |      | the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a     |
|             |        |      | pragma in the RTL.                                                                           |
| CDFG-738    |Info    |   19 |Common subexpression eliminated.                                                              |
| CDFG-739    |Info    |   19 |Common subexpression kept.                                                                    |
| CDFG-769    |Info    |    4 |Identified sum-of-products logic to be optimized during syn_generic.                          |
| CWD-19      |Info    |   47 |An implementation was inferred.                                                               |
| CWD-21      |Info    |    1 |Skipping an invalid binding for a subprogram call.                                            |
| CWD-36      |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                               |
| DFT-100     |Info    |    5 |Added DFT object.                                                                             |
| DFT-127     |Warning |    2 |Ignored option.                                                                               |
|             |        |      |A given option can be safely ignored.                                                         |
| DFT-302     |Warning |    1 |DFT Async Rule Violation.                                                                     |
|             |        |      |Async signal is not controllable. Affected registers will be excluded from scan design.       |
| DFT-303     |Info    |    1 |Auto detection of Async control signal. By default, all Async set and reset control signals   |
|             |        |      | of flops are identified automatically and an automatically generated test signal is added to |
|             |        |      | the DFT setup, if no test signal is defined for them, yet.                                   |
|             |        |      |If you do not want Async set and reset signals to be defined as test signals automatically,   |
|             |        |      | set the attribute dft_identify_test_signals to false.                                        |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                               |
| DPOPT-3     |Info    |    6 |Implementing datapath configurations.                                                         |
| DPOPT-4     |Info    |    6 |Done implementing datapath configurations.                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                 |
| DPOPT-10    |Info    |    1 |Optimized a mux chain.                                                                        |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                           |
| ELAB-2      |Info    |   13 |Elaborating Subdesign.                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                      |
| ELAB-5      |Info    |   14 |Binding to architecture.                                                                      |
| ELABUTL-123 |Warning |    1 |Undriven module output port.                                                                  |
| ELABUTL-127 |Warning |    2 |Undriven module input port.                                                                   |
|             |        |      |Run check_design to check 'Undriven Port(s)/Pin(s)                                            |
|             |        |      | ' section for all undriven module input ports. It is better to double confirm with designer  |
|             |        |      | if these undriven ports are expected. During syn_gen the undriven ports are controlled by    |
|             |        |      | attribute 'hdl_unconnected_value', the default value is 0.                                   |
| ELABUTL-128 |Info    |    1 |Undriven module output port.                                                                  |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.             |
| ELABUTL-130 |Info    |    2 |Undriven signal detected.                                                                     |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                  |
| ELABUTL-132 |Info    |    2 |Unused instance port.                                                                         |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the |
|             |        |      | design intent.                                                                               |
| GLO-12      |Info    | 1029 |Replacing a flip-flop with a logic constant 0.                                                |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false'   |
|             |        |      | or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete    |
|             |        |      | list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0') |
|             |        |      | .                                                                                            |
| GLO-32      |Info    |    3 |Deleting sequential instances not driving any primary outputs.                                |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections |
|             |        |      | so an instance does not drive any primary outputs anymore. To see the list of deleted        |
|             |        |      | sequential, set the 'information_level' attribute to 2 or above. If the message is truncated |
|             |        |      | set the message attribute 'truncate' to false to see the complete list.                      |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections |
|             |        |      | so a hierarchical instance does not drive any primary outputs anymore. To see the list of    |
|             |        |      | deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the  |
|             |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list. |
|             |        |      | To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to    |
|             |        |      | 'false' or 'preserve' instance attribute to 'true'.                                          |
| GLO-42      |Info    |   96 |Equivalent sequential instances have been merged.                                             |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and                |
|             |        |      | 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance     |
|             |        |      | attribute to 'false'.                                                                        |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                              |
| GLO-51      |Info    |    3 |Hierarchical instance automatically ungrouped.                                                |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing      |
|             |        |      | optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to        |
|             |        |      | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of   |
|             |        |      | instances or modules to 'false'.                                                             |
| HPT-76      |Warning |   13 |Replacing previously read Verilog module or VHDL entity.                                      |
|             |        |      |A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the    |
|             |        |      | same library if its name matches (case-insensitively)                                        |
|             |        |      | the existing module or entity.
    For instance:
        VHDL 'foo'                          |
|             |        |      | replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...}                                              |
|             |        |      | in the same library
        VHDL 'foo' (in any library)                                      |
|             |        |      | replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...}                                           |
|             |        |      | in the same library
 
A newly read Verilog module replaces any previously read Verilog       |
|             |        |      | module if its name matches (case-sensitively)                                                |
|             |        |      | that module.  Further, it replaces any previously read VHDL entity in the same library if    |
|             |        |      | its name matches (case -insensitively)                                                       |
|             |        |      | that entity.
    For instance:
        Verilog 'foo' replaces    VHDL                        |
|             |        |      | {'FOO' or 'foo' or 'Foo' or ...}                                                             |
|             |        |      | in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
   |
|             |        |      | Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.         |
| LBR-9       |Warning |   20 |Library cell has no output pins defined.                                                      |
|             |        |      |Add the missing output pin(s)                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e.         |
|             |        |      | unusable. Timing_model means that the cell does not have any defined function. If there is   |
|             |        |      | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be  |
|             |        |      | marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will    |
|             |        |      | not be picked up from the library for synthesis. If you query the attribute                  |
|             |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will |
|             |        |      | depend upon the output function defined in the pin group (output pin)                        |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.           |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered |
|             |        |      | as a timing-model (because one of its outputs does not have a valid function.                |
| LBR-141     |Warning |   16 |Clock function definition makes cell unusable.                                                |
|             |        |      |The sequential cell cannot be inferred because its clock function is unknown.                 |
| LBR-155     |Info    |  528 |Mismatch in unateness between 'timing_sense' attribute and the function.                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.    |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                      |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in |
|             |        |      | the library source (via nom_process,nom_voltage and nom_temperature respectively)            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                |
| LBR-415     |Info    |    2 |Unusable library cells found at the time of loading a library.                                |
|             |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know  |
|             |        |      | the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.  |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                    |
| MESG-6      |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                   |
|             |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character   |
|             |        |      | limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'.  |
|             |        |      | However, this may dramatically increase the size of the log file.                            |
| PHYS-20     |Warning |    1 |None of the loaded LEF files have MACRO statements.                                           |
|             |        |      |The LEF file containing the cell specific information was not loaded. The LEF MACRO construct |
|             |        |      | is used to set the physical data on cells in the timing library. It is likely that only the  |
|             |        |      | technology LEF file was loaded. Load all the associated LEF files.                           |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.              |
|             |        |      |If this is the expected behavior, this message can be ignored.                                |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                  |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                                                                   |
| SDC-201     |Warning |    1 |Unsupported SDC command option.                                                               |
|             |        |      |The current version does not support this SDC command option.  However, future versions may   |
|             |        |      | be enhanced to support this option.                                                          |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                 |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                     |
| VHDL-218    |Warning |    6 |Invalid Entity.                                                                               |
|             |        |      |Entity is invalid because it is potentially out-of-date with respect to packages used. Check  |
|             |        |      | the specified entity and package and re-analyze the entity using the 'read_hdl -vhdl         |
|             |        |      | filename' command.                                                                           |
| VHDL-639    |Warning |   84 |Initial values are ignored for synthesis.                                                     |
|             |        |      |The specified construct has no effect on synthesis. In some cases                             |
|             |        |      | (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation. |
| VHDLPT-508  |Info    |    2 |Summary of VHDL issues.                                                                       |
| VHDLPT-800  |Warning |    8 |Replacing existing design unit.                                                               |
|             |        |      |A previously analyzed unit is being replaced.                                                 |
| VHDLPT-801  |Warning |   19 |Marking out-of-date unit as invalid.                                                          |
|             |        |      |A unit is considered out-of-date when a unit that it depends on is re-analyzed.               |
| VHDLPT-808  |Warning |    3 |Unimplemented VHDL 2008 IEEE Package, reading VHDL 1993 version instead.                      |
------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'riscv_core'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_alu_op_buffer_2_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/fwd_a_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/fwd_b_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_register_file_inst/ra_reg[0]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'add_49_18' of datapath component 'add_unsigned_517'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'u_decode_o_rs1_data_buffer_2_reg[15]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_execute_ALU_INST_sll_49_54' of datapath component 'shift_left_vhdl_unsigned' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_execute_ALU_INST_sra_45_50:SHIFT_RIGHT_4836_14:sra005304' of datapath component 'arith_shift_right_vhdl_unsigned' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'u_execute_ALU_INST_srl_47_43' of datapath component 'shift_right_vhdl_unsigned' because it is trivial.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_UNS_OP' of datapath component 'sub_unsigned_39'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_fetch_u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[30].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[29].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[28].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[27].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[26].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[25].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[24].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[23].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[22].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[21].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[20].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_sub2[19].gen_i.gen_i2.u_add2' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[31].gen_N.u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[30].gen_i.u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[29].gen_i.u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[28].gen_i.u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[27].gen_i.u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[26].gen_i.u_add' in module 'riscv_core' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'u_execute_ALU_INST_u_adder_gen_Add1[25].gen_i.u_add' in module 'riscv_core' would be automatically ungrouped.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 8863
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 222 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'u_decode_o_alu_op_buffer_2_reg[2]', 'u_decode_o_imm_buffer_2_reg[11]', 
'u_decode_o_imm_buffer_2_reg[12]', 'u_decode_o_imm_buffer_2_reg[13]', 
'u_decode_o_imm_buffer_2_reg[14]', 'u_decode_o_imm_buffer_2_reg[15]', 
'u_decode_o_imm_buffer_2_reg[16]', 'u_decode_o_imm_buffer_2_reg[17]', 
'u_decode_o_imm_buffer_2_reg[18]', 'u_decode_o_imm_buffer_2_reg[19]', 
'u_decode_o_rs1_data_buffer_2_reg[0]', 
'u_decode_o_rs1_data_buffer_2_reg[1]', 
'u_decode_o_rs1_data_buffer_2_reg[2]', 
'u_decode_o_rs1_data_buffer_2_reg[3]', 
'u_decode_o_rs1_data_buffer_2_reg[4]', 
'u_decode_o_rs1_data_buffer_2_reg[5]', 
'u_decode_o_rs1_data_buffer_2_reg[6]', 
'u_decode_o_rs1_data_buffer_2_reg[7]', 
'u_decode_o_rs1_data_buffer_2_reg[8]', 
'u_decode_o_rs1_data_buffer_2_reg[9]', 
'u_decode_o_rs1_data_buffer_2_reg[10]', 
'u_decode_o_rs1_data_buffer_2_reg[11]', 
'u_decode_o_rs1_data_buffer_2_reg[12]', 
'u_decode_o_rs1_data_buffer_2_reg[13]', 
'u_decode_o_rs1_data_buffer_2_reg[14]', 
'u_decode_o_rs1_data_buffer_2_reg[15]', 
'u_decode_o_rs1_data_buffer_2_reg[16]', 
'u_decode_o_rs1_data_buffer_2_reg[17]', 
'u_decode_o_rs1_data_buffer_2_reg[18]', 
'u_decode_o_rs1_data_buffer_2_reg[19]', 
'u_decode_o_rs1_data_buffer_2_reg[20]', 
'u_decode_o_rs1_data_buffer_2_reg[21]', 
'u_decode_o_rs1_data_buffer_2_reg[22]', 
'u_decode_o_rs1_data_buffer_2_reg[23]', 
'u_decode_o_rs1_data_buffer_2_reg[24]', 
'u_decode_o_rs1_data_buffer_2_reg[25]', 
'u_decode_o_rs1_data_buffer_2_reg[26]', 
'u_decode_o_rs1_data_buffer_2_reg[27]', 
'u_decode_o_rs1_data_buffer_2_reg[28]', 
'u_decode_o_rs1_data_buffer_2_reg[29]', 
'u_decode_o_rs1_data_buffer_2_reg[30]', 
'u_decode_o_rs1_data_buffer_2_reg[31]', 
'u_decode_o_rs2_data_buffer_2_reg[0]', 
'u_decode_o_rs2_data_buffer_2_reg[1]', 
'u_decode_o_rs2_data_buffer_2_reg[2]', 
'u_decode_o_rs2_data_buffer_2_reg[3]', 
'u_decode_o_rs2_data_buffer_2_reg[4]', 
'u_decode_o_rs2_data_buffer_2_reg[5]', 
'u_decode_o_rs2_data_buffer_2_reg[6]', 
'u_decode_o_rs2_data_buffer_2_reg[7]', 
'u_decode_o_rs2_data_buffer_2_reg[8]', 
'u_decode_o_rs2_data_buffer_2_reg[9]', 
'u_decode_o_rs2_data_buffer_2_reg[10]', 
'u_decode_o_rs2_data_buffer_2_reg[11]', 
'u_decode_o_rs2_data_buffer_2_reg[12]', 
'u_decode_o_rs2_data_buffer_2_reg[13]', 
'u_decode_o_rs2_data_buffer_2_reg[14]', 
'u_decode_o_rs2_data_buffer_2_reg[15]', 
'u_decode_o_rs2_data_buffer_2_reg[16]', 
'u_decode_o_rs2_data_buffer_2_reg[17]', 
'u_decode_o_rs2_data_buffer_2_reg[18]', 
'u_decode_o_rs2_data_buffer_2_reg[19]', 
'u_decode_o_rs2_data_buffer_2_reg[20]', 
'u_decode_o_rs2_data_buffer_2_reg[21]', 
'u_decode_o_rs2_data_buffer_2_reg[22]', 
'u_decode_o_rs2_data_buffer_2_reg[23]', 
'u_decode_o_rs2_data_buffer_2_reg[24]', 
'u_decode_o_rs2_data_buffer_2_reg[25]', 
'u_decode_o_rs2_data_buffer_2_reg[26]', 
'u_decode_o_rs2_data_buffer_2_reg[27]', 
'u_decode_o_rs2_data_buffer_2_reg[28]', 
'u_decode_o_rs2_data_buffer_2_reg[29]', 
'u_decode_o_rs2_data_buffer_2_reg[30]', 
'u_decode_o_rs2_data_buffer_2_reg[31]', 'u_decode_o_wb_out_buffer_2_reg', 
'u_decode_register_file_inst_fwd_a_reg', 
'u_decode_register_file_inst_fwd_b_reg', 
'u_decode_register_file_inst_ra_reg[0]', 
'u_decode_register_file_inst_wb_data_reg[0]', 
'u_decode_register_file_inst_wb_data_reg[1]', 
'u_decode_register_file_inst_wb_data_reg[2]', 
'u_decode_register_file_inst_wb_data_reg[3]', 
'u_decode_register_file_inst_wb_data_reg[4]', 
'u_decode_register_file_inst_wb_data_reg[5]', 
'u_decode_register_file_inst_wb_data_reg[6]', 
'u_decode_register_file_inst_wb_data_reg[7]', 
'u_decode_register_file_inst_wb_data_reg[8]', 
'u_decode_register_file_inst_wb_data_reg[9]', 
'u_decode_register_file_inst_wb_data_reg[10]', 
'u_decode_register_file_inst_wb_data_reg[11]', 
'u_decode_register_file_inst_wb_data_reg[12]', 
'u_decode_register_file_inst_wb_data_reg[13]', 
'u_decode_register_file_inst_wb_data_reg[14]', 
'u_decode_register_file_inst_wb_data_reg[15]', 
'u_decode_register_file_inst_wb_data_reg[16]', 
'u_decode_register_file_inst_wb_data_reg[17]', 
'u_decode_r
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) riscv_core...
            Starting partial collapsing  riscv_core
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) riscv_core
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                           Message Text                                            |
------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |    5 |A datapath component has been ungrouped.                                                           |
| GLO-12 |Info    |  132 |Replacing a flip-flop with a logic constant 0.                                                     |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or     |
|        |        |      | 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of    |
|        |        |      | deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').             |
| GLO-32 |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                     |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so   |
|        |        |      | an instance does not drive any primary outputs anymore. To see the list of deleted sequential,    |
|        |        |      | set the 'information_level' attribute to 2 or above. If the message is truncated set the message  |
|        |        |      | attribute 'truncate' to false to see the complete list.                                           |
| GLO-51 |Info    |  129 |Hierarchical instance automatically ungrouped.                                                     |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing           |
|        |        |      | optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You |
|        |        |      | can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or       |
|        |        |      | modules to 'false'.                                                                               |
| MESG-6 |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                        |
|        |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit  |
|        |        |      | are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However,    |
|        |        |      | this may dramatically increase the size of the log file.                                          |
------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   288 ps
Target path end-point (Pin: u_fetch_u_add_pc_reg[10]/d)

            Pin                        Type          Fanout  Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                  <<<  launch                                0 R 
u_fetch_u_add_pc_reg[3]/clk                                                 
u_fetch_u_add_pc_reg[3]/q    (u)  unmapped_d_flop         4 504.6           
g3270/in_1                                                                  
g3270/z                      (u)  unmapped_nand2          3   3.0           
g3279/in_1                                                                  
g3279/z                      (u)  unmapped_complex2       3   3.0           
g3281/in_1                                                                  
g3281/z                      (u)  unmapped_complex2       3   3.0           
g3294/in_1                                                                  
g3294/z                      (u)  unmapped_complex2       3   3.0           
g3299/in_1                                                                  
g3299/z                      (u)  unmapped_complex2       3   3.0           
g3305/in_1                                                                  
g3305/z                      (u)  unmapped_complex2       3   3.0           
g3344/in_1                                                                  
g3344/z                      (u)  unmapped_complex2       2   2.0           
g3809/in_1                                                                  
g3809/z                      (u)  unmapped_or2            1   1.0           
g3810/in_1                                                                  
g3810/z                      (u)  unmapped_nand2          1   1.0           
g3799/in_1                                                                  
g3799/z                      (u)  unmapped_complex2       1   1.0           
g3763/in_0                                                                  
g3763/z                      (u)  unmapped_nand2          1   1.0           
u_fetch_u_add_pc_reg[10]/d   <<<  unmapped_d_flop                           
u_fetch_u_add_pc_reg[10]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                           10000 R 
                                  uncertainty                               
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : u_fetch_u_add_pc_reg[3]/clk
End-point    : u_fetch_u_add_pc_reg[10]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7056ps.
 
          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    91        100.0
Excluded from State Retention      91        100.0
    - Will not convert             91        100.0
      - Preserved                   0          0.0
      - Power intent excluded      91        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 6, CPU_Time 4.812362
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) | 100.0(100.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) | 100.0(100.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      3174     20029       501
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       358      1556       676
##>G:Misc                               6
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'riscv_core' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@genus:root: 43> set_db / .syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
1 high
@genus:root: 44> syn_map riscv_core
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow_vdd1v0_basicCells.lib', Total cells: 489, Unusable cells: 19.
	List of unusable cells: 'ANTENNA HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL DECAP10 DECAP2 DECAP3 DECAP4 DECAP5 DECAP6 DECAP7 DECAP8 DECAP9 .'
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'riscv_core' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  82.8( 37.5) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  17.2( 62.5) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  82.8( 37.5) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  17.2( 62.5) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'riscv_core'...
        Preparing the circuit
          Pruning unused logic
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_1' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_2' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_3' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_4' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_5' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_6' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_7' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_8' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_9' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_10' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_11' containing 3 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_12' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_13' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_14' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_15' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_16' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_17' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_18' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_19' containing 2 flops.
Info    : Identified a shift-register scan segment. [DFT-186]
        : Added scan segment 'DFT_AutoSegment_20' containing 2 flops.

Automatic Identification of Shift Registers Summary
===================================================
    Added 20 shift-register segments containing 41 flops.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) riscv_core...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) riscv_core
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   288 ps
Target path end-point (Pin: u_fetch_u_add_pc_reg[10]/d)

            Pin                        Type          Fanout  Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                  <<<  launch                                0 R 
u_fetch_u_add_pc_reg[3]/clk                                                 
u_fetch_u_add_pc_reg[3]/q    (u)  unmapped_d_flop         4 504.6           
g3270/in_1                                                                  
g3270/z                      (u)  unmapped_nand2          3   3.0           
g3995/in_0                                                                  
g3995/z                      (u)  unmapped_complex2       3   3.0           
g3281/in_1                                                                  
g3281/z                      (u)  unmapped_complex2       3   3.0           
g4001/in_0                                                                  
g4001/z                      (u)  unmapped_complex2       3   3.0           
g3299/in_1                                                                  
g3299/z                      (u)  unmapped_complex2       3   3.0           
g4011/in_0                                                                  
g4011/z                      (u)  unmapped_complex2       3   3.0           
g4320/in_1                                                                  
g4320/z                      (u)  unmapped_complex2       2   2.0           
g4903/in_0                                                                  
g4903/z                      (u)  unmapped_or2            1   1.0           
g4904/in_1                                                                  
g4904/z                      (u)  unmapped_nand2          1   1.0           
g4868/in_1                                                                  
g4868/z                      (u)  unmapped_complex2       1   1.0           
g4831/in_0                                                                  
g4831/z                      (u)  unmapped_nand2          1   1.0           
u_fetch_u_add_pc_reg[10]/d   <<<  unmapped_d_flop                           
u_fetch_u_add_pc_reg[10]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                           10000 R 
                                  uncertainty                               
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : u_fetch_u_add_pc_reg[3]/clk
End-point    : u_fetch_u_add_pc_reg[10]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7056ps.
 
          Restructuring (delay-based) riscv_core...
          Done restructuring (delay-based) riscv_core
        Optimizing component riscv_core...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 8 CPUs usable)
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 8 CPUs usable)
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                 Pin                          Type       Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                                 launch                                    0 R 
u_decode_o_imm_buffer_2_reg[0]/CK                                       0    +0       0 R 
u_decode_o_imm_buffer_2_reg[0]/Q            SDFFQX1           1  2.0   62  +213     213 F 
g6081/A                                                                      +0     213   
g6081/Y                                     NOR2X1            3  4.0  204  +164     377 R 
g6072/AN                                                                     +0     377   
g6072/Y                                     NOR2BX1           3  4.0  213  +267     644 R 
g6064/AN                                                                     +0     644   
g6064/Y                                     NOR2BX1           3  4.0  213  +272     916 R 
g6061/AN                                                                     +0     916   
g6061/Y                                     NOR2BX1           3  4.0  213  +272    1188 R 
g6055/AN                                                                     +0    1188   
g6055/Y                                     NOR2BX1           3  4.0  213  +272    1460 R 
g6052/AN                                                                     +0    1460   
g6052/Y                                     NOR2BX1           3  4.0  213  +272    1731 R 
g6048/AN                                                                     +0    1731   
g6048/Y                                     NOR2BX1           3  4.0  213  +272    2003 R 
g6043/AN                                                                     +0    2003   
g6043/Y                                     NOR2BX1           3  4.0  213  +272    2275 R 
g6037/AN                                                                     +0    2275   
g6037/Y                                     NOR2BX1           2  3.0  170  +246    2522 R 
g6032/B                                                                      +0    2522   
g6032/Y                                     NOR2X1            1  2.0   92  +141    2662 F 
g6015/A1                                                                     +0    2662   
g6015/Y                                     AOI22X1           1  2.0  146  +154    2817 R 
g6008/B0                                                                     +0    2817   
g6008/Y                                     OAI2BB1X1         1  1.9  144  +177    2994 F 
u_execute_buffer_alu_result_reg[10]/D  <<<  SDFFRHQX1                        +0    2994   
u_execute_buffer_alu_result_reg[10]/CK      setup                       0  +195    3190 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                 capture                               10000 R 
                                            uncertainty                    -200    9800 R 
------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6610ps 
Start-point  : u_decode_o_imm_buffer_2_reg[0]/CK
End-point    : u_execute_buffer_alu_result_reg[10]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1370        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               288     6610             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   192 ps
Target path end-point (Pin: u_fetch_u_add_pc_reg[10]/D (SDFFRHQX1/D))

           Pin                     Type       Fanout Load Arrival   
                                                     (fF)   (ps)    
--------------------------------------------------------------------
(clock clk)                 <<<  launch                         0 R 
u_fetch_u_add_pc_reg[2]/CK                                          
u_fetch_u_add_pc_reg[2]/Q        SDFFRHQX1         2  4.8           
g6169/A                                                             
g6169/CO                         ADDHX1            1  2.2           
g6164/B                                                             
g6164/CO                         ADDHX1            1  2.2           
g6137/B                                                             
g6137/CO                         ADDHX1            1  2.2           
g6105/B                                                             
g6105/CO                         ADDHX1            1  2.2           
g6076/B                                                             
g6076/CO                         ADDHX1            1  2.2           
g6056/B                                                             
g6056/CO                         ADDHX1            1  2.2           
g6044/B                                                             
g6044/CO                         ADDHX1            1  2.0           
g6040/B                                                             
g6040/Y                          CLKXOR2X1         1  1.8           
g6031/A                                                             
g6031/Y                          MX2X1             1  2.0           
u_fetch_u_add_pc_reg[10]/D  <<<  SDFFRHQX1                          
u_fetch_u_add_pc_reg[10]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                    10000 R 
                                 uncertainty                        
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : u_fetch_u_add_pc_reg[2]/CK
End-point    : u_fetch_u_add_pc_reg[10]/D

The global mapper estimates a slack for this path of 6403ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
                 Pin                          Type       Fanout Load Slew Delay Arrival   
                                                                (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                                 launch                                    0 R 
u_decode_o_imm_buffer_2_reg[0]/CK                                       0    +0       0 R 
u_decode_o_imm_buffer_2_reg[0]/Q            SDFFQX1           1  2.0   62  +213     213 F 
g6081/A                                                                      +0     213   
g6081/Y                                     NOR2X1            3  4.0  204  +164     377 R 
g6072/AN                                                                     +0     377   
g6072/Y                                     NOR2BX1           3  4.0  213  +267     644 R 
g6064/AN                                                                     +0     644   
g6064/Y                                     NOR2BX1           3  4.0  213  +272     916 R 
g6061/AN                                                                     +0     916   
g6061/Y                                     NOR2BX1           3  4.0  213  +272    1188 R 
g6055/AN                                                                     +0    1188   
g6055/Y                                     NOR2BX1           3  4.0  213  +272    1460 R 
g6052/AN                                                                     +0    1460   
g6052/Y                                     NOR2BX1           3  4.0  213  +272    1731 R 
g6048/AN                                                                     +0    1731   
g6048/Y                                     NOR2BX1           3  4.0  213  +272    2003 R 
g6043/AN                                                                     +0    2003   
g6043/Y                                     NOR2BX1           3  4.0  213  +272    2275 R 
g6037/AN                                                                     +0    2275   
g6037/Y                                     NOR2BX1           2  3.0  170  +246    2522 R 
g6032/B                                                                      +0    2522   
g6032/Y                                     NOR2X1            1  2.0   92  +141    2662 F 
g6015/A1                                                                     +0    2662   
g6015/Y                                     AOI22X1           1  2.0  152  +154    2817 R 
g6008/B0                                                                     +0    2817   
g6008/Y                                     OAI2BB1X1         1  1.9  145  +181    2998 F 
u_execute_buffer_alu_result_reg[10]/D  <<<  SDFFRHQX1                        +0    2998   
u_execute_buffer_alu_result_reg[10]/CK      setup                       0  +196    3194 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                                 capture                               10000 R 
                                            uncertainty                    -200    9800 R 
------------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6606ps 
Start-point  : u_decode_o_imm_buffer_2_reg[0]/CK
End-point    : u_execute_buffer_alu_result_reg[10]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                                           Message Text                                             |
------------------------------------------------------------------------------------------------------------------------------
| DFT-186  |Info |   20 |Identified a shift-register scan segment.                                                           |
| LBR-155  |Info |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                            |
|          |     |      |The 'timing_sense' attribute will be respected.                                                     |
| LBR-415  |Info |    1 |Unusable library cells found at the time of loading a library.                                      |
|          |     |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the    |
|          |     |      | reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.            |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                                                        |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                                                  |
| SYNTH-4  |Info |    1 |Mapping.                                                                                            |
------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1317        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               192     6606             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
      Scan connection mode: 'loopback'.
      Scan shift-enable connection mode: 'tie_off'.
    Category                               Number    Percentage
    -----------------------------------------------------------
    Scan flip-flops mapped for DFT            70         76.92%
    Flip-flops not mapped for DFT
         non-DFT scan flip-flops               0          0.00%
         flip-flops not scan replaceable      21         23.08%
         flip-flops not targeted for DFT       0          0.00%
    -----------------------------------------------------------
                                  Totals      91        100.00%
    
 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 scan_map                   1345        0 
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    91        100.0
Excluded from State Retention      91        100.0
    - Will not convert             91        100.0
      - Preserved                   0          0.0
      - Power intent excluded      91        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.6254460000000002
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  74.8( 35.3) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  15.5( 58.8) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:07:05) |  00:00:00(00:00:01) |   9.7(  5.9) |   22:59:08 (Nov26) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_0'.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_1'.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_2'.
Info    : Added DFT object. [DFT-100]
        : Added formal_verification_constraint 'wdl_cons_3'.
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the golden design in LEC script 'fv/riscv_core/rtl_to_fv_map.do'.
        : The constraints needed to disable test mode are not trivial. It is possible that some valid functional modes will be excluded from the formal verification process. Review the constraints to ensure they are all expected and appropriate.
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the revised design in LEC script 'fv/riscv_core/rtl_to_fv_map.do'.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/riscv_core/fv_map.fv.json' for netlist 'fv/riscv_core/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/riscv_core/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  64.7( 33.3) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  13.4( 55.6) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:07:05) |  00:00:00(00:00:01) |   8.4(  5.6) |   22:59:08 (Nov26) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:01(00:00:01) |  13.4(  5.6) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.001550999999999192
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  64.7( 33.3) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  13.4( 55.6) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:07:05) |  00:00:00(00:00:01) |   8.4(  5.6) |   22:59:08 (Nov26) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:01(00:00:01) |  13.4(  5.6) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:riscv_core ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.003 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  64.7( 33.3) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  13.4( 55.6) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:07:05) |  00:00:00(00:00:01) |   8.4(  5.6) |   22:59:08 (Nov26) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:01(00:00:01) |  13.4(  5.6) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'slow_vdd1v0_basicCells.lib', Total cells: 489, Unusable cells: 19.
	List of unusable cells: 'ANTENNA HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL DECAP10 DECAP2 DECAP3 DECAP4 DECAP5 DECAP6 DECAP7 DECAP8 DECAP9 .'
-------------------------------------------------------------------------------
 hi_fo_buf                  1345        0         0     30913     1034

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1345        0         0     30913     1034

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1345        0         0     30913     1034

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9983319999999978
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  57.1( 33.3) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  11.9( 55.6) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:07:05) |  00:00:00(00:00:01) |   7.4(  5.6) |   22:59:08 (Nov26) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:01(00:00:01) |  11.9(  5.6) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:07:06) |  00:00:00(00:00:00) |  11.8(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:06:48) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:51 (Nov26) |  501.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:04(00:00:06) |  57.1( 33.3) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:06:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:58:57 (Nov26) |  676.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:01(00:00:10) |  11.9( 55.6) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:07:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:07 (Nov26) |  664.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:07:05) |  00:00:00(00:00:01) |   7.4(  5.6) |   22:59:08 (Nov26) |  664.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:01(00:00:01) |  11.9(  5.6) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |  -0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:24(00:07:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:07:06) |  00:00:00(00:00:00) |  11.8(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:07:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:59:09 (Nov26) |  664.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       358      1556       664
##>M:Pre Cleanup                        0         -         -       358      1556       664
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       236      1036       664
##>M:Const Prop                         0      6567         0       236      1036       664
##>M:Cleanup                            0      6567         0       236      1036       664
##>M:MBCI                               0         -         -       236      1036       664
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'riscv_core'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 45> define_scan_chain -name chain1 -create_ports -sdi i_tdi -sdo o_tdo
Error   : Could not create scan chain. [DFT-150] [define_scan_chain]
        : Scan data out 'o_tdo' is already connected; in this case either option -shared_output or -non_shared_output is required.
        : Refer to the 'Command Reference' for more information about the options of the 'define_scan_chain' command. Then rerun the command after specifying the options correctly.
Warning : Ignored option. [DFT-127]
        : Specified '-sdi i_tdi' and '-sdo o_tdo' matched existing ports/pins; ignoring option '-create_ports'.
1
@genus:root: 46> set_db design:compteur .dft_min_number_of_scan_chains 1
Error   : <Start> word is not recognized. [TUI-182] [set_db]
        : 'design:compteur' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
        : Check if the given <Start> word is a valid object_type, object or attribute.
1
@genus:root: 47> set_db design:riscv_core .dft_min_number_of_scan_chains 1
  Setting attribute of design 'riscv_core': 'dft_min_number_of_scan_chains' = 1
1 1
@genus:root: 48> set_db design:riscv_core .dft_mix_clock_edges_in_scan_chains true
  Setting attribute of design 'riscv_core': 'dft_mix_clock_edges_in_scan_chains' = true
1 true
@genus:root: 49> set_db design:riscv_core .dft_max_length_of_scan_chains 10
  Setting attribute of design 'riscv_core': 'dft_max_length_of_scan_chains' = 10
1 10
@genus:root: 50> connect_scan_chains -auto_create_chains -preview
    Processing techlib slow_vdd1v0 for muxed_scan scan cells
      Identified a usable, flop scan cell 'SDFFHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFNSRX1' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX2' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX4' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRXL' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFXL' 
	 active clock edge:  rising
  Starting DFT Scan Configuration for module 'riscv_core' in 'normal' mode, with physical flow OFF 
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_1' in module 'riscv_core'.
        : A port for DFT purposes was created.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_1' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_2' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_2' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_3' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_3' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_4' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_4' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_5' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_5' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_6' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_6' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_7' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_7' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_8' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_8' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_9' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_9' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data input port 'DFT_sdi_10' in module 'riscv_core'.
Info    : Created DFT port. [DFT-130]
        : Created scan data output port 'DFT_sdo_10' in module 'riscv_core'.
Warning : Total number of configured chains differs from specified minimum number of chains. [DFT-408]
        : Specified minimum chains: 1, Configured chains: 10
        : Additional chains were required to satisfy the scan chain configuration constraints, such as maximum-length, number of incompatible clock domains, etc.
  Configuring 10 chains for 91 scan f/f 
      	Domain 'dom_1' - (rise): 91, (fall): 0
      	Clock 'clk_scan' (pin 'port:riscv_core/i_clk') - (rise): 91, (fall): 0
  Configured 10 chains for Domain: 'dom_1', edge: 'mixed'
  	 AutoChain_1 (DFT_sdi_1 -> DFT_sdo_1) has 10 registers; Domain:dom_1, edge: mixed
	   START segment DFT_AutoSegment_11
	     bit 1     u_decode_o_rw_buffer_2_reg   <clk_scan (rise)>
	   END segment DFT_AutoSegment_11
	   START segment DFT_AutoSegment_11
	     bit 2     u_execute_buffer_we_reg   <clk_scan (rise)>
	   END segment DFT_AutoSegment_11
	   START segment DFT_AutoSegment_11
	     bit 3     u_memory_o_dmem_we_reg   <clk_scan (rise)>
	   END segment DFT_AutoSegment_11
	   START segment DFT_AutoSegment_20
	     bit 4     u_execute_buffer_alu_result_reg[10]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_20
	   START segment DFT_AutoSegment_20
	     bit 5     u_memory_o_dmem_addr_reg[8]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_20
	   START segment DFT_AutoSegment_19
	     bit 6     u_execute_buffer_alu_result_reg[9]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_19
	   START segment DFT_AutoSegment_19
	     bit 7     u_memory_o_dmem_addr_reg[7]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_19
	   START segment DFT_AutoSegment_18
	     bit 8     u_execute_buffer_alu_result_reg[8]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_18
	   START segment DFT_AutoSegment_18
	     bit 9     u_memory_o_dmem_addr_reg[6]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_18
	     bit 10     u_decode_o_alu_op_buffer_2_reg[0]   <clk_scan (rise)>
  	 AutoChain_2 (DFT_sdi_2 -> DFT_sdo_2) has 9 registers; Domain:dom_1, edge: mixed
	   START segment DFT_AutoSegment_17
	     bit 1     u_execute_buffer_alu_result_reg[7]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_17
	   START segment DFT_AutoSegment_17
	     bit 2     u_memory_o_dmem_addr_reg[5]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_17
	   START segment DFT_AutoSegment_16
	     bit 3     u_execute_buffer_alu_result_reg[6]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_16
	   START segment DFT_AutoSegment_16
	     bit 4     u_memory_o_dmem_addr_reg[4]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_16
	   START segment DFT_AutoSegment_15
	     bit 5     u_execute_buffer_alu_result_reg[5]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_15
	   START segment DFT_AutoSegment_15
	     bit 6     u_memory_o_dmem_addr_reg[3]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_15
	   START segment DFT_AutoSegment_14
	     bit 7     u_execute_buffer_alu_result_reg[4]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_14
	   START segment DFT_AutoSegment_14
	     bit 8     u_memory_o_dmem_addr_reg[2]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_14
	     bit 9     u_decode_o_alu_op_buffer_2_reg[1]   <clk_scan (rise)>
  	 AutoChain_3 (DFT_sdi_3 -> DFT_sdo_3) has 9 registers; Domain:dom_1, edge: mixed
	   START segment DFT_AutoSegment_13
	     bit 1     u_execute_buffer_alu_result_reg[3]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_13
	   START segment DFT_AutoSegment_13
	     bit 2     u_memory_o_dmem_addr_reg[1]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_13
	   START segment DFT_AutoSegment_12
	     bit 3     u_execute_buffer_alu_result_reg[2]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_12
	   START segment DFT_AutoSegment_12
	     bit 4     u_memory_o_dmem_addr_reg[0]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_12
	   START segment DFT_AutoSegment_2
	     bit 5     u_decode_o_imm_buffer_2_reg[10]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_2
	   START segment DFT_AutoSegment_2
	     bit 6     u_execute_buffer_pc_target_reg[10]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_2
	   START segment DFT_AutoSegment_10
	     bit 7     u_decode_o_imm_buffer_2_reg[9]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_10
	   START segment DFT_AutoSegment_10
	     bit 8     u_execute_buffer_pc_target_reg[9]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_10
	     bit 9     u_decode_o_arith_buffer_2_reg   <clk_scan (rise)>
  	 AutoChain_4 (DFT_sdi_4 -> DFT_sdo_4) has 9 registers; Domain:dom_1, edge: mixed
	   START segment DFT_AutoSegment_9
	     bit 1     u_decode_o_imm_buffer_2_reg[8]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_9
	   START segment DFT_AutoSegment_9
	     bit 2     u_execute_buffer_pc_target_reg[8]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_9
	   START segment DFT_AutoSegment_8
	     bit 3     u_decode_o_imm_buffer_2_reg[7]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_8
	   START segment DFT_AutoSegment_8
	     bit 4     u_execute_buffer_pc_target_reg[7]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_8
	   START segment DFT_AutoSegment_7
	     bit 5     u_decode_o_imm_buffer_2_reg[6]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_7
	   START segment DFT_AutoSegment_7
	     bit 6     u_execute_buffer_pc_target_reg[6]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_7
	   START segment DFT_AutoSegment_6
	     bit 7     u_decode_o_imm_buffer_2_reg[5]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_6
	   START segment DFT_AutoSegment_6
	     bit 8     u_execute_buffer_pc_target_reg[5]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_6
	     bit 9     u_decode_o_imm_buffer_2_reg[0]   <clk_scan (rise)>
  	 AutoChain_5 (DFT_sdi_5 -> DFT_sdo_5) has 9 registers; Domain:dom_1, edge: mixed
	   START segment DFT_AutoSegment_5
	     bit 1     u_decode_o_imm_buffer_2_reg[4]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_5
	   START segment DFT_AutoSegment_5
	     bit 2     u_execute_buffer_pc_target_reg[4]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_5
	   START segment DFT_AutoSegment_4
	     bit 3     u_decode_o_imm_buffer_2_reg[3]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_4
	   START segment DFT_AutoSegment_4
	     bit 4     u_execute_buffer_pc_target_reg[3]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_4
	   START segment DFT_AutoSegment_3
	     bit 5     u_decode_o_imm_buffer_2_reg[2]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_3
	   START segment DFT_AutoSegment_3
	     bit 6     u_execute_buffer_pc_target_reg[2]   <clk_scan (rise)>
	   END segment DFT_AutoSegment_3
	   START segment DFT_AutoSegment_1
	     bit 7     u_decode_o_branch_buffer_2_reg   <clk_scan (rise)>
	   END segment DFT_AutoSegment_1
	   START segment DFT_AutoSegment_1
	     bit 8     u_execute_branch_taken_reg   <clk_scan (rise)>
	   END segment DFT_AutoSegment_1
	     bit 9     u_decode_o_imm_buffer_2_reg[1]   <clk_scan (rise)>
  	 AutoChain_6 (DFT_sdi_6 -> DFT_sdo_6) has 9 registers; Domain:dom_1, edge: mixed
	     bit 1     u_decode_o_jump_buffer_2_reg   <clk_scan (rise)>
	     bit 2     u_decode_o_src_imm_buffer_2_reg   <clk_scan (rise)>
	     bit 3     u_execute_buffer_pc_transfer_reg   <clk_scan (rise)>
	     bit 4     u_fetch_InstructionBuffer_reg[0]   <clk_scan (rise)>
	     bit 5     u_fetch_InstructionBuffer_reg[1]   <clk_scan (rise)>
	     bit 6     u_fetch_InstructionBuffer_reg[2]   <clk_scan (rise)>
	     bit 7     u_fetch_InstructionBuffer_reg[3]   <clk_scan (rise)>
	     bit 8     u_fetch_InstructionBuffer_reg[4]   <clk_scan (rise)>
	     bit 9     u_fetch_InstructionBuffer_reg[5]   <clk_scan (rise)>
  	 AutoChain_7 (DFT_sdi_7 -> DFT_sdo_7) has 9 registers; Domain:dom_1, edge: mixed
	     bit 1     u_fetch_InstructionBuffer_reg[6]   <clk_scan (rise)>
	     bit 2     u_fetch_InstructionBuffer_reg[7]   <clk_scan (rise)>
	     bit 3     u_fetch_InstructionBuffer_reg[8]   <clk_scan (rise)>
	     bit 4     u_fetch_InstructionBuffer_reg[9]   <clk_scan (rise)>
	     bit 5     u_fetch_InstructionBuffer_reg[10]   <clk_scan (rise)>
	     bit 6     u_fetch_InstructionBuffer_reg[11]   <clk_scan (rise)>
	     bit 7     u_fetch_InstructionBuffer_reg[12]   <clk_scan (rise)>
	     bit 8     u_fetch_InstructionBuffer_reg[13]   <clk_scan (rise)>
	     bit 9     u_fetch_InstructionBuffer_reg[14]   <clk_scan (rise)>
  	 AutoChain_8 (DFT_sdi_8 -> DFT_sdo_8) has 9 registers; Domain:dom_1, edge: mixed
	     bit 1     u_fetch_InstructionBuffer_reg[15]   <clk_scan (rise)>
	     bit 2     u_fetch_InstructionBuffer_reg[16]   <clk_scan (rise)>
	     bit 3     u_fetch_InstructionBuffer_reg[17]   <clk_scan (rise)>
	     bit 4     u_fetch_InstructionBuffer_reg[18]   <clk_scan (rise)>
	     bit 5     u_fetch_InstructionBuffer_reg[19]   <clk_scan (rise)>
	     bit 6     u_fetch_InstructionBuffer_reg[20]   <clk_scan (rise)>
	     bit 7     u_fetch_InstructionBuffer_reg[21]   <clk_scan (rise)>
	     bit 8     u_fetch_InstructionBuffer_reg[22]   <clk_scan (rise)>
	     bit 9     u_fetch_InstructionBuffer_reg[23]   <clk_scan (rise)>
  	 AutoChain_9 (DFT_sdi_9 -> DFT_sdo_9) has 9 registers; Domain:dom_1, edge: mixed
	     bit 1     u_fetch_InstructionBuffer_reg[24]   <clk_scan (rise)>
	     bit 2     u_fetch_InstructionBuffer_reg[25]   <clk_scan (rise)>
	     bit 3     u_fetch_InstructionBuffer_reg[26]   <clk_scan (rise)>
	     bit 4     u_fetch_InstructionBuffer_reg[27]   <clk_scan (rise)>
	     bit 5     u_fetch_InstructionBuffer_reg[28]   <clk_scan (rise)>
	     bit 6     u_fetch_InstructionBuffer_reg[29]   <clk_scan (rise)>
	     bit 7     u_fetch_InstructionBuffer_reg[30]   <clk_scan (rise)>
	     bit 8     u_fetch_InstructionBuffer_reg[31]   <clk_scan (rise)>
	     bit 9     u_fetch_u_add_pc_reg[2]   <clk_scan (rise)>
  	 AutoChain_10 (DFT_sdi_10 -> DFT_sdo_10) has 9 registers; Domain:dom_1, edge: mixed
	     bit 1     u_fetch_u_add_pc_reg[3]   <clk_scan (rise)>
	     bit 2     u_fetch_u_add_pc_reg[4]   <clk_scan (rise)>
	     bit 3     u_fetch_u_add_pc_reg[5]   <clk_scan (rise)>
	     bit 4     u_fetch_u_add_pc_reg[6]   <clk_scan (rise)>
	     bit 5     u_fetch_u_add_pc_reg[7]   <clk_scan (rise)>
	     bit 6     u_fetch_u_add_pc_reg[8]   <clk_scan (rise)>
	     bit 7     u_fetch_u_add_pc_reg[9]   <clk_scan (rise)>
	     bit 8     u_fetch_u_add_pc_reg[10]   <clk_scan (rise)>
	     bit 9     u_memory_o_dmem_en_reg   <clk_scan (rise)>
Processing 10 scan chains in 'muxed_scan' style.
Default shift enable signal is 'i_scan_en': 'port:riscv_core/i_scan_en' active high.
      Would disconnect scan chain 'AutoChain_1'.
            	Would disconnect segment DFT_AutoSegment_11.
            	Would disconnect segment DFT_AutoSegment_20.
            	Would disconnect segment DFT_AutoSegment_19.
            	Would disconnect segment DFT_AutoSegment_18.
            	Would disconnect (SDO) pin DFT_sdo_1.
      Would disconnect scan chain 'AutoChain_2'.
            	Would disconnect segment DFT_AutoSegment_17.
            	Would disconnect segment DFT_AutoSegment_16.
            	Would disconnect segment DFT_AutoSegment_15.
            	Would disconnect segment DFT_AutoSegment_14.
            	Would disconnect (SDO) pin DFT_sdo_2.
      Would disconnect scan chain 'AutoChain_3'.
            	Would disconnect segment DFT_AutoSegment_13.
            	Would disconnect segment DFT_AutoSegment_12.
            	Would disconnect segment DFT_AutoSegment_2.
            	Would disconnect segment DFT_AutoSegment_10.
            	Would disconnect (SDO) pin DFT_sdo_3.
      Would disconnect scan chain 'AutoChain_4'.
            	Would disconnect segment DFT_AutoSegment_9.
            	Would disconnect segment DFT_AutoSegment_8.
            	Would disconnect segment DFT_AutoSegment_7.
            	Would disconnect segment DFT_AutoSegment_6.
            	Would disconnect (SDO) pin DFT_sdo_4.
      Would disconnect scan chain 'AutoChain_5'.
            	Would disconnect segment DFT_AutoSegment_5.
            	Would disconnect segment DFT_AutoSegment_4.
            	Would disconnect segment DFT_AutoSegment_3.
            	Would disconnect segment DFT_AutoSegment_1.
            	Would disconnect (SDO) pin DFT_sdo_5.
      Would disconnect scan chain 'AutoChain_6'.
            	Would disconnect (SDO) pin DFT_sdo_6.
      Would disconnect scan chain 'AutoChain_7'.
            	Would disconnect (SDO) pin DFT_sdo_7.
      Would disconnect scan chain 'AutoChain_8'.
            	Would disconnect (SDO) pin DFT_sdo_8.
      Would disconnect scan chain 'AutoChain_9'.
            	Would disconnect (SDO) pin DFT_sdo_9.
      Would disconnect scan chain 'AutoChain_10'.
            	Would disconnect (SDO) pin DFT_sdo_10.
    Would connect scan chain 'AutoChain_1' with 10 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_1.
    	Would connect segment DFT_AutoSegment_11.
    	Would connect segment DFT_AutoSegment_20.
    	Would connect segment DFT_AutoSegment_19.
    	Would connect segment DFT_AutoSegment_18.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_1.
    Would connect scan chain 'AutoChain_2' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_2.
    	Would connect segment DFT_AutoSegment_17.
    	Would connect segment DFT_AutoSegment_16.
    	Would connect segment DFT_AutoSegment_15.
    	Would connect segment DFT_AutoSegment_14.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_2.
    Would connect scan chain 'AutoChain_3' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_3.
    	Would connect segment DFT_AutoSegment_13.
    	Would connect segment DFT_AutoSegment_12.
    	Would connect segment DFT_AutoSegment_2.
    	Would connect segment DFT_AutoSegment_10.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_3.
    Would connect scan chain 'AutoChain_4' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_4.
    	Would connect segment DFT_AutoSegment_9.
    	Would connect segment DFT_AutoSegment_8.
    	Would connect segment DFT_AutoSegment_7.
    	Would connect segment DFT_AutoSegment_6.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_4.
    Would connect scan chain 'AutoChain_5' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_5.
    	Would connect segment DFT_AutoSegment_5.
    	Would connect segment DFT_AutoSegment_4.
    	Would connect segment DFT_AutoSegment_3.
    	Would connect segment DFT_AutoSegment_1.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_5.
    Would connect scan chain 'AutoChain_6' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_6.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_6.
    Would connect scan chain 'AutoChain_7' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_7.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_7.
    Would connect scan chain 'AutoChain_8' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_8.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_8.
    Would connect scan chain 'AutoChain_9' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_9.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_9.
    Would connect scan chain 'AutoChain_10' with 9 flip-flops. (using default shift enable)
      	Would connect (SDI) pin port:riscv_core/DFT_sdi_10.
      	Would connect (SDO) pin port:riscv_core/DFT_sdo_10.
10
@genus:root: 51> connect_scan_chains -auto_create_chains
    Processing techlib slow_vdd1v0 for muxed_scan scan cells
      Identified a usable, flop scan cell 'SDFFHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFNSRX1' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX2' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRX4' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFNSRXL' 
	 active clock edge: falling
      Identified a usable, flop scan cell 'SDFFQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFQXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRHQX8' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFSXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFTRXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SDFFXL' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX1' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX2' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFX4' 
	 active clock edge:  rising
      Identified a usable, flop scan cell 'SEDFFXL' 
	 active clock edge:  rising
  Starting DFT Scan Configuration for module 'riscv_core' in 'normal' mode, with physical flow OFF 
Warning : Total number of configured chains differs from specified minimum number of chains. [DFT-408]
        : Specified minimum chains: 1, Configured chains: 10
  Configuring 10 chains for 91 scan f/f 
      	Domain 'dom_1' - (rise): 91, (fall): 0
      	Clock 'clk_scan' (pin 'port:riscv_core/i_clk') - (rise): 91, (fall): 0
  Configured 10 chains for Domain: 'dom_1', edge: 'mixed'
  	 AutoChain_1 (DFT_sdi_1 -> DFT_sdo_1) has 10 registers; Domain:dom_1, edge: mixed
  	 AutoChain_2 (DFT_sdi_2 -> DFT_sdo_2) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_3 (DFT_sdi_3 -> DFT_sdo_3) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_4 (DFT_sdi_4 -> DFT_sdo_4) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_5 (DFT_sdi_5 -> DFT_sdo_5) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_6 (DFT_sdi_6 -> DFT_sdo_6) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_7 (DFT_sdi_7 -> DFT_sdo_7) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_8 (DFT_sdi_8 -> DFT_sdo_8) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_9 (DFT_sdi_9 -> DFT_sdo_9) has 9 registers; Domain:dom_1, edge: mixed
  	 AutoChain_10 (DFT_sdi_10 -> DFT_sdo_10) has 9 registers; Domain:dom_1, edge: mixed
  Processing 10 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'i_scan_en': 'port:riscv_core/i_scan_en' active high.
      Disconnecting scan chain 'AutoChain_1'.
            	Disconnecting segment DFT_AutoSegment_11.
            	Disconnecting segment DFT_AutoSegment_20.
            	Disconnecting segment DFT_AutoSegment_19.
            	Disconnecting segment DFT_AutoSegment_18.
            	Disconnecting (SDO) pin DFT_sdo_1.
      Disconnecting scan chain 'AutoChain_2'.
            	Disconnecting segment DFT_AutoSegment_17.
            	Disconnecting segment DFT_AutoSegment_16.
            	Disconnecting segment DFT_AutoSegment_15.
            	Disconnecting segment DFT_AutoSegment_14.
            	Disconnecting (SDO) pin DFT_sdo_2.
      Disconnecting scan chain 'AutoChain_3'.
            	Disconnecting segment DFT_AutoSegment_13.
            	Disconnecting segment DFT_AutoSegment_12.
            	Disconnecting segment DFT_AutoSegment_2.
            	Disconnecting segment DFT_AutoSegment_10.
            	Disconnecting (SDO) pin DFT_sdo_3.
      Disconnecting scan chain 'AutoChain_4'.
            	Disconnecting segment DFT_AutoSegment_9.
            	Disconnecting segment DFT_AutoSegment_8.
            	Disconnecting segment DFT_AutoSegment_7.
            	Disconnecting segment DFT_AutoSegment_6.
            	Disconnecting (SDO) pin DFT_sdo_4.
      Disconnecting scan chain 'AutoChain_5'.
            	Disconnecting segment DFT_AutoSegment_5.
            	Disconnecting segment DFT_AutoSegment_4.
            	Disconnecting segment DFT_AutoSegment_3.
            	Disconnecting segment DFT_AutoSegment_1.
            	Disconnecting (SDO) pin DFT_sdo_5.
      Disconnecting scan chain 'AutoChain_6'.
            	Disconnecting (SDO) pin DFT_sdo_6.
      Disconnecting scan chain 'AutoChain_7'.
            	Disconnecting (SDO) pin DFT_sdo_7.
      Disconnecting scan chain 'AutoChain_8'.
            	Disconnecting (SDO) pin DFT_sdo_8.
      Disconnecting scan chain 'AutoChain_9'.
            	Disconnecting (SDO) pin DFT_sdo_9.
      Disconnecting scan chain 'AutoChain_10'.
            	Disconnecting (SDO) pin DFT_sdo_10.
    Connecting scan chain 'AutoChain_1' with 10 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_1.
    	Connecting segment DFT_AutoSegment_11.
    	Connecting segment DFT_AutoSegment_20.
    	Connecting segment DFT_AutoSegment_19.
    	Connecting segment DFT_AutoSegment_18.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_1.
    Connecting scan chain 'AutoChain_2' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_2.
    	Connecting segment DFT_AutoSegment_17.
    	Connecting segment DFT_AutoSegment_16.
    	Connecting segment DFT_AutoSegment_15.
    	Connecting segment DFT_AutoSegment_14.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_2.
    Connecting scan chain 'AutoChain_3' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_3.
    	Connecting segment DFT_AutoSegment_13.
    	Connecting segment DFT_AutoSegment_12.
    	Connecting segment DFT_AutoSegment_2.
    	Connecting segment DFT_AutoSegment_10.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_3.
    Connecting scan chain 'AutoChain_4' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_4.
    	Connecting segment DFT_AutoSegment_9.
    	Connecting segment DFT_AutoSegment_8.
    	Connecting segment DFT_AutoSegment_7.
    	Connecting segment DFT_AutoSegment_6.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_4.
    Connecting scan chain 'AutoChain_5' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_5.
    	Connecting segment DFT_AutoSegment_5.
    	Connecting segment DFT_AutoSegment_4.
    	Connecting segment DFT_AutoSegment_3.
    	Connecting segment DFT_AutoSegment_1.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_5.
    Connecting scan chain 'AutoChain_6' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_6.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_6.
    Connecting scan chain 'AutoChain_7' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_7.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_7.
    Connecting scan chain 'AutoChain_8' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_8.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_8.
    Connecting scan chain 'AutoChain_9' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_9.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_9.
    Connecting scan chain 'AutoChain_10' with 9 flip-flops. (using default shift enable)
      	Connecting (SDI) pin port:riscv_core/DFT_sdi_10.
      	Connecting (SDO) pin port:riscv_core/DFT_sdo_10.
Mapping DFT logic introduced by scan chain connection...
Mapping DFT logic done.
10
@genus:root: 52> read_sdc $::env{CONST_DIR}/dft_fullscan.non_scan_mode.sdc
can't read "::env": variable is array
@genus:root: 53> set_db syn_opt_effort high
  Setting attribute of root '/': 'syn_opt_effort' = high
1 high
@genus:root: 54> syn_opt riscv_core
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
      Scan connection mode: 'loopback'.
      Scan shift-enable connection mode: 'tie_off'.
    Category                               Number    Percentage
    -----------------------------------------------------------
    Scan flip-flops mapped for DFT            70         76.92%
    Flip-flops not mapped for DFT
         non-DFT scan flip-flops               0          0.00%
         flip-flops not scan replaceable      21         23.08%
         flip-flops not targeted for DFT       0          0.00%
    -----------------------------------------------------------
                                  Totals      91        100.00%
    
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'riscv_core' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1378        0         0     43603     1045
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.001 seconds.

-------------------------------------------------------------------------------
 const_prop                 1378        0         0     43603     1045
-------------------------------------------------------------------------------
 hi_fo_buf                  1378        0         0     43603     1045

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1378        0         0     43603     1045

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1378        0         0     43603     1045
 incr_max_trans             1555        0         0      9490     3882
 incr_max_trans             1558        0         0      8517     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        50  (        0 /        0 )  0.00
        plc_star        50  (        0 /        0 )  0.00
        drc_bufs       100  (       21 /       50 )  0.02
        drc_fopt        29  (        0 /        0 )  0.00
        drc_bufb        29  (        0 /        0 )  0.00
      simple_buf        29  (        0 /        0 )  0.06
             dup        29  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        29  (        0 /        0 )  0.01
       crit_slew        29  (        9 /        9 )  0.02


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
      drc_buf_sp        40  (        0 /       20 )  0.01
        drc_bufs        40  (        0 /       20 )  0.01
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.04
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.01


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1558        0         0      8517     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1558        0         0      8517     4032
 rem_buf                    1524        0         0      8510     4032
 rem_inv                    1516        0         0      8510     4032
 io_phase                   1515        0         0      8510     4032
 area_down                  1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        29  (        9 /        9 )  0.03
         rem_inv         2  (        2 /        2 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         3  (        0 /        0 )  0.34
        io_phase         2  (        1 /        1 )  0.00
       gate_comp         2  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        13  (        0 /       13 )  0.02
       area_down        15  (        4 /        4 )  0.04
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        20  (        0 /        0 )  0.02
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
        drc_bufs        40  (        0 /       20 )  0.01
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.04
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.03
       crit_slew        20  (        0 /        0 )  0.03


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
        drc_bufs        40  (        0 /       20 )  0.01
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.04
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.03


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        20  (        0 /        0 )  0.02
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         1  (        0 /        0 )  0.00
       gate_comp         2  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        13  (        0 /       13 )  0.02
       area_down        12  (        0 /        0 )  0.02
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1459        0         0      8504     4032

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
        drc_bufs        40  (        0 /       20 )  0.01
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.04
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.03
       crit_slew        20  (        0 /        0 )  0.03


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        20  (        0 /        0 )  0.00
        plc_star        20  (        0 /        0 )  0.00
        drc_bufs        40  (        0 /       20 )  0.01
        drc_fopt        20  (        0 /        0 )  0.00
        drc_bufb        20  (        0 /        0 )  0.00
      simple_buf        20  (        0 /        0 )  0.04
             dup        20  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        20  (        0 /        0 )  0.03


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                          Message Text                                            |
------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                     |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                            |
| CFM-209 |Warning |    2 |Multiple LEC pin constraints added to the dofile.                                                 |
|         |        |      |The constraints needed to disable test mode are not trivial. It is possible that some valid       |
|         |        |      | functional modes will be excluded from the formal verification process. Review the constraints   |
|         |        |      | to ensure they are all expected and appropriate.                                                 |
| CFM-212 |Info    |    1 |Forcing flat compare.                                                                             |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                  |
| DFT-100 |Info    |    4 |Added DFT object.                                                                                 |
| DFT-127 |Warning |    1 |Ignored option.                                                                                   |
|         |        |      |A given option can be safely ignored.                                                             |
| DFT-130 |Info    |   40 |Created DFT port.                                                                                 |
|         |        |      |A port for DFT purposes was created.                                                              |
| DFT-150 |Error   |    1 |Could not create scan chain.                                                                      |
|         |        |      |Refer to the 'Command Reference' for more information about the options of the                    |
|         |        |      | 'define_scan_chain' command. Then rerun the command after specifying the options correctly.      |
| DFT-408 |Warning |    2 |Total number of configured chains differs from specified minimum number of chains.                |
|         |        |      |Additional chains were required to satisfy the scan chain configuration constraints, such as      |
|         |        |      | maximum-length, number of incompatible clock domains, etc.                                       |
| LBR-155 |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                          |
|         |        |      |The 'timing_sense' attribute will be respected.                                                   |
| LBR-415 |Info    |    1 |Unusable library cells found at the time of loading a library.                                    |
|         |        |      |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the  |
|         |        |      | reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.          |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                 |
|         |        |      |All computed switching activities are removed.                                                    |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                     |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                         |
| TUI-32  |Warning |    2 |This attribute will be obsolete in a next major release.                                          |
| TUI-182 |Error   |    1 |<Start> word is not recognized.                                                                   |
|         |        |      |Check if the given <Start> word is a valid object_type, object or attribute.                      |
------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'riscv_core'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 55> write_hdl > $::env(SYN_DFT_NET_DIR)/riscv_core.syn.v
@genus:root: 56> write_sdf -nonegchecks -setuphold split -version 2.1 > $::env(SYN_DFT_NET_DIR)/riscv_core.syn.sdf
@genus:root: 57> write_sdc > $::env(CONST_DIR)/riscv_core.syn.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@genus:root: 58> write_scandef            > $::env(ATPG_DIR)/syn/riscv_core.syn.scandef
@genus:root: 59> write_dft_atpg riscv_core -library $::env(FE_VER_LIB)/*.v \ -directory $::env(ATPG_DIR)/syn
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [parse_options]
        : The argument in question is ' -directory'.
        : Check the command usage and correct the input to the command.
  write_dft_atpg: writes out data and script files for Cadence ATPG 

Usage: write_dft_atpg [-library <string>] [-ncsim_library <string>] [-compression] [-delay] [-directory <string>]
           [-run_from_directory] [-continue_with_severe] [-force] [-cfg_mode_order <dft_configuration_mode>+]
           [-dft_cfg_mode <dft_configuration_mode>+]+ [-build_model_options <string>] [-build_testmode_options <string>]
           [-build_faultmodel_options <string>] [-atpg_options <string>] [-verify_test_structures_options <string>]
           [-opcg_mode <opcg_mode>] [-hier_test_core] [-hier_test_top] [-serial] [-unix_shell] [-core_verilog <string>]
           [-atpg_testmodes <string>] [<design>]

    [-library <string>]:
        list of Verilog Structural files for the library, e.g. "file1 file2" 
    [-ncsim_library <string>]:
        list of files for NCSIM, e.g. "file1 file2" 
    [-compression]:
        generates additional files for Modus to verify the compression logic 
    [-delay]:
        generates additional files for Modus to run delay test 
    [-directory <string>]:
        work directory name (default: current_working_directory/test_scripts). If the script files exist then rerunning the 
        command may overwrite them 
    [-run_from_directory]:
        run atpg from Modus workdir 
    [-continue_with_severe]:
        continue Modus script execution even if severe warnings are encountered 
    [-force]:
        continue even when the DFT logic appears to be incomplete 
    [-cfg_mode_order <dft_configuration_mode>+]:
        write Modus script files for compression mode 
    [-dft_cfg_mode <dft_configuration_mode>+]:
        write Modus script files for this mode 
    [-build_model_options <string>]:
        extra options for building model (example "-option1 <string> -option2 <string>") 
    [-build_testmode_options <string>]:
        extra options for building testmode (example "-option1 <string> -option2 <string>") 
    [-build_faultmodel_options <string>]:
        extra options for building fault model (example "-option1 <string> -option2 <string>") 
    [-atpg_options <string>]:
        extra options for ATPG (example "-option1 <string> -option2 <string>") 
    [-verify_test_structures_options <string>]:
        extra options for verifying test structures (example "-option1 <string> -option2 <string>") 
    [-opcg_mode <opcg_mode>]:
        generate delay tests for OPCG mode 
    [-hier_test_core]:
        output Modus files for hierarchical test core flow 
    [-hier_test_top]:
        output Modus files for hierarchical test top flow 
    [-serial]:
        generates additional files for Modus to verify Serial testmodes 
    [-unix_shell]:
        write output in shell format 
    [-core_verilog <string>]:
        core level verilog path for atpg testmodes flow 
    [-atpg_testmodes <string>]:
        use atpg testmodes flow 
    [<design>]:
        top-level design for which to write out the Modus files 
Failed on write_dft_atpg
@genus:root: 60> write_dft_atpg riscv_core -library $::env(FE_VER_LIB)/*.v \
    -directory $::env(ATPG_DIR)/syn
WARNING: Using existing directory '/export/tmp/8304_8/Labs/lab2/implementation/atpg/syn' for write_dft_atpg.
----------------------------------------------------------------------------
Modus scripts for ATPG have been written 
 for fullscan mode to directory '/export/tmp/8304_8/Labs/lab2/implementation/atpg/syn'.
To generate the ATPG test vectors in fullscan mode :
.... Invoke the script from OS command line as 'modus -file /export/tmp/8304_8/Labs/lab2/implementation/atpg/syn/runmodus.atpg.tcl'.
To simulate the ATPG generated test vectors in FULLSCAN mode:
.... Invoke the script from OS command line as '/export/tmp/8304_8/Labs/lab2/implementation/atpg/syn/run_fullscan_sim'.
------------------------------------------------------------------------
0
@genus:root: 61> report_gates       > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.gates.rpt
@genus:root: 62> report_area        > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.area.rpt
@genus:root: 63> report_timing      > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.timing.rpt
@genus:root: 64> report_power       > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : riscv_core
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /export/tmp/8304_8/Labs/lab2/implementation/syn/dft_reports/riscv_core.syn.power.rpt
@genus:root: 65> check_design -all  > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.check.rpt

@genus:root: 66> report_clock_gating   > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.clock_gating.rpt
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
        : The 'report clock_gating' command depends on the 'lp_insert_clock_gating' attribute.  Set it to 'true' before calling this command.


0
@genus:root: 67> check_dft_rules       > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.dft_rules.rpt
  Checking DFT rules for 'riscv_core' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules:  91
  Percentage of total registers that are scannable: 100%
0
@genus:root: 68> report_dft_violations > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.dft_violations.rpt
@genus:root: 69> report_scan_registers > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.dft_scan_registers.rpt
@genus:root: 70> report_scan_setup     > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.dft_scan_setup.rpt
@genus:root: 71> report_scan_chains    > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.dft_scan_chains.rpt
@genus:root: 72> report_scan_registers > $::env(SYN_DFT_REP_DIR)/riscv_core.syn.dft_scan_registers.rpt
@genus:root: 73> report_scan_chains -summary
Reporting 10 scan chains (muxed_scan)
 
Chain 1: AutoChain_1 
  scan_in:      DFT_sdi_1 
  scan_out:     DFT_sdo_1   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 10
------------------------
Chain 2: AutoChain_10 
  scan_in:      DFT_sdi_10 
  scan_out:     DFT_sdo_10   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 3: AutoChain_2 
  scan_in:      DFT_sdi_2 
  scan_out:     DFT_sdo_2   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 4: AutoChain_3 
  scan_in:      DFT_sdi_3 
  scan_out:     DFT_sdo_3   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 5: AutoChain_4 
  scan_in:      DFT_sdi_4 
  scan_out:     DFT_sdo_4   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 6: AutoChain_5 
  scan_in:      DFT_sdi_5 
  scan_out:     DFT_sdo_5   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 7: AutoChain_6 
  scan_in:      DFT_sdi_6 
  scan_out:     DFT_sdo_6   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 8: AutoChain_7 
  scan_in:      DFT_sdi_7 
  scan_out:     DFT_sdo_7   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 9: AutoChain_8 
  scan_in:      DFT_sdi_8 
  scan_out:     DFT_sdo_8   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------
Chain 10: AutoChain_9 
  scan_in:      DFT_sdi_9 
  scan_out:     DFT_sdo_9   
  shift_enable: i_scan_en (active high) 
  clock_domain: dom_1 (edge: rise)
  length: 9
------------------------

@genus:root: 74> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Nov 26 2024  11:03:16 pm
  Module:                 riscv_core
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk          6584.6   0.0          0 
default    No paths   0.0            
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             246 
Physical Instance count           0 
Sequential Instance Count        91 
Combinational Instance Count    155 
Hierarchical Instance Count       0 

Area
----
Cell Area                          1110.474
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    1110.474
Net Area                           348.112
Total Area (Cell+Physical+Net)     1458.586

Max Fanout                         91 (i_clk)
Min Fanout                         0 (n_15)
Average Fanout                     2.3
Terms to net ratio                 3.0588
Terms to instance ratio            4.2276
Runtime                            30.25756 seconds
Elapsed Runtime                    678 seconds
Genus peak memory usage            1386.79 
Innovus peak memory usage          no_value 
Hostname                           vlsi410.vlsi.polymtl.ca
@genus:root: 75> exit
Normal exit.