<custom_xml_spec>
  <bel_info name="LUT4c_frame_config_dffesr">
    <bel_pb>
      <pb_type name="LUT4c_frame_config_dffesr" num_pb="1">
        <pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
          <input name="in" num_pins="4" port_class="lut_in"/>
          <output name="out" num_pins="1" port_class="lut_out"/>
          <delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
      					2.690e-10
      					2.690e-10
      					2.690e-10
      					2.690e-10
     				</delay_matrix>
          <metadata>
            <meta name="fasm_type">LUT</meta>
            <meta name="fasm_lut">
         					INIT[15:0]
       					</meta>
          </metadata>
        </pb_type>
        <pb_type name="ff" blif_model=".latch" class="flipflop" num_pb="1">
          <input name="D" num_pins="1" port_class="D"/>
          <output name="Q" num_pins="1" port_class="Q"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="2.448e-10" port="ff.D" clock="clk"/>
          <T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
        </pb_type>
        <input name="I0" num_pins="1"/>
        <input name="I1" num_pins="1"/>
        <input name="I2" num_pins="1"/>
        <input name="I3" num_pins="1"/>
        <input name="Ci" num_pins="1"/>
        <clock name="UserCLK" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Co" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="EN" num_pins="1"/>
        <interconnect>
          <direct name="I0_to_LUT_in" input="LUT4c_frame_config_dffesr.I0" output="lut4.in[0]"/>
          <direct name="I1_to_LUT_in" input="LUT4c_frame_config_dffesr.I1" output="lut4.in[1]"/>
          <direct name="I2_to_LUT_in" input="LUT4c_frame_config_dffesr.I2" output="lut4.in[2]"/>
          <direct name="I3_to_LUT_in" input="LUT4c_frame_config_dffesr.I3" output="lut4.in[3]"/>
          <direct name="LUT_out_to_ff" input="lut4.out" output="ff.D">
            <pack_pattern name="lut_with_ff" in_port="lut4.out" out_port="ff.D"/>
          </direct>
          <direct name="clock_pb_to_lut" input="LUT4c_frame_config_dffesr.UserCLK" output="ff.clk"/>
          <mux name="lut4c_out_mux" input="ff.Q lut4.out" output="LUT4c_frame_config_dffesr.O">
            <delay_constant max="25e-12" in_port="lut4.out" out_port="LUT4c_frame_config_dffesr.O"/>
            <delay_constant max="45e-12" in_port="ff.Q" out_port="LUT4c_frame_config_dffesr.O"/>
            <metadata>
              <meta name="fasm_mux">
        						ff.Q: FF
        						lut4.out: NULL
       						</meta>
            </metadata>
          </mux>
        </interconnect>
      </pb_type>
    </bel_pb>
  </bel_info>
  <bel_info name="IO_1_bidirectional_frame_config_pass">
    <bel_pb>
      <pb_type name="IO_1_bidirectional_frame_config_pass" num_pb="1">
        <mode name="pad_is_input">
          <pb_type name="W_input" blif_model=".input" num_pb="1">
            <output name="inpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="input_interconnect" input="W_input.inpad" output="IO_1_bidirectional_frame_config_pass.O"/>
          </interconnect>
        </mode>
        <mode name="pad_is_output">
          <pb_type name="W_output" blif_model=".output" num_pb="1">
            <input name="outpad" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="output_interconnect" input="IO_1_bidirectional_frame_config_pass.I" output="W_output.outpad"/>
          </interconnect>
        </mode>
        <mode name="pad_is_blackbox">
          <pb_type name="IO_BEL" blif_model="IO_1_bidirectional_frame_config_pass" num_pb="1">
            <input name="I" num_pins="1"/>
            <input name="T" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <output name="Q" num_pins="1"/>
          </pb_type>
          <interconnect>
            <direct name="I_interconnect" input="IO_1_bidirectional_frame_config_pass.I" output="IO_BEL.I"/>
            <direct name="T_interconnect" input="IO_1_bidirectional_frame_config_pass.T" output="IO_BEL.T"/>
            <direct name="O_interconnect" input="IO_BEL.O" output="IO_1_bidirectional_frame_config_pass.O"/>
            <direct name="Q_interconnect" input="IO_BEL.Q" output="IO_1_bidirectional_frame_config_pass.Q"/>
          </interconnect>
        </mode>
        <input name="UserCLK" num_pins="1"/>
        <input name="I" num_pins="1"/>
        <input name="T" num_pins="1"/>
        <output name="O" num_pins="1"/>
        <output name="Q" num_pins="1"/>
      </pb_type>
    </bel_pb>
    <bel_model>
      <model name="IO_1_bidirectional_frame_config_pass">
        <input_ports>
          <port name="I"/>
          <port name="T"/>
          <port name="UserCLK"/>
        </input_ports>
        <output_ports>
          <port name="O"/>
          <port name="Q"/>
        </output_ports>
      </model>
    </bel_model>
  </bel_info>
</custom_xml_spec>