Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cw305_top_behav xil_defaultlib.cw305_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/signal_proc/decoder.sv" Line 1. Module image_stream_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/signal_proc/decoder.sv" Line 30. Module flopenr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/bnn.sv" Line 1. Module bnn doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/bconv_layer.sv" Line 7. Module bconv_layer(ISIZE_W=8,ISIZE_H=8,OSIZE_W=3,OSIZE_H=3,OSIZE_FEAT=32,CONV_SW=1,CONV_SH=1,N_RECFIELDS=64,N_BITCONV=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/chipwhisperer-ML/interface_BNN_01/interface_BNN_01.srcs/sources_1/imports/hardware/EEESlab/src/popcnt.sv" Line 6. Module popcnt_hw(INPUT_WIDTH=9,OUTPUT_WIDTH=3) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.image_stream_decoder
Compiling module xil_defaultlib.popcnt_hw(INPUT_WIDTH=9,OUTPUT_W...
Compiling module xil_defaultlib.bconv_layer(ISIZE_W=8,ISIZE_H=8,...
Compiling module xil_defaultlib.bview_layer(ISIZE_W=3,ISIZE_H=3,...
Compiling module xil_defaultlib.popcnt_hw(INPUT_WIDTH=288,OUTPUT...
Compiling module xil_defaultlib.blin_layer(ISIZE_FEAT=288,OSIZE_...
Compiling module xil_defaultlib.popcnt_hw(INPUT_WIDTH=64,OUTPUT_...
Compiling module xil_defaultlib.blast_layer(ISIZE_FEAT=64,OSIZE_...
Compiling module xil_defaultlib.bnn
Compiling module xil_defaultlib.parameters
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.LCD_Controller
Compiling module xil_defaultlib.cw305_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot cw305_top_behav
