<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1523608864">
  <File Type="ROUTE-PWR" Name="font_test_top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="font_test_top.tcl"/>
  <File Type="PWROPT-DCP" Name="font_test_top_pwropt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="font_test_top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="font_test_top_reports.tcl"/>
  <File Type="BG-DRC" Name="font_test_top.drc"/>
  <File Type="OPT-HWDEF" Name="font_test_top.hwdef"/>
  <File Type="OPT-DCP" Name="font_test_top_opt.dcp"/>
  <File Type="OPT-DRC" Name="font_test_top_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="font_test_top_placed.dcp"/>
  <File Type="PLACE-IO" Name="font_test_top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="font_test_top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="font_test_top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="font_test_top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="font_test_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="font_test_top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="font_test_top_physopt.dcp"/>
  <File Type="BG-BIT" Name="font_test_top.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="font_test_top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="font_test_top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="font_test_top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="font_test_top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="font_test_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="font_test_top_drc_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="font_test_top.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="font_test_top_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="font_test_top.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="font_test_top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="font_test_top.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="font_test_top_methodology_drc_routed.pb"/>
  <File Type="BG-BIN" Name="font_test_top.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="font_test_top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="font_test_top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="font_test_top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="font_test_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="font_test_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="font_test_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="font_test_top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="font_test_top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="font_test_top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="font_test_top_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="font_test_top.nky"/>
  <File Type="BITSTR-BMM" Name="font_test_top_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="font_test_top.mmi"/>
  <File Type="BITSTR-LTX" Name="font_test_top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="font_test_top.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/Asciiconve.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../../../../../Xilinx/Project/Clock_VGA/Clock_VGA.srcs/sources_1/new/Asciiconve.vhd"/>
        <Attr Name="ImportTime" Val="1519666412"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/ClockNBtn.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../Documents/Skole/HardSoft/Asig2/Poject_tames/Poject_tames.srcs/sources_1/new/ClockNBtn.vhd"/>
        <Attr Name="ImportTime" Val="1518036856"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/font_test_gen.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../../../../../Xilinx/Project/Clock_VGA/Clock_VGA.srcs/sources_1/new/font_test_gen.vhd"/>
        <Attr Name="ImportTime" Val="1519666409"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vga_sync.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../../../../../Xilinx/Project/Clock_VGA/Clock_VGA.srcs/sources_1/new/vga_sync.vhd"/>
        <Attr Name="ImportTime" Val="1519125690"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/font_test_top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../../../../../Xilinx/Project/Clock_VGA/Clock_VGA.srcs/sources_1/new/font_test_top.vhd"/>
        <Attr Name="ImportTime" Val="1519127123"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/project_1/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/project_1/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1520342328"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/SpecifyKeys.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Downloads/SpecifyKeys.vhd"/>
        <Attr Name="ImportTime" Val="1521549877"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/ps2_keyboard.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Downloads/ps2_keyboard.vhd"/>
        <Attr Name="ImportTime" Val="1521550365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/debounce.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/project_1/project_1.srcs/sources_1/imports/debounce.vhd"/>
        <Attr Name="ImportTime" Val="1521550302"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="font_test_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/Asig2.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../../../../../../../../../../../../../../../Desktop/Poject_tames/Poject_tames.srcs/constrs_1/new/Asig2.xdc"/>
        <Attr Name="ImportTime" Val="1517936604"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
