

================================================================
== Vitis HLS Report for 'sort_radix_Pipeline_sum_1'
================================================================
* Date:           Sun May 18 06:01:01 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.683 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      129|      129|  0.645 us|  0.645 us|  129|  129|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_1   |      127|      127|         2|          1|          1|   127|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%radixID = alloca i32 1"   --->   Operation 5 'alloca' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%store_forwarded164 = alloca i32 1"   --->   Operation 6 'alloca' 'store_forwarded164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %store_forwarded164"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 1, i8 %radixID"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i47"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%radixID_1 = load i8 %radixID" [sort_radix.c:26]   --->   Operation 12 'load' 'radixID_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.58ns)   --->   "%icmp_ln25 = icmp_eq  i8 %radixID_1, i8 128" [sort_radix.c:25]   --->   Operation 14 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc.i47.split, void %last_2.i.preheader.exitStub" [sort_radix.c:25]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i8 %radixID_1" [sort_radix.c:26]   --->   Operation 17 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln26, i6 0" [sort_radix.c:26]   --->   Operation 18 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "%add_ln27 = add i13 %shl_ln1, i13 8188" [sort_radix.c:27]   --->   Operation 19 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln27, i32 2, i32 12" [sort_radix.c:27]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i11 %lshr_ln" [sort_radix.c:27]   --->   Operation 21 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln27" [sort_radix.c:27]   --->   Operation 22 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort_radix.c:27]   --->   Operation 23 'load' 'bucket_load' <Predicate = (!icmp_ln25)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln25 = add i8 %radixID_1, i8 1" [sort_radix.c:25]   --->   Operation 24 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln25 = store i8 %add_ln25, i8 %radixID" [sort_radix.c:25]   --->   Operation 25 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.68>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_forwarded164_load = load i32 %store_forwarded164" [sort_radix.c:27]   --->   Operation 26 'load' 'store_forwarded164_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%radixID_1_cast9 = zext i8 %radixID_1" [sort_radix.c:26]   --->   Operation 27 'zext' 'radixID_1_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_radix.c:23]   --->   Operation 28 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr" [sort_radix.c:27]   --->   Operation 29 'load' 'bucket_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln27_1 = add i32 %bucket_load, i32 %store_forwarded164_load" [sort_radix.c:27]   --->   Operation 30 'add' 'add_ln27_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %radixID_1_cast9" [sort_radix.c:27]   --->   Operation 31 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.60ns)   --->   "%store_ln27 = store i32 %add_ln27_1, i7 %sum_addr" [sort_radix.c:27]   --->   Operation 32 'store' 'store_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln25 = store i32 %add_ln27_1, i32 %store_forwarded164" [sort_radix.c:25]   --->   Operation 33 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc.i47" [sort_radix.c:25]   --->   Operation 34 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	'alloca' operation ('radixID') [3]  (0 ns)
	'load' operation ('radixID', sort_radix.c:26) on local variable 'radixID' [11]  (0 ns)
	'add' operation ('add_ln27', sort_radix.c:27) [22]  (0.755 ns)
	'getelementptr' operation ('bucket_addr', sort_radix.c:27) [25]  (0 ns)
	'load' operation ('bucket_load', sort_radix.c:27) on array 'bucket' [26]  (1.2 ns)

 <State 2>: 2.68ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_radix.c:27) on array 'bucket' [26]  (1.2 ns)
	'add' operation ('add_ln27_1', sort_radix.c:27) [27]  (0.88 ns)
	'store' operation ('store_ln27', sort_radix.c:27) of variable 'add_ln27_1', sort_radix.c:27 on array 'sum' [29]  (0.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
