Kernel Launches:
==PROF== Profiling "nvkernel_main_F1L131_2" - 0 (1/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L230_4" - 1 (2/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L131_2" - 2 (3/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L230_4" - 3 (4/4): 0%....50%....100% - 8 passes
  nvkernel_main_F1L131_2 (512, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L230_4 (2033, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L131_2 (512, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L230_4 (2033, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9

OPT Advice:
    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the L1 
          bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes      
          transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or        
          whether there are values you can (re)compute.                                                                 

    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the L1 
          bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes      
          transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or        
          whether there are values you can (re)compute.                                                                 

Metrics Table:
    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         6.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        76280
    Memory Throughput                 %        63.25
    DRAM Throughput                   %         9.56
    Duration                         us        49.44
    L1/TEX Cache Throughput           %        75.28
    L2 Cache Throughput               %        56.08
    SM Active Cycles              cycle     72986.42
    Compute (SM) Throughput           %         8.22
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         6.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        23313
    Memory Throughput                 %        61.86
    DRAM Throughput                   %        61.86
    Duration                         us        15.10
    L1/TEX Cache Throughput           %        12.44
    L2 Cache Throughput               %        17.39
    SM Active Cycles              cycle     21790.08
    Compute (SM) Throughput           %        58.06
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        78358
    Memory Throughput                 %        62.52
    DRAM Throughput                   %         8.14
    Duration                         us        50.78
    L1/TEX Cache Throughput           %        74.28
    L2 Cache Throughput               %        54.76
    SM Active Cycles              cycle     72926.04
    Compute (SM) Throughput           %         8.13
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.95
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        23172
    Memory Throughput                 %        65.85
    DRAM Throughput                   %        65.85
    Duration                         us        15.04
    L1/TEX Cache Throughput           %        12.77
    L2 Cache Throughput               %        17.46
    SM Active Cycles              cycle     21222.50
    Compute (SM) Throughput           %        59.77
    ----------------------- ----------- ------------