#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024dd8cfe200 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024dd8d383e0_0 .net "PC", 31 0, v0000024dd8d32270_0;  1 drivers
v0000024dd8d39100_0 .var "clk", 0 0;
v0000024dd8d38480_0 .net "clkout", 0 0, L_0000024dd8d3d930;  1 drivers
v0000024dd8d38fc0_0 .net "cycles_consumed", 31 0, v0000024dd8d39600_0;  1 drivers
v0000024dd8d38520_0 .var "rst", 0 0;
S_0000024dd8cfe520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024dd8cfe200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024dd8d10740 .param/l "RType" 0 4 2, C4<000000>;
P_0000024dd8d10778 .param/l "add" 0 4 5, C4<100000>;
P_0000024dd8d107b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024dd8d107e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024dd8d10820 .param/l "and_" 0 4 5, C4<100100>;
P_0000024dd8d10858 .param/l "andi" 0 4 8, C4<001100>;
P_0000024dd8d10890 .param/l "beq" 0 4 10, C4<000100>;
P_0000024dd8d108c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024dd8d10900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024dd8d10938 .param/l "j" 0 4 12, C4<000010>;
P_0000024dd8d10970 .param/l "jal" 0 4 12, C4<000011>;
P_0000024dd8d109a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024dd8d109e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024dd8d10a18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024dd8d10a50 .param/l "or_" 0 4 5, C4<100101>;
P_0000024dd8d10a88 .param/l "ori" 0 4 8, C4<001101>;
P_0000024dd8d10ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024dd8d10af8 .param/l "sll" 0 4 6, C4<000000>;
P_0000024dd8d10b30 .param/l "slt" 0 4 5, C4<101010>;
P_0000024dd8d10b68 .param/l "slti" 0 4 8, C4<101010>;
P_0000024dd8d10ba0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024dd8d10bd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024dd8d10c10 .param/l "subu" 0 4 5, C4<100011>;
P_0000024dd8d10c48 .param/l "sw" 0 4 8, C4<101011>;
P_0000024dd8d10c80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024dd8d10cb8 .param/l "xori" 0 4 8, C4<001110>;
L_0000024dd8d3e570 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3e650 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3d8c0 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3de70 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3e420 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3e6c0 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3dd20 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3e7a0 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3d930 .functor OR 1, v0000024dd8d39100_0, v0000024dd8d08960_0, C4<0>, C4<0>;
L_0000024dd8d3dd90 .functor OR 1, L_0000024dd8dc42f0, L_0000024dd8dc35d0, C4<0>, C4<0>;
L_0000024dd8d3dee0 .functor AND 1, L_0000024dd8dc41b0, L_0000024dd8dc4250, C4<1>, C4<1>;
L_0000024dd8d3e5e0 .functor NOT 1, v0000024dd8d38520_0, C4<0>, C4<0>, C4<0>;
L_0000024dd8d3d9a0 .functor OR 1, L_0000024dd8dc3ad0, L_0000024dd8dc28b0, C4<0>, C4<0>;
L_0000024dd8d3dbd0 .functor OR 1, L_0000024dd8d3d9a0, L_0000024dd8dc3170, C4<0>, C4<0>;
L_0000024dd8d3e730 .functor OR 1, L_0000024dd8dc3f30, L_0000024dd8dc4fa0, C4<0>, C4<0>;
L_0000024dd8d3df50 .functor AND 1, L_0000024dd8dc3df0, L_0000024dd8d3e730, C4<1>, C4<1>;
L_0000024dd8d3e1f0 .functor OR 1, L_0000024dd8dc4960, L_0000024dd8dc6080, C4<0>, C4<0>;
L_0000024dd8d3e180 .functor AND 1, L_0000024dd8dc4d20, L_0000024dd8d3e1f0, C4<1>, C4<1>;
L_0000024dd8d3da80 .functor NOT 1, L_0000024dd8d3d930, C4<0>, C4<0>, C4<0>;
v0000024dd8d32770_0 .net "ALUOp", 3 0, v0000024dd8d08000_0;  1 drivers
v0000024dd8d326d0_0 .net "ALUResult", 31 0, v0000024dd8d335d0_0;  1 drivers
v0000024dd8d32810_0 .net "ALUSrc", 0 0, v0000024dd8d08f00_0;  1 drivers
v0000024dd8d33c40_0 .net "ALUin2", 31 0, L_0000024dd8dc5c20;  1 drivers
v0000024dd8d33880_0 .net "MemReadEn", 0 0, v0000024dd8d09540_0;  1 drivers
v0000024dd8d34320_0 .net "MemWriteEn", 0 0, v0000024dd8d080a0_0;  1 drivers
v0000024dd8d352c0_0 .net "MemtoReg", 0 0, v0000024dd8d07a60_0;  1 drivers
v0000024dd8d33e20_0 .net "PC", 31 0, v0000024dd8d32270_0;  alias, 1 drivers
v0000024dd8d33d80_0 .net "PCPlus1", 31 0, L_0000024dd8dc4110;  1 drivers
v0000024dd8d33ba0_0 .net "PCsrc", 0 0, v0000024dd8d33710_0;  1 drivers
v0000024dd8d34c80_0 .net "RegDst", 0 0, v0000024dd8d08140_0;  1 drivers
v0000024dd8d33920_0 .net "RegWriteEn", 0 0, v0000024dd8d09220_0;  1 drivers
v0000024dd8d33f60_0 .net "WriteRegister", 4 0, L_0000024dd8dc2770;  1 drivers
v0000024dd8d34280_0 .net *"_ivl_0", 0 0, L_0000024dd8d3e570;  1 drivers
L_0000024dd8d7a620 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35180_0 .net/2u *"_ivl_10", 4 0, L_0000024dd8d7a620;  1 drivers
L_0000024dd8d7aa10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d34000_0 .net *"_ivl_101", 15 0, L_0000024dd8d7aa10;  1 drivers
v0000024dd8d34460_0 .net *"_ivl_102", 31 0, L_0000024dd8dc4070;  1 drivers
L_0000024dd8d7aa58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d34640_0 .net *"_ivl_105", 25 0, L_0000024dd8d7aa58;  1 drivers
L_0000024dd8d7aaa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d34e60_0 .net/2u *"_ivl_106", 31 0, L_0000024dd8d7aaa0;  1 drivers
v0000024dd8d35360_0 .net *"_ivl_108", 0 0, L_0000024dd8dc41b0;  1 drivers
L_0000024dd8d7aae8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35400_0 .net/2u *"_ivl_110", 5 0, L_0000024dd8d7aae8;  1 drivers
v0000024dd8d35540_0 .net *"_ivl_112", 0 0, L_0000024dd8dc4250;  1 drivers
v0000024dd8d355e0_0 .net *"_ivl_115", 0 0, L_0000024dd8d3dee0;  1 drivers
v0000024dd8d33ec0_0 .net *"_ivl_116", 47 0, L_0000024dd8dc37b0;  1 drivers
L_0000024dd8d7ab30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d34820_0 .net *"_ivl_119", 15 0, L_0000024dd8d7ab30;  1 drivers
L_0000024dd8d7a668 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024dd8d340a0_0 .net/2u *"_ivl_12", 5 0, L_0000024dd8d7a668;  1 drivers
v0000024dd8d346e0_0 .net *"_ivl_120", 47 0, L_0000024dd8dc29f0;  1 drivers
L_0000024dd8d7ab78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d350e0_0 .net *"_ivl_123", 15 0, L_0000024dd8d7ab78;  1 drivers
v0000024dd8d35680_0 .net *"_ivl_125", 0 0, L_0000024dd8dc30d0;  1 drivers
v0000024dd8d34140_0 .net *"_ivl_126", 31 0, L_0000024dd8dc3350;  1 drivers
v0000024dd8d35720_0 .net *"_ivl_128", 47 0, L_0000024dd8dc3b70;  1 drivers
v0000024dd8d34fa0_0 .net *"_ivl_130", 47 0, L_0000024dd8dc2a90;  1 drivers
v0000024dd8d339c0_0 .net *"_ivl_132", 47 0, L_0000024dd8dc2db0;  1 drivers
v0000024dd8d34a00_0 .net *"_ivl_134", 47 0, L_0000024dd8dc3c10;  1 drivers
v0000024dd8d34780_0 .net *"_ivl_14", 0 0, L_0000024dd8d385c0;  1 drivers
v0000024dd8d33ce0_0 .net *"_ivl_140", 0 0, L_0000024dd8d3e5e0;  1 drivers
L_0000024dd8d7ac08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d343c0_0 .net/2u *"_ivl_142", 31 0, L_0000024dd8d7ac08;  1 drivers
L_0000024dd8d7ace0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024dd8d33a60_0 .net/2u *"_ivl_146", 5 0, L_0000024dd8d7ace0;  1 drivers
v0000024dd8d34be0_0 .net *"_ivl_148", 0 0, L_0000024dd8dc3ad0;  1 drivers
L_0000024dd8d7ad28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024dd8d341e0_0 .net/2u *"_ivl_150", 5 0, L_0000024dd8d7ad28;  1 drivers
v0000024dd8d354a0_0 .net *"_ivl_152", 0 0, L_0000024dd8dc28b0;  1 drivers
v0000024dd8d35040_0 .net *"_ivl_155", 0 0, L_0000024dd8d3d9a0;  1 drivers
L_0000024dd8d7ad70 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024dd8d33b00_0 .net/2u *"_ivl_156", 5 0, L_0000024dd8d7ad70;  1 drivers
v0000024dd8d348c0_0 .net *"_ivl_158", 0 0, L_0000024dd8dc3170;  1 drivers
L_0000024dd8d7a6b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024dd8d34500_0 .net/2u *"_ivl_16", 4 0, L_0000024dd8d7a6b0;  1 drivers
v0000024dd8d345a0_0 .net *"_ivl_161", 0 0, L_0000024dd8d3dbd0;  1 drivers
L_0000024dd8d7adb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d34960_0 .net/2u *"_ivl_162", 15 0, L_0000024dd8d7adb8;  1 drivers
v0000024dd8d34aa0_0 .net *"_ivl_164", 31 0, L_0000024dd8dc2d10;  1 drivers
v0000024dd8d34b40_0 .net *"_ivl_167", 0 0, L_0000024dd8dc33f0;  1 drivers
v0000024dd8d34d20_0 .net *"_ivl_168", 15 0, L_0000024dd8dc3e90;  1 drivers
v0000024dd8d34dc0_0 .net *"_ivl_170", 31 0, L_0000024dd8dc2e50;  1 drivers
v0000024dd8d34f00_0 .net *"_ivl_174", 31 0, L_0000024dd8dc3d50;  1 drivers
L_0000024dd8d7ae00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35220_0 .net *"_ivl_177", 25 0, L_0000024dd8d7ae00;  1 drivers
L_0000024dd8d7ae48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d368d0_0 .net/2u *"_ivl_178", 31 0, L_0000024dd8d7ae48;  1 drivers
v0000024dd8d37410_0 .net *"_ivl_180", 0 0, L_0000024dd8dc3df0;  1 drivers
L_0000024dd8d7ae90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36b50_0 .net/2u *"_ivl_182", 5 0, L_0000024dd8d7ae90;  1 drivers
v0000024dd8d374b0_0 .net *"_ivl_184", 0 0, L_0000024dd8dc3f30;  1 drivers
L_0000024dd8d7aed8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36fb0_0 .net/2u *"_ivl_186", 5 0, L_0000024dd8d7aed8;  1 drivers
v0000024dd8d37550_0 .net *"_ivl_188", 0 0, L_0000024dd8dc4fa0;  1 drivers
v0000024dd8d36a10_0 .net *"_ivl_19", 4 0, L_0000024dd8d38ac0;  1 drivers
v0000024dd8d35bb0_0 .net *"_ivl_191", 0 0, L_0000024dd8d3e730;  1 drivers
v0000024dd8d375f0_0 .net *"_ivl_193", 0 0, L_0000024dd8d3df50;  1 drivers
L_0000024dd8d7af20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36290_0 .net/2u *"_ivl_194", 5 0, L_0000024dd8d7af20;  1 drivers
v0000024dd8d35930_0 .net *"_ivl_196", 0 0, L_0000024dd8dc5a40;  1 drivers
L_0000024dd8d7af68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35cf0_0 .net/2u *"_ivl_198", 31 0, L_0000024dd8d7af68;  1 drivers
L_0000024dd8d7a5d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35e30_0 .net/2u *"_ivl_2", 5 0, L_0000024dd8d7a5d8;  1 drivers
v0000024dd8d35b10_0 .net *"_ivl_20", 4 0, L_0000024dd8d38d40;  1 drivers
v0000024dd8d36790_0 .net *"_ivl_200", 31 0, L_0000024dd8dc6260;  1 drivers
v0000024dd8d35ed0_0 .net *"_ivl_204", 31 0, L_0000024dd8dc4820;  1 drivers
L_0000024dd8d7afb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36150_0 .net *"_ivl_207", 25 0, L_0000024dd8d7afb0;  1 drivers
L_0000024dd8d7aff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d37050_0 .net/2u *"_ivl_208", 31 0, L_0000024dd8d7aff8;  1 drivers
v0000024dd8d35f70_0 .net *"_ivl_210", 0 0, L_0000024dd8dc4d20;  1 drivers
L_0000024dd8d7b040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d37690_0 .net/2u *"_ivl_212", 5 0, L_0000024dd8d7b040;  1 drivers
v0000024dd8d370f0_0 .net *"_ivl_214", 0 0, L_0000024dd8dc4960;  1 drivers
L_0000024dd8d7b088 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36510_0 .net/2u *"_ivl_216", 5 0, L_0000024dd8d7b088;  1 drivers
v0000024dd8d36d30_0 .net *"_ivl_218", 0 0, L_0000024dd8dc6080;  1 drivers
v0000024dd8d37730_0 .net *"_ivl_221", 0 0, L_0000024dd8d3e1f0;  1 drivers
v0000024dd8d35a70_0 .net *"_ivl_223", 0 0, L_0000024dd8d3e180;  1 drivers
L_0000024dd8d7b0d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36f10_0 .net/2u *"_ivl_224", 5 0, L_0000024dd8d7b0d0;  1 drivers
v0000024dd8d35c50_0 .net *"_ivl_226", 0 0, L_0000024dd8dc46e0;  1 drivers
v0000024dd8d37370_0 .net *"_ivl_228", 31 0, L_0000024dd8dc5040;  1 drivers
v0000024dd8d360b0_0 .net *"_ivl_24", 0 0, L_0000024dd8d3d8c0;  1 drivers
L_0000024dd8d7a6f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36970_0 .net/2u *"_ivl_26", 4 0, L_0000024dd8d7a6f8;  1 drivers
v0000024dd8d36010_0 .net *"_ivl_29", 4 0, L_0000024dd8d38f20;  1 drivers
v0000024dd8d37190_0 .net *"_ivl_32", 0 0, L_0000024dd8d3de70;  1 drivers
L_0000024dd8d7a740 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35890_0 .net/2u *"_ivl_34", 4 0, L_0000024dd8d7a740;  1 drivers
v0000024dd8d361f0_0 .net *"_ivl_37", 4 0, L_0000024dd8d392e0;  1 drivers
v0000024dd8d359d0_0 .net *"_ivl_40", 0 0, L_0000024dd8d3e420;  1 drivers
L_0000024dd8d7a788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d35d90_0 .net/2u *"_ivl_42", 15 0, L_0000024dd8d7a788;  1 drivers
v0000024dd8d36330_0 .net *"_ivl_45", 15 0, L_0000024dd8dc3cb0;  1 drivers
v0000024dd8d363d0_0 .net *"_ivl_48", 0 0, L_0000024dd8d3e6c0;  1 drivers
v0000024dd8d36470_0 .net *"_ivl_5", 5 0, L_0000024dd8d38980;  1 drivers
L_0000024dd8d7a7d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d365b0_0 .net/2u *"_ivl_50", 36 0, L_0000024dd8d7a7d0;  1 drivers
L_0000024dd8d7a818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36650_0 .net/2u *"_ivl_52", 31 0, L_0000024dd8d7a818;  1 drivers
v0000024dd8d37230_0 .net *"_ivl_55", 4 0, L_0000024dd8dc4430;  1 drivers
v0000024dd8d366f0_0 .net *"_ivl_56", 36 0, L_0000024dd8dc3fd0;  1 drivers
v0000024dd8d36830_0 .net *"_ivl_58", 36 0, L_0000024dd8dc4390;  1 drivers
v0000024dd8d36ab0_0 .net *"_ivl_62", 0 0, L_0000024dd8d3dd20;  1 drivers
L_0000024dd8d7a860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36bf0_0 .net/2u *"_ivl_64", 5 0, L_0000024dd8d7a860;  1 drivers
v0000024dd8d36c90_0 .net *"_ivl_67", 5 0, L_0000024dd8dc3710;  1 drivers
v0000024dd8d36dd0_0 .net *"_ivl_70", 0 0, L_0000024dd8d3e7a0;  1 drivers
L_0000024dd8d7a8a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d36e70_0 .net/2u *"_ivl_72", 57 0, L_0000024dd8d7a8a8;  1 drivers
L_0000024dd8d7a8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d372d0_0 .net/2u *"_ivl_74", 31 0, L_0000024dd8d7a8f0;  1 drivers
v0000024dd8d37ee0_0 .net *"_ivl_77", 25 0, L_0000024dd8dc32b0;  1 drivers
v0000024dd8d38660_0 .net *"_ivl_78", 57 0, L_0000024dd8dc2950;  1 drivers
v0000024dd8d37a80_0 .net *"_ivl_8", 0 0, L_0000024dd8d3e650;  1 drivers
v0000024dd8d38e80_0 .net *"_ivl_80", 57 0, L_0000024dd8dc3990;  1 drivers
L_0000024dd8d7a938 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024dd8d378a0_0 .net/2u *"_ivl_84", 31 0, L_0000024dd8d7a938;  1 drivers
L_0000024dd8d7a980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024dd8d39420_0 .net/2u *"_ivl_88", 5 0, L_0000024dd8d7a980;  1 drivers
v0000024dd8d38200_0 .net *"_ivl_90", 0 0, L_0000024dd8dc42f0;  1 drivers
L_0000024dd8d7a9c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024dd8d38020_0 .net/2u *"_ivl_92", 5 0, L_0000024dd8d7a9c8;  1 drivers
v0000024dd8d39740_0 .net *"_ivl_94", 0 0, L_0000024dd8dc35d0;  1 drivers
v0000024dd8d394c0_0 .net *"_ivl_97", 0 0, L_0000024dd8d3dd90;  1 drivers
v0000024dd8d37940_0 .net *"_ivl_98", 47 0, L_0000024dd8dc3030;  1 drivers
v0000024dd8d37da0_0 .net "adderResult", 31 0, L_0000024dd8dc3850;  1 drivers
v0000024dd8d39560_0 .net "address", 31 0, L_0000024dd8dc2c70;  1 drivers
v0000024dd8d39240_0 .net "clk", 0 0, L_0000024dd8d3d930;  alias, 1 drivers
v0000024dd8d39600_0 .var "cycles_consumed", 31 0;
v0000024dd8d379e0_0 .net "extImm", 31 0, L_0000024dd8dc3490;  1 drivers
v0000024dd8d380c0_0 .net "funct", 5 0, L_0000024dd8dc2f90;  1 drivers
v0000024dd8d38b60_0 .net "hlt", 0 0, v0000024dd8d08960_0;  1 drivers
v0000024dd8d37b20_0 .net "imm", 15 0, L_0000024dd8dc3670;  1 drivers
v0000024dd8d37e40_0 .net "immediate", 31 0, L_0000024dd8dc5cc0;  1 drivers
v0000024dd8d37bc0_0 .net "input_clk", 0 0, v0000024dd8d39100_0;  1 drivers
v0000024dd8d38700_0 .net "instruction", 31 0, L_0000024dd8dc3a30;  1 drivers
v0000024dd8d388e0_0 .net "memoryReadData", 31 0, v0000024dd8d32090_0;  1 drivers
v0000024dd8d396a0_0 .net "nextPC", 31 0, L_0000024dd8dc44d0;  1 drivers
v0000024dd8d38160_0 .net "opcode", 5 0, L_0000024dd8d38a20;  1 drivers
v0000024dd8d38c00_0 .net "rd", 4 0, L_0000024dd8d38de0;  1 drivers
v0000024dd8d39380_0 .net "readData1", 31 0, L_0000024dd8d3dcb0;  1 drivers
v0000024dd8d37c60_0 .net "readData1_w", 31 0, L_0000024dd8dc5900;  1 drivers
v0000024dd8d391a0_0 .net "readData2", 31 0, L_0000024dd8d3e500;  1 drivers
v0000024dd8d382a0_0 .net "rs", 4 0, L_0000024dd8d39060;  1 drivers
v0000024dd8d37d00_0 .net "rst", 0 0, v0000024dd8d38520_0;  1 drivers
v0000024dd8d37f80_0 .net "rt", 4 0, L_0000024dd8dc3530;  1 drivers
v0000024dd8d38840_0 .net "shamt", 31 0, L_0000024dd8dc2630;  1 drivers
v0000024dd8d387a0_0 .net "wire_instruction", 31 0, L_0000024dd8d3de00;  1 drivers
v0000024dd8d38ca0_0 .net "writeData", 31 0, L_0000024dd8dc4a00;  1 drivers
v0000024dd8d38340_0 .net "zero", 0 0, L_0000024dd8dc59a0;  1 drivers
L_0000024dd8d38980 .part L_0000024dd8dc3a30, 26, 6;
L_0000024dd8d38a20 .functor MUXZ 6, L_0000024dd8d38980, L_0000024dd8d7a5d8, L_0000024dd8d3e570, C4<>;
L_0000024dd8d385c0 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7a668;
L_0000024dd8d38ac0 .part L_0000024dd8dc3a30, 11, 5;
L_0000024dd8d38d40 .functor MUXZ 5, L_0000024dd8d38ac0, L_0000024dd8d7a6b0, L_0000024dd8d385c0, C4<>;
L_0000024dd8d38de0 .functor MUXZ 5, L_0000024dd8d38d40, L_0000024dd8d7a620, L_0000024dd8d3e650, C4<>;
L_0000024dd8d38f20 .part L_0000024dd8dc3a30, 21, 5;
L_0000024dd8d39060 .functor MUXZ 5, L_0000024dd8d38f20, L_0000024dd8d7a6f8, L_0000024dd8d3d8c0, C4<>;
L_0000024dd8d392e0 .part L_0000024dd8dc3a30, 16, 5;
L_0000024dd8dc3530 .functor MUXZ 5, L_0000024dd8d392e0, L_0000024dd8d7a740, L_0000024dd8d3de70, C4<>;
L_0000024dd8dc3cb0 .part L_0000024dd8dc3a30, 0, 16;
L_0000024dd8dc3670 .functor MUXZ 16, L_0000024dd8dc3cb0, L_0000024dd8d7a788, L_0000024dd8d3e420, C4<>;
L_0000024dd8dc4430 .part L_0000024dd8dc3a30, 6, 5;
L_0000024dd8dc3fd0 .concat [ 5 32 0 0], L_0000024dd8dc4430, L_0000024dd8d7a818;
L_0000024dd8dc4390 .functor MUXZ 37, L_0000024dd8dc3fd0, L_0000024dd8d7a7d0, L_0000024dd8d3e6c0, C4<>;
L_0000024dd8dc2630 .part L_0000024dd8dc4390, 0, 32;
L_0000024dd8dc3710 .part L_0000024dd8dc3a30, 0, 6;
L_0000024dd8dc2f90 .functor MUXZ 6, L_0000024dd8dc3710, L_0000024dd8d7a860, L_0000024dd8d3dd20, C4<>;
L_0000024dd8dc32b0 .part L_0000024dd8dc3a30, 0, 26;
L_0000024dd8dc2950 .concat [ 26 32 0 0], L_0000024dd8dc32b0, L_0000024dd8d7a8f0;
L_0000024dd8dc3990 .functor MUXZ 58, L_0000024dd8dc2950, L_0000024dd8d7a8a8, L_0000024dd8d3e7a0, C4<>;
L_0000024dd8dc2c70 .part L_0000024dd8dc3990, 0, 32;
L_0000024dd8dc4110 .arith/sum 32, v0000024dd8d32270_0, L_0000024dd8d7a938;
L_0000024dd8dc42f0 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7a980;
L_0000024dd8dc35d0 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7a9c8;
L_0000024dd8dc3030 .concat [ 32 16 0 0], L_0000024dd8dc2c70, L_0000024dd8d7aa10;
L_0000024dd8dc4070 .concat [ 6 26 0 0], L_0000024dd8d38a20, L_0000024dd8d7aa58;
L_0000024dd8dc41b0 .cmp/eq 32, L_0000024dd8dc4070, L_0000024dd8d7aaa0;
L_0000024dd8dc4250 .cmp/eq 6, L_0000024dd8dc2f90, L_0000024dd8d7aae8;
L_0000024dd8dc37b0 .concat [ 32 16 0 0], L_0000024dd8d3dcb0, L_0000024dd8d7ab30;
L_0000024dd8dc29f0 .concat [ 32 16 0 0], v0000024dd8d32270_0, L_0000024dd8d7ab78;
L_0000024dd8dc30d0 .part L_0000024dd8dc3670, 15, 1;
LS_0000024dd8dc3350_0_0 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_4 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_8 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_12 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_16 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_20 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_24 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_0_28 .concat [ 1 1 1 1], L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0, L_0000024dd8dc30d0;
LS_0000024dd8dc3350_1_0 .concat [ 4 4 4 4], LS_0000024dd8dc3350_0_0, LS_0000024dd8dc3350_0_4, LS_0000024dd8dc3350_0_8, LS_0000024dd8dc3350_0_12;
LS_0000024dd8dc3350_1_4 .concat [ 4 4 4 4], LS_0000024dd8dc3350_0_16, LS_0000024dd8dc3350_0_20, LS_0000024dd8dc3350_0_24, LS_0000024dd8dc3350_0_28;
L_0000024dd8dc3350 .concat [ 16 16 0 0], LS_0000024dd8dc3350_1_0, LS_0000024dd8dc3350_1_4;
L_0000024dd8dc3b70 .concat [ 16 32 0 0], L_0000024dd8dc3670, L_0000024dd8dc3350;
L_0000024dd8dc2a90 .arith/sum 48, L_0000024dd8dc29f0, L_0000024dd8dc3b70;
L_0000024dd8dc2db0 .functor MUXZ 48, L_0000024dd8dc2a90, L_0000024dd8dc37b0, L_0000024dd8d3dee0, C4<>;
L_0000024dd8dc3c10 .functor MUXZ 48, L_0000024dd8dc2db0, L_0000024dd8dc3030, L_0000024dd8d3dd90, C4<>;
L_0000024dd8dc3850 .part L_0000024dd8dc3c10, 0, 32;
L_0000024dd8dc44d0 .functor MUXZ 32, L_0000024dd8dc4110, L_0000024dd8dc3850, v0000024dd8d33710_0, C4<>;
L_0000024dd8dc3a30 .functor MUXZ 32, L_0000024dd8d3de00, L_0000024dd8d7ac08, L_0000024dd8d3e5e0, C4<>;
L_0000024dd8dc3ad0 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7ace0;
L_0000024dd8dc28b0 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7ad28;
L_0000024dd8dc3170 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7ad70;
L_0000024dd8dc2d10 .concat [ 16 16 0 0], L_0000024dd8dc3670, L_0000024dd8d7adb8;
L_0000024dd8dc33f0 .part L_0000024dd8dc3670, 15, 1;
LS_0000024dd8dc3e90_0_0 .concat [ 1 1 1 1], L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0;
LS_0000024dd8dc3e90_0_4 .concat [ 1 1 1 1], L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0;
LS_0000024dd8dc3e90_0_8 .concat [ 1 1 1 1], L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0;
LS_0000024dd8dc3e90_0_12 .concat [ 1 1 1 1], L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0, L_0000024dd8dc33f0;
L_0000024dd8dc3e90 .concat [ 4 4 4 4], LS_0000024dd8dc3e90_0_0, LS_0000024dd8dc3e90_0_4, LS_0000024dd8dc3e90_0_8, LS_0000024dd8dc3e90_0_12;
L_0000024dd8dc2e50 .concat [ 16 16 0 0], L_0000024dd8dc3670, L_0000024dd8dc3e90;
L_0000024dd8dc3490 .functor MUXZ 32, L_0000024dd8dc2e50, L_0000024dd8dc2d10, L_0000024dd8d3dbd0, C4<>;
L_0000024dd8dc3d50 .concat [ 6 26 0 0], L_0000024dd8d38a20, L_0000024dd8d7ae00;
L_0000024dd8dc3df0 .cmp/eq 32, L_0000024dd8dc3d50, L_0000024dd8d7ae48;
L_0000024dd8dc3f30 .cmp/eq 6, L_0000024dd8dc2f90, L_0000024dd8d7ae90;
L_0000024dd8dc4fa0 .cmp/eq 6, L_0000024dd8dc2f90, L_0000024dd8d7aed8;
L_0000024dd8dc5a40 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7af20;
L_0000024dd8dc6260 .functor MUXZ 32, L_0000024dd8dc3490, L_0000024dd8d7af68, L_0000024dd8dc5a40, C4<>;
L_0000024dd8dc5cc0 .functor MUXZ 32, L_0000024dd8dc6260, L_0000024dd8dc2630, L_0000024dd8d3df50, C4<>;
L_0000024dd8dc4820 .concat [ 6 26 0 0], L_0000024dd8d38a20, L_0000024dd8d7afb0;
L_0000024dd8dc4d20 .cmp/eq 32, L_0000024dd8dc4820, L_0000024dd8d7aff8;
L_0000024dd8dc4960 .cmp/eq 6, L_0000024dd8dc2f90, L_0000024dd8d7b040;
L_0000024dd8dc6080 .cmp/eq 6, L_0000024dd8dc2f90, L_0000024dd8d7b088;
L_0000024dd8dc46e0 .cmp/eq 6, L_0000024dd8d38a20, L_0000024dd8d7b0d0;
L_0000024dd8dc5040 .functor MUXZ 32, L_0000024dd8d3dcb0, v0000024dd8d32270_0, L_0000024dd8dc46e0, C4<>;
L_0000024dd8dc5900 .functor MUXZ 32, L_0000024dd8dc5040, L_0000024dd8d3e500, L_0000024dd8d3e180, C4<>;
S_0000024dd8cfe6b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024dd8cf3bd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024dd8d3da10 .functor NOT 1, v0000024dd8d08f00_0, C4<0>, C4<0>, C4<0>;
v0000024dd8d07920_0 .net *"_ivl_0", 0 0, L_0000024dd8d3da10;  1 drivers
v0000024dd8d07740_0 .net "in1", 31 0, L_0000024dd8d3e500;  alias, 1 drivers
v0000024dd8d09180_0 .net "in2", 31 0, L_0000024dd8dc5cc0;  alias, 1 drivers
v0000024dd8d09400_0 .net "out", 31 0, L_0000024dd8dc5c20;  alias, 1 drivers
v0000024dd8d09360_0 .net "s", 0 0, v0000024dd8d08f00_0;  alias, 1 drivers
L_0000024dd8dc5c20 .functor MUXZ 32, L_0000024dd8dc5cc0, L_0000024dd8d3e500, L_0000024dd8d3da10, C4<>;
S_0000024dd8c529c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024dd8d70090 .param/l "RType" 0 4 2, C4<000000>;
P_0000024dd8d700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000024dd8d70100 .param/l "addi" 0 4 8, C4<001000>;
P_0000024dd8d70138 .param/l "addu" 0 4 5, C4<100001>;
P_0000024dd8d70170 .param/l "and_" 0 4 5, C4<100100>;
P_0000024dd8d701a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024dd8d701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024dd8d70218 .param/l "bne" 0 4 10, C4<000101>;
P_0000024dd8d70250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024dd8d70288 .param/l "j" 0 4 12, C4<000010>;
P_0000024dd8d702c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024dd8d702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024dd8d70330 .param/l "lw" 0 4 8, C4<100011>;
P_0000024dd8d70368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024dd8d703a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024dd8d703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024dd8d70410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024dd8d70448 .param/l "sll" 0 4 6, C4<000000>;
P_0000024dd8d70480 .param/l "slt" 0 4 5, C4<101010>;
P_0000024dd8d704b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024dd8d704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024dd8d70528 .param/l "sub" 0 4 5, C4<100010>;
P_0000024dd8d70560 .param/l "subu" 0 4 5, C4<100011>;
P_0000024dd8d70598 .param/l "sw" 0 4 8, C4<101011>;
P_0000024dd8d705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024dd8d70608 .param/l "xori" 0 4 8, C4<001110>;
v0000024dd8d08000_0 .var "ALUOp", 3 0;
v0000024dd8d08f00_0 .var "ALUSrc", 0 0;
v0000024dd8d09540_0 .var "MemReadEn", 0 0;
v0000024dd8d080a0_0 .var "MemWriteEn", 0 0;
v0000024dd8d07a60_0 .var "MemtoReg", 0 0;
v0000024dd8d08140_0 .var "RegDst", 0 0;
v0000024dd8d09220_0 .var "RegWriteEn", 0 0;
v0000024dd8d077e0_0 .net "funct", 5 0, L_0000024dd8dc2f90;  alias, 1 drivers
v0000024dd8d08960_0 .var "hlt", 0 0;
v0000024dd8d09040_0 .net "opcode", 5 0, L_0000024dd8d38a20;  alias, 1 drivers
v0000024dd8d07880_0 .net "rst", 0 0, v0000024dd8d38520_0;  alias, 1 drivers
E_0000024dd8cf48d0 .event anyedge, v0000024dd8d07880_0, v0000024dd8d09040_0, v0000024dd8d077e0_0;
S_0000024dd8c52c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024dd8cf3d10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024dd8d3de00 .functor BUFZ 32, L_0000024dd8dc26d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024dd8d08aa0_0 .net "Data_Out", 31 0, L_0000024dd8d3de00;  alias, 1 drivers
v0000024dd8d081e0 .array "InstMem", 0 1023, 31 0;
v0000024dd8d079c0_0 .net *"_ivl_0", 31 0, L_0000024dd8dc26d0;  1 drivers
v0000024dd8d08c80_0 .net *"_ivl_3", 9 0, L_0000024dd8dc38f0;  1 drivers
v0000024dd8d08280_0 .net *"_ivl_4", 11 0, L_0000024dd8dc2ef0;  1 drivers
L_0000024dd8d7abc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024dd8d08d20_0 .net *"_ivl_7", 1 0, L_0000024dd8d7abc0;  1 drivers
v0000024dd8d08b40_0 .net "addr", 31 0, v0000024dd8d32270_0;  alias, 1 drivers
v0000024dd8d08be0_0 .var/i "i", 31 0;
L_0000024dd8dc26d0 .array/port v0000024dd8d081e0, L_0000024dd8dc2ef0;
L_0000024dd8dc38f0 .part v0000024dd8d32270_0, 0, 10;
L_0000024dd8dc2ef0 .concat [ 10 2 0 0], L_0000024dd8dc38f0, L_0000024dd8d7abc0;
S_0000024dd8ca4c30 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024dd8d3dcb0 .functor BUFZ 32, L_0000024dd8dc2b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024dd8d3e500 .functor BUFZ 32, L_0000024dd8dc2bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024dd8d085a0_0 .net *"_ivl_0", 31 0, L_0000024dd8dc2b30;  1 drivers
v0000024dd8d08dc0_0 .net *"_ivl_10", 6 0, L_0000024dd8dc2810;  1 drivers
L_0000024dd8d7ac98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024dd8ce3fd0_0 .net *"_ivl_13", 1 0, L_0000024dd8d7ac98;  1 drivers
v0000024dd8ce4250_0 .net *"_ivl_2", 6 0, L_0000024dd8dc3210;  1 drivers
L_0000024dd8d7ac50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024dd8d32ef0_0 .net *"_ivl_5", 1 0, L_0000024dd8d7ac50;  1 drivers
v0000024dd8d32e50_0 .net *"_ivl_8", 31 0, L_0000024dd8dc2bd0;  1 drivers
v0000024dd8d31d70_0 .net "clk", 0 0, L_0000024dd8d3d930;  alias, 1 drivers
v0000024dd8d32d10_0 .var/i "i", 31 0;
v0000024dd8d33170_0 .net "readData1", 31 0, L_0000024dd8d3dcb0;  alias, 1 drivers
v0000024dd8d32b30_0 .net "readData2", 31 0, L_0000024dd8d3e500;  alias, 1 drivers
v0000024dd8d333f0_0 .net "readRegister1", 4 0, L_0000024dd8d39060;  alias, 1 drivers
v0000024dd8d32a90_0 .net "readRegister2", 4 0, L_0000024dd8dc3530;  alias, 1 drivers
v0000024dd8d33210 .array "registers", 31 0, 31 0;
v0000024dd8d32db0_0 .net "rst", 0 0, v0000024dd8d38520_0;  alias, 1 drivers
v0000024dd8d31f50_0 .net "we", 0 0, v0000024dd8d09220_0;  alias, 1 drivers
v0000024dd8d32950_0 .net "writeData", 31 0, L_0000024dd8dc4a00;  alias, 1 drivers
v0000024dd8d332b0_0 .net "writeRegister", 4 0, L_0000024dd8dc2770;  alias, 1 drivers
E_0000024dd8cf3dd0/0 .event negedge, v0000024dd8d07880_0;
E_0000024dd8cf3dd0/1 .event posedge, v0000024dd8d31d70_0;
E_0000024dd8cf3dd0 .event/or E_0000024dd8cf3dd0/0, E_0000024dd8cf3dd0/1;
L_0000024dd8dc2b30 .array/port v0000024dd8d33210, L_0000024dd8dc3210;
L_0000024dd8dc3210 .concat [ 5 2 0 0], L_0000024dd8d39060, L_0000024dd8d7ac50;
L_0000024dd8dc2bd0 .array/port v0000024dd8d33210, L_0000024dd8dc2810;
L_0000024dd8dc2810 .concat [ 5 2 0 0], L_0000024dd8dc3530, L_0000024dd8d7ac98;
S_0000024dd8ca4dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024dd8ca4c30;
 .timescale 0 0;
v0000024dd8d08500_0 .var/i "i", 31 0;
S_0000024dd8c8ede0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024dd8cf4110 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024dd8d3e260 .functor NOT 1, v0000024dd8d08140_0, C4<0>, C4<0>, C4<0>;
v0000024dd8d33030_0 .net *"_ivl_0", 0 0, L_0000024dd8d3e260;  1 drivers
v0000024dd8d32bd0_0 .net "in1", 4 0, L_0000024dd8dc3530;  alias, 1 drivers
v0000024dd8d330d0_0 .net "in2", 4 0, L_0000024dd8d38de0;  alias, 1 drivers
v0000024dd8d32450_0 .net "out", 4 0, L_0000024dd8dc2770;  alias, 1 drivers
v0000024dd8d33490_0 .net "s", 0 0, v0000024dd8d08140_0;  alias, 1 drivers
L_0000024dd8dc2770 .functor MUXZ 5, L_0000024dd8d38de0, L_0000024dd8dc3530, L_0000024dd8d3e260, C4<>;
S_0000024dd8c8ef70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024dd8cf5810 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024dd8d3daf0 .functor NOT 1, v0000024dd8d07a60_0, C4<0>, C4<0>, C4<0>;
v0000024dd8d33350_0 .net *"_ivl_0", 0 0, L_0000024dd8d3daf0;  1 drivers
v0000024dd8d324f0_0 .net "in1", 31 0, v0000024dd8d335d0_0;  alias, 1 drivers
v0000024dd8d31e10_0 .net "in2", 31 0, v0000024dd8d32090_0;  alias, 1 drivers
v0000024dd8d33530_0 .net "out", 31 0, L_0000024dd8dc4a00;  alias, 1 drivers
v0000024dd8d31af0_0 .net "s", 0 0, v0000024dd8d07a60_0;  alias, 1 drivers
L_0000024dd8dc4a00 .functor MUXZ 32, v0000024dd8d32090_0, v0000024dd8d335d0_0, L_0000024dd8d3daf0, C4<>;
S_0000024dd8cd4a70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024dd8cd4c00 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024dd8cd4c38 .param/l "AND" 0 9 12, C4<0010>;
P_0000024dd8cd4c70 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024dd8cd4ca8 .param/l "OR" 0 9 12, C4<0011>;
P_0000024dd8cd4ce0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024dd8cd4d18 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024dd8cd4d50 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024dd8cd4d88 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024dd8cd4dc0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024dd8cd4df8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024dd8cd4e30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024dd8cd4e68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024dd8d7b118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024dd8d328b0_0 .net/2u *"_ivl_0", 31 0, L_0000024dd8d7b118;  1 drivers
v0000024dd8d329f0_0 .net "opSel", 3 0, v0000024dd8d08000_0;  alias, 1 drivers
v0000024dd8d32c70_0 .net "operand1", 31 0, L_0000024dd8dc5900;  alias, 1 drivers
v0000024dd8d31870_0 .net "operand2", 31 0, L_0000024dd8dc5c20;  alias, 1 drivers
v0000024dd8d335d0_0 .var "result", 31 0;
v0000024dd8d33670_0 .net "zero", 0 0, L_0000024dd8dc59a0;  alias, 1 drivers
E_0000024dd8cf5090 .event anyedge, v0000024dd8d08000_0, v0000024dd8d32c70_0, v0000024dd8d09400_0;
L_0000024dd8dc59a0 .cmp/eq 32, v0000024dd8d335d0_0, L_0000024dd8d7b118;
S_0000024dd8cbb0f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000024dd8d71660 .param/l "RType" 0 4 2, C4<000000>;
P_0000024dd8d71698 .param/l "add" 0 4 5, C4<100000>;
P_0000024dd8d716d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024dd8d71708 .param/l "addu" 0 4 5, C4<100001>;
P_0000024dd8d71740 .param/l "and_" 0 4 5, C4<100100>;
P_0000024dd8d71778 .param/l "andi" 0 4 8, C4<001100>;
P_0000024dd8d717b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024dd8d717e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024dd8d71820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024dd8d71858 .param/l "j" 0 4 12, C4<000010>;
P_0000024dd8d71890 .param/l "jal" 0 4 12, C4<000011>;
P_0000024dd8d718c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024dd8d71900 .param/l "lw" 0 4 8, C4<100011>;
P_0000024dd8d71938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024dd8d71970 .param/l "or_" 0 4 5, C4<100101>;
P_0000024dd8d719a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024dd8d719e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024dd8d71a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000024dd8d71a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000024dd8d71a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000024dd8d71ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024dd8d71af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024dd8d71b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000024dd8d71b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000024dd8d71ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024dd8d71bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000024dd8d33710_0 .var "PCsrc", 0 0;
v0000024dd8d31910_0 .net "funct", 5 0, L_0000024dd8dc2f90;  alias, 1 drivers
v0000024dd8d32f90_0 .net "opcode", 5 0, L_0000024dd8d38a20;  alias, 1 drivers
v0000024dd8d31ff0_0 .net "operand1", 31 0, L_0000024dd8d3dcb0;  alias, 1 drivers
v0000024dd8d319b0_0 .net "operand2", 31 0, L_0000024dd8dc5c20;  alias, 1 drivers
v0000024dd8d31cd0_0 .net "rst", 0 0, v0000024dd8d38520_0;  alias, 1 drivers
E_0000024dd8cf4c50/0 .event anyedge, v0000024dd8d07880_0, v0000024dd8d09040_0, v0000024dd8d33170_0, v0000024dd8d09400_0;
E_0000024dd8cf4c50/1 .event anyedge, v0000024dd8d077e0_0;
E_0000024dd8cf4c50 .event/or E_0000024dd8cf4c50/0, E_0000024dd8cf4c50/1;
S_0000024dd8cbb280 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024dd8d31a50 .array "DataMem", 0 1023, 31 0;
v0000024dd8d31b90_0 .net "address", 31 0, v0000024dd8d335d0_0;  alias, 1 drivers
v0000024dd8d31c30_0 .net "clock", 0 0, L_0000024dd8d3da80;  1 drivers
v0000024dd8d32590_0 .net "data", 31 0, L_0000024dd8d3e500;  alias, 1 drivers
v0000024dd8d31eb0_0 .var/i "i", 31 0;
v0000024dd8d32090_0 .var "q", 31 0;
v0000024dd8d32630_0 .net "rden", 0 0, v0000024dd8d09540_0;  alias, 1 drivers
v0000024dd8d32130_0 .net "wren", 0 0, v0000024dd8d080a0_0;  alias, 1 drivers
E_0000024dd8cf50d0 .event posedge, v0000024dd8d31c30_0;
S_0000024dd8d71c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000024dd8cfe520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024dd8cf58d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024dd8d321d0_0 .net "PCin", 31 0, L_0000024dd8dc44d0;  alias, 1 drivers
v0000024dd8d32270_0 .var "PCout", 31 0;
v0000024dd8d32310_0 .net "clk", 0 0, L_0000024dd8d3d930;  alias, 1 drivers
v0000024dd8d323b0_0 .net "rst", 0 0, v0000024dd8d38520_0;  alias, 1 drivers
    .scope S_0000024dd8cbb0f0;
T_0 ;
    %wait E_0000024dd8cf4c50;
    %load/vec4 v0000024dd8d31cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024dd8d33710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024dd8d32f90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000024dd8d31ff0_0;
    %load/vec4 v0000024dd8d319b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000024dd8d32f90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000024dd8d31ff0_0;
    %load/vec4 v0000024dd8d319b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000024dd8d32f90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000024dd8d32f90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000024dd8d32f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000024dd8d31910_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000024dd8d33710_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024dd8d71c20;
T_1 ;
    %wait E_0000024dd8cf3dd0;
    %load/vec4 v0000024dd8d323b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024dd8d32270_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024dd8d321d0_0;
    %assign/vec4 v0000024dd8d32270_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024dd8c52c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dd8d08be0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024dd8d08be0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024dd8d08be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %load/vec4 v0000024dd8d08be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024dd8d08be0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d081e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024dd8c529c0;
T_3 ;
    %wait E_0000024dd8cf48d0;
    %load/vec4 v0000024dd8d07880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024dd8d08960_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024dd8d080a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024dd8d07a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024dd8d09540_0, 0;
    %assign/vec4 v0000024dd8d08140_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024dd8d08960_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024dd8d08000_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024dd8d08f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024dd8d09220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024dd8d080a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024dd8d07a60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024dd8d09540_0, 0, 1;
    %store/vec4 v0000024dd8d08140_0, 0, 1;
    %load/vec4 v0000024dd8d09040_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08960_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %load/vec4 v0000024dd8d077e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024dd8d08140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d09220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d07a60_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d080a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024dd8d08f00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024dd8d08000_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024dd8ca4c30;
T_4 ;
    %wait E_0000024dd8cf3dd0;
    %fork t_1, S_0000024dd8ca4dc0;
    %jmp t_0;
    .scope S_0000024dd8ca4dc0;
t_1 ;
    %load/vec4 v0000024dd8d32db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dd8d08500_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024dd8d08500_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024dd8d08500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d33210, 0, 4;
    %load/vec4 v0000024dd8d08500_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024dd8d08500_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024dd8d31f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024dd8d32950_0;
    %load/vec4 v0000024dd8d332b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d33210, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d33210, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024dd8ca4c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024dd8ca4c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dd8d32d10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024dd8d32d10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024dd8d32d10_0;
    %ix/getv/s 4, v0000024dd8d32d10_0;
    %load/vec4a v0000024dd8d33210, 4;
    %ix/getv/s 4, v0000024dd8d32d10_0;
    %load/vec4a v0000024dd8d33210, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024dd8d32d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024dd8d32d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024dd8cd4a70;
T_6 ;
    %wait E_0000024dd8cf5090;
    %load/vec4 v0000024dd8d329f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %add;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %sub;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %and;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %or;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %xor;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %or;
    %inv;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024dd8d32c70_0;
    %load/vec4 v0000024dd8d31870_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024dd8d31870_0;
    %load/vec4 v0000024dd8d32c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024dd8d32c70_0;
    %ix/getv 4, v0000024dd8d31870_0;
    %shiftl 4;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024dd8d32c70_0;
    %ix/getv 4, v0000024dd8d31870_0;
    %shiftr 4;
    %assign/vec4 v0000024dd8d335d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024dd8cbb280;
T_7 ;
    %wait E_0000024dd8cf50d0;
    %load/vec4 v0000024dd8d32630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024dd8d31b90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024dd8d31a50, 4;
    %assign/vec4 v0000024dd8d32090_0, 0;
T_7.0 ;
    %load/vec4 v0000024dd8d32130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024dd8d32590_0;
    %ix/getv 3, v0000024dd8d31b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d31a50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024dd8cbb280;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dd8d31eb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024dd8d31eb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024dd8d31eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024dd8d31a50, 0, 4;
    %load/vec4 v0000024dd8d31eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024dd8d31eb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000024dd8cbb280;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024dd8d31eb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024dd8d31eb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024dd8d31eb0_0;
    %load/vec4a v0000024dd8d31a50, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000024dd8d31eb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024dd8d31eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024dd8d31eb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024dd8cfe520;
T_10 ;
    %wait E_0000024dd8cf3dd0;
    %load/vec4 v0000024dd8d37d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024dd8d39600_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024dd8d39600_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024dd8d39600_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024dd8cfe200;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dd8d39100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dd8d38520_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024dd8cfe200;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024dd8d39100_0;
    %inv;
    %assign/vec4 v0000024dd8d39100_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024dd8cfe200;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024dd8d38520_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024dd8d38520_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024dd8d38fc0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
