// Seed: 750123241
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  supply1 id_3 = -1'd0;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    input  wor   id_2,
    input  wire  id_3,
    input  wire  id_4,
    input  tri0  id_5
);
  always begin : LABEL_0
    $signed(80);
    ;
  end
  wire id_7 = id_4;
  assign id_1 = 1'b0;
  assign id_7 = id_4;
  always if (1 == 1'd0) id_0 = id_2;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire id_8;
  ;
endmodule
