
Bootloader_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003de0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08003fb0  08003fb0  00013fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004420  08004420  00020064  2**0
                  CONTENTS
  4 .ARM          00000008  08004420  08004420  00014420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004428  08004428  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004428  08004428  00014428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800442c  0800442c  0001442c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08004430  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  20000064  08004494  00020064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08004494  00020350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009982  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d5f  00000000  00000000  00029a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000960  00000000  00000000  0002b7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000071f  00000000  00000000  0002c118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002178d  00000000  00000000  0002c837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b8ef  00000000  00000000  0004dfc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c94d5  00000000  00000000  000598b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002a68  00000000  00000000  00122d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001257f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003f98 	.word	0x08003f98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08003f98 	.word	0x08003f98

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 ff70 	bl	80014a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f822 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 f8f6 	bl	80007b8 <MX_GPIO_Init>
  MX_CRC_Init();
 80005cc:	f000 f88c 	bl	80006e8 <MX_CRC_Init>
  MX_USART2_UART_Init();
 80005d0:	f000 f89e 	bl	8000710 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80005d4:	f000 f8c6 	bl	8000764 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Lets check whether button is pressed or not, if not pressed jump to user application */
  if ( HAL_GPIO_ReadPin(B1_GPIO_Port,B1_Pin) == GPIO_PIN_RESET )
 80005d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005dc:	4808      	ldr	r0, [pc, #32]	; (8000600 <main+0x44>)
 80005de:	f001 fd7b 	bl	80020d8 <HAL_GPIO_ReadPin>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d105      	bne.n	80005f4 <main+0x38>
  {
    printmsg("BL_DEBUG_MSG:Button is pressed .. going to BL mode\n\r");
 80005e8:	4806      	ldr	r0, [pc, #24]	; (8000604 <main+0x48>)
 80005ea:	f000 f9fb 	bl	80009e4 <printmsg>
    //we should continue in bootloader mode
    bootloader_uart_read_data();
 80005ee:	f000 f951 	bl	8000894 <bootloader_uart_read_data>
 80005f2:	e004      	b.n	80005fe <main+0x42>
  }
  else
  {
    printmsg("BL_DEBUG_MSG:Button is not pressed .. executing user app\n");
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <main+0x4c>)
 80005f6:	f000 f9f5 	bl	80009e4 <printmsg>
  	//jump to user application
  	bootloader_jump_to_user_app();
 80005fa:	f000 f9cf 	bl	800099c <bootloader_jump_to_user_app>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fe:	e7fe      	b.n	80005fe <main+0x42>
 8000600:	40020800 	.word	0x40020800
 8000604:	08003fb0 	.word	0x08003fb0
 8000608:	08003fe8 	.word	0x08003fe8

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b094      	sub	sp, #80	; 0x50
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 031c 	add.w	r3, r7, #28
 8000616:	2234      	movs	r2, #52	; 0x34
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f003 f838 	bl	8003690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 0308 	add.w	r3, r7, #8
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	4b2a      	ldr	r3, [pc, #168]	; (80006e0 <SystemClock_Config+0xd4>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000638:	4a29      	ldr	r2, [pc, #164]	; (80006e0 <SystemClock_Config+0xd4>)
 800063a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800063e:	6413      	str	r3, [r2, #64]	; 0x40
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <SystemClock_Config+0xd4>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800064c:	2300      	movs	r3, #0
 800064e:	603b      	str	r3, [r7, #0]
 8000650:	4b24      	ldr	r3, [pc, #144]	; (80006e4 <SystemClock_Config+0xd8>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000658:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <SystemClock_Config+0xd8>)
 800065a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <SystemClock_Config+0xd8>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066c:	2302      	movs	r3, #2
 800066e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000674:	2310      	movs	r3, #16
 8000676:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000680:	2310      	movs	r3, #16
 8000682:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000684:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000688:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068a:	2304      	movs	r3, #4
 800068c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800068e:	2302      	movs	r3, #2
 8000690:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000692:	2302      	movs	r3, #2
 8000694:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	4618      	mov	r0, r3
 800069c:	f002 f898 	bl	80027d0 <HAL_RCC_OscConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006a6:	f000 fd93 	bl	80011d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006aa:	230f      	movs	r3, #15
 80006ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ae:	2302      	movs	r3, #2
 80006b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006c0:	f107 0308 	add.w	r3, r7, #8
 80006c4:	2102      	movs	r1, #2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 fd38 	bl	800213c <HAL_RCC_ClockConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006d2:	f000 fd7d 	bl	80011d0 <Error_Handler>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3750      	adds	r7, #80	; 0x50
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40007000 	.word	0x40007000

080006e8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <MX_CRC_Init+0x20>)
 80006ee:	4a07      	ldr	r2, [pc, #28]	; (800070c <MX_CRC_Init+0x24>)
 80006f0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006f2:	4805      	ldr	r0, [pc, #20]	; (8000708 <MX_CRC_Init+0x20>)
 80006f4:	f001 f82d 	bl	8001752 <HAL_CRC_Init>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006fe:	f000 fd67 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20000080 	.word	0x20000080
 800070c:	40023000 	.word	0x40023000

08000710 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000714:	4b11      	ldr	r3, [pc, #68]	; (800075c <MX_USART2_UART_Init+0x4c>)
 8000716:	4a12      	ldr	r2, [pc, #72]	; (8000760 <MX_USART2_UART_Init+0x50>)
 8000718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800071a:	4b10      	ldr	r3, [pc, #64]	; (800075c <MX_USART2_UART_Init+0x4c>)
 800071c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b0e      	ldr	r3, [pc, #56]	; (800075c <MX_USART2_UART_Init+0x4c>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b0c      	ldr	r3, [pc, #48]	; (800075c <MX_USART2_UART_Init+0x4c>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800072e:	4b0b      	ldr	r3, [pc, #44]	; (800075c <MX_USART2_UART_Init+0x4c>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b09      	ldr	r3, [pc, #36]	; (800075c <MX_USART2_UART_Init+0x4c>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b08      	ldr	r3, [pc, #32]	; (800075c <MX_USART2_UART_Init+0x4c>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <MX_USART2_UART_Init+0x4c>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000746:	4805      	ldr	r0, [pc, #20]	; (800075c <MX_USART2_UART_Init+0x4c>)
 8000748:	f002 fae0 	bl	8002d0c <HAL_UART_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000752:	f000 fd3d 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	20000088 	.word	0x20000088
 8000760:	40004400 	.word	0x40004400

08000764 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 800076a:	4a12      	ldr	r2, [pc, #72]	; (80007b4 <MX_USART3_UART_Init+0x50>)
 800076c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b0e      	ldr	r3, [pc, #56]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800079a:	4805      	ldr	r0, [pc, #20]	; (80007b0 <MX_USART3_UART_Init+0x4c>)
 800079c:	f002 fab6 	bl	8002d0c <HAL_UART_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80007a6:	f000 fd13 	bl	80011d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200000d0 	.word	0x200000d0
 80007b4:	40004800 	.word	0x40004800

080007b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b08a      	sub	sp, #40	; 0x28
 80007bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	2200      	movs	r2, #0
 80007c4:	601a      	str	r2, [r3, #0]
 80007c6:	605a      	str	r2, [r3, #4]
 80007c8:	609a      	str	r2, [r3, #8]
 80007ca:	60da      	str	r2, [r3, #12]
 80007cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
 80007d2:	4b2d      	ldr	r3, [pc, #180]	; (8000888 <MX_GPIO_Init+0xd0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a2c      	ldr	r2, [pc, #176]	; (8000888 <MX_GPIO_Init+0xd0>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b2a      	ldr	r3, [pc, #168]	; (8000888 <MX_GPIO_Init+0xd0>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	613b      	str	r3, [r7, #16]
 80007e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	4b26      	ldr	r3, [pc, #152]	; (8000888 <MX_GPIO_Init+0xd0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a25      	ldr	r2, [pc, #148]	; (8000888 <MX_GPIO_Init+0xd0>)
 80007f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b23      	ldr	r3, [pc, #140]	; (8000888 <MX_GPIO_Init+0xd0>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	4b1f      	ldr	r3, [pc, #124]	; (8000888 <MX_GPIO_Init+0xd0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a1e      	ldr	r2, [pc, #120]	; (8000888 <MX_GPIO_Init+0xd0>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <MX_GPIO_Init+0xd0>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	4b18      	ldr	r3, [pc, #96]	; (8000888 <MX_GPIO_Init+0xd0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a17      	ldr	r2, [pc, #92]	; (8000888 <MX_GPIO_Init+0xd0>)
 800082c:	f043 0302 	orr.w	r3, r3, #2
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b15      	ldr	r3, [pc, #84]	; (8000888 <MX_GPIO_Init+0xd0>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2120      	movs	r1, #32
 8000842:	4812      	ldr	r0, [pc, #72]	; (800088c <MX_GPIO_Init+0xd4>)
 8000844:	f001 fc60 	bl	8002108 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800084c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800084e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	480c      	ldr	r0, [pc, #48]	; (8000890 <MX_GPIO_Init+0xd8>)
 8000860:	f001 faa6 	bl	8001db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000864:	2320      	movs	r3, #32
 8000866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000868:	2301      	movs	r3, #1
 800086a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000870:	2300      	movs	r3, #0
 8000872:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000874:	f107 0314 	add.w	r3, r7, #20
 8000878:	4619      	mov	r1, r3
 800087a:	4804      	ldr	r0, [pc, #16]	; (800088c <MX_GPIO_Init+0xd4>)
 800087c:	f001 fa98 	bl	8001db0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40023800 	.word	0x40023800
 800088c:	40020000 	.word	0x40020000
 8000890:	40020800 	.word	0x40020800

08000894 <bootloader_uart_read_data>:

/* USER CODE BEGIN 4 */
static void bootloader_uart_read_data(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
	uint8_t rcv_len = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	71fb      	strb	r3, [r7, #7]
	while(1)
	{
		memset(bl_rx_buffer,0,200);
 800089e:	22c8      	movs	r2, #200	; 0xc8
 80008a0:	2100      	movs	r1, #0
 80008a2:	4839      	ldr	r0, [pc, #228]	; (8000988 <bootloader_uart_read_data+0xf4>)
 80008a4:	f002 fef4 	bl	8003690 <memset>
		__HAL_CRC_DR_RESET(&hcrc);
 80008a8:	4b38      	ldr	r3, [pc, #224]	; (800098c <bootloader_uart_read_data+0xf8>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	689a      	ldr	r2, [r3, #8]
 80008ae:	4b37      	ldr	r3, [pc, #220]	; (800098c <bootloader_uart_read_data+0xf8>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f042 0201 	orr.w	r2, r2, #1
 80008b6:	609a      	str	r2, [r3, #8]
		/* First read only one byte from the host , which is the "length" field of the command packet */
		HAL_UART_Receive(C_UART,bl_rx_buffer,1,HAL_MAX_DELAY);
 80008b8:	f04f 33ff 	mov.w	r3, #4294967295
 80008bc:	2201      	movs	r2, #1
 80008be:	4932      	ldr	r1, [pc, #200]	; (8000988 <bootloader_uart_read_data+0xf4>)
 80008c0:	4833      	ldr	r0, [pc, #204]	; (8000990 <bootloader_uart_read_data+0xfc>)
 80008c2:	f002 fafe 	bl	8002ec2 <HAL_UART_Receive>
		rcv_len= bl_rx_buffer[0];
 80008c6:	4b30      	ldr	r3, [pc, #192]	; (8000988 <bootloader_uart_read_data+0xf4>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Receive(C_UART,&bl_rx_buffer[1],rcv_len,HAL_MAX_DELAY);
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	b29a      	uxth	r2, r3
 80008d0:	f04f 33ff 	mov.w	r3, #4294967295
 80008d4:	492f      	ldr	r1, [pc, #188]	; (8000994 <bootloader_uart_read_data+0x100>)
 80008d6:	482e      	ldr	r0, [pc, #184]	; (8000990 <bootloader_uart_read_data+0xfc>)
 80008d8:	f002 faf3 	bl	8002ec2 <HAL_UART_Receive>

		/* Decode command */
		switch(bl_rx_buffer[1])
 80008dc:	4b2a      	ldr	r3, [pc, #168]	; (8000988 <bootloader_uart_read_data+0xf4>)
 80008de:	785b      	ldrb	r3, [r3, #1]
 80008e0:	3b51      	subs	r3, #81	; 0x51
 80008e2:	2b0b      	cmp	r3, #11
 80008e4:	d84a      	bhi.n	800097c <bootloader_uart_read_data+0xe8>
 80008e6:	a201      	add	r2, pc, #4	; (adr r2, 80008ec <bootloader_uart_read_data+0x58>)
 80008e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ec:	0800091d 	.word	0x0800091d
 80008f0:	08000925 	.word	0x08000925
 80008f4:	0800092d 	.word	0x0800092d
 80008f8:	08000935 	.word	0x08000935
 80008fc:	0800093d 	.word	0x0800093d
 8000900:	08000945 	.word	0x08000945
 8000904:	0800094d 	.word	0x0800094d
 8000908:	08000955 	.word	0x08000955
 800090c:	0800095d 	.word	0x0800095d
 8000910:	08000965 	.word	0x08000965
 8000914:	0800096d 	.word	0x0800096d
 8000918:	08000975 	.word	0x08000975
			{
		       case BL_GET_VER:
		           bootloader_handle_getver_cmd(bl_rx_buffer);
 800091c:	481a      	ldr	r0, [pc, #104]	; (8000988 <bootloader_uart_read_data+0xf4>)
 800091e:	f000 f887 	bl	8000a30 <bootloader_handle_getver_cmd>
		           break;
 8000922:	e02f      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_GET_HELP:
		           bootloader_handle_gethelp_cmd(bl_rx_buffer);
 8000924:	4818      	ldr	r0, [pc, #96]	; (8000988 <bootloader_uart_read_data+0xf4>)
 8000926:	f000 f8c7 	bl	8000ab8 <bootloader_handle_gethelp_cmd>
		           break;
 800092a:	e02b      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_GET_CID:
		           bootloader_handle_getcid_cmd(bl_rx_buffer);
 800092c:	4816      	ldr	r0, [pc, #88]	; (8000988 <bootloader_uart_read_data+0xf4>)
 800092e:	f000 f8fd 	bl	8000b2c <bootloader_handle_getcid_cmd>
		           break;
 8000932:	e027      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_GET_RDP_STATUS:
		           bootloader_handle_getrdp_cmd(bl_rx_buffer);
 8000934:	4814      	ldr	r0, [pc, #80]	; (8000988 <bootloader_uart_read_data+0xf4>)
 8000936:	f000 f941 	bl	8000bbc <bootloader_handle_getrdp_cmd>
		           break;
 800093a:	e023      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_GO_TO_ADDR:
		           bootloader_handle_go_cmd(bl_rx_buffer);
 800093c:	4812      	ldr	r0, [pc, #72]	; (8000988 <bootloader_uart_read_data+0xf4>)
 800093e:	f000 f985 	bl	8000c4c <bootloader_handle_go_cmd>
		           break;
 8000942:	e01f      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_FLASH_ERASE:
		           bootloader_handle_flash_erase_cmd(bl_rx_buffer);
 8000944:	4810      	ldr	r0, [pc, #64]	; (8000988 <bootloader_uart_read_data+0xf4>)
 8000946:	f000 f9e9 	bl	8000d1c <bootloader_handle_flash_erase_cmd>
		           break;
 800094a:	e01b      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_MEM_WRITE:
		           bootloader_handle_mem_write_cmd(bl_rx_buffer);
 800094c:	480e      	ldr	r0, [pc, #56]	; (8000988 <bootloader_uart_read_data+0xf4>)
 800094e:	f000 fa4d 	bl	8000dec <bootloader_handle_mem_write_cmd>
		           break;
 8000952:	e017      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_EN_RW_PROTECT:
		           bootloader_handle_en_rw_protect(bl_rx_buffer);
 8000954:	480c      	ldr	r0, [pc, #48]	; (8000988 <bootloader_uart_read_data+0xf4>)
 8000956:	f000 fabf 	bl	8000ed8 <bootloader_handle_en_rw_protect>
		           break;
 800095a:	e013      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_MEM_READ:
		           bootloader_handle_mem_read(bl_rx_buffer);
 800095c:	480a      	ldr	r0, [pc, #40]	; (8000988 <bootloader_uart_read_data+0xf4>)
 800095e:	f000 fac5 	bl	8000eec <bootloader_handle_mem_read>
		           break;
 8000962:	e00f      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_READ_SECTOR_P_STATUS:
		           bootloader_handle_read_sector_protection_status(bl_rx_buffer);
 8000964:	4808      	ldr	r0, [pc, #32]	; (8000988 <bootloader_uart_read_data+0xf4>)
 8000966:	f000 facb 	bl	8000f00 <bootloader_handle_read_sector_protection_status>
		           break;
 800096a:	e00b      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		       case BL_OTP_READ:
		           bootloader_handle_read_otp(bl_rx_buffer);
 800096c:	4806      	ldr	r0, [pc, #24]	; (8000988 <bootloader_uart_read_data+0xf4>)
 800096e:	f000 fad1 	bl	8000f14 <bootloader_handle_read_otp>
		           break;
 8000972:	e007      	b.n	8000984 <bootloader_uart_read_data+0xf0>
			  case BL_DIS_R_W_PROTECT:
		           bootloader_handle_dis_rw_protect(bl_rx_buffer);
 8000974:	4804      	ldr	r0, [pc, #16]	; (8000988 <bootloader_uart_read_data+0xf4>)
 8000976:	f000 fad7 	bl	8000f28 <bootloader_handle_dis_rw_protect>
		           break;
 800097a:	e003      	b.n	8000984 <bootloader_uart_read_data+0xf0>
		           default:
		           printmsg("BL_DEBUG_MSG:Invalid command code received from host \n");
 800097c:	4806      	ldr	r0, [pc, #24]	; (8000998 <bootloader_uart_read_data+0x104>)
 800097e:	f000 f831 	bl	80009e4 <printmsg>
		           break;
 8000982:	bf00      	nop
		memset(bl_rx_buffer,0,200);
 8000984:	e78b      	b.n	800089e <bootloader_uart_read_data+0xa>
 8000986:	bf00      	nop
 8000988:	20000118 	.word	0x20000118
 800098c:	20000080 	.word	0x20000080
 8000990:	20000088 	.word	0x20000088
 8000994:	20000119 	.word	0x20000119
 8000998:	08004024 	.word	0x08004024

0800099c <bootloader_jump_to_user_app>:
			}

	}
}
static void bootloader_jump_to_user_app(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
	/* Function pointer to hold the address of the reset handler of the user app */
	void(*app_reset_handler)(void);

	printmsg("BL_DEBUG_MSG:bootloader_jump_to_user_app\n");
 80009a2:	480c      	ldr	r0, [pc, #48]	; (80009d4 <bootloader_jump_to_user_app+0x38>)
 80009a4:	f000 f81e 	bl	80009e4 <printmsg>

	 /* Configure the MSP by reading the value from the base address of the sector 2 */
	uint32_t msp_value = *(volatile uint32_t*)FLASH_SECTOR2_BASE_ADDRESS;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <bootloader_jump_to_user_app+0x3c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	60fb      	str	r3, [r7, #12]

	/* SCB->VTOR = FLASH_SECTOR1_BASE_ADDRESS; */

	/* Now fetch the reset handler address of the user application from the location FLASH_SECTOR2_BASE_ADDRESS+4 */

	app_reset_handler = (void*)(*(volatile uint32_t*)(FLASH_SECTOR2_BASE_ADDRESS + 4));
 80009ae:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <bootloader_jump_to_user_app+0x40>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	60bb      	str	r3, [r7, #8]

	printmsg("BL_DEBUG_MSG: app reset handler addr : %#x\n",app_reset_handler);
 80009b4:	68b9      	ldr	r1, [r7, #8]
 80009b6:	480a      	ldr	r0, [pc, #40]	; (80009e0 <bootloader_jump_to_user_app+0x44>)
 80009b8:	f000 f814 	bl	80009e4 <printmsg>
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f383 8808 	msr	MSP, r3
}
 80009c6:	bf00      	nop

	/* This function comes from CMSIS. */
	__set_MSP(msp_value);

	/* jump to reset handler of the user application */
	app_reset_handler();
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	4798      	blx	r3

}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0800405c 	.word	0x0800405c
 80009d8:	08008000 	.word	0x08008000
 80009dc:	08008004 	.word	0x08008004
 80009e0:	08004088 	.word	0x08004088

080009e4 <printmsg>:
/* prints formatted string to console over UART */
static void printmsg(char *format,...)
 {
 80009e4:	b40f      	push	{r0, r1, r2, r3}
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b096      	sub	sp, #88	; 0x58
 80009ea:	af00      	add	r7, sp, #0
#ifdef BL_DEBUG_MSG_EN
	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80009ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80009f0:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 80009f2:	f107 0308 	add.w	r3, r7, #8
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80009fa:	4618      	mov	r0, r3
 80009fc:	f002 fe3e 	bl	800367c <vsiprintf>
	HAL_UART_Transmit(D_UART,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	4618      	mov	r0, r3
 8000a06:	f7ff fc03 	bl	8000210 <strlen>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	b29a      	uxth	r2, r3
 8000a0e:	f107 0108 	add.w	r1, r7, #8
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <printmsg+0x48>)
 8000a18:	f002 f9c8 	bl	8002dac <HAL_UART_Transmit>
	va_end(args);
#endif
 }
 8000a1c:	bf00      	nop
 8000a1e:	3758      	adds	r7, #88	; 0x58
 8000a20:	46bd      	mov	sp, r7
 8000a22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a26:	b004      	add	sp, #16
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	200000d0 	.word	0x200000d0

08000a30 <bootloader_handle_getver_cmd>:
 * Bootloader Command Handling APIs
 ***********************************************************************************************************/

 /* Helper function to handle BL_GET_VER command */
static void bootloader_handle_getver_cmd(uint8_t *bl_rx_buffer)
 {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
     uint8_t bl_version;

     // 1) verify the checksum
       printmsg("BL_DEBUG_MSG:bootloader_handle_getver_cmd\n");
 8000a38:	481b      	ldr	r0, [pc, #108]	; (8000aa8 <bootloader_handle_getver_cmd+0x78>)
 8000a3a:	f7ff ffd3 	bl	80009e4 <printmsg>

 	 //Total length of the command packet. bl_rx_buffer[0] is 1st byte received from host, and contains length to follow
     // so length to follow + bl_rx_buffer[0] itself is total length of command packet received from host
 	  uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	3301      	adds	r3, #1
 8000a44:	617b      	str	r3, [r7, #20]
 	  /* extract the CRC32 sent by the Host */
 	  /*format of command packet received from host is : LenToFollow + Command + CRC (4bytes) */
 	  /* bl_rx_buffer+command_packet_len - 4 = moving the "pointer to received data" to beginning of CRC */
 	  /* base addr + total command len - 4 (as crc is 4 bytes) */
 	  /* then read 4 bytes crc using (uint32_t*) */
 	  uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	3b04      	subs	r3, #4
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	613b      	str	r3, [r7, #16]

 	 /* pass data, len and host crc and calculate crc and compare with host crc */
     if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	3b04      	subs	r3, #4
 8000a56:	693a      	ldr	r2, [r7, #16]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f000 fa98 	bl	8000f90 <bootloader_verify_crc>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d117      	bne.n	8000a96 <bootloader_handle_getver_cmd+0x66>
     {
         printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000a66:	4811      	ldr	r0, [pc, #68]	; (8000aac <bootloader_handle_getver_cmd+0x7c>)
 8000a68:	f7ff ffbc 	bl	80009e4 <printmsg>
         /* checksum is correct.. */
         /* API called with length to follow, that is length of reply bootloader will send */
         bootloader_send_ack(1);
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f000 fa65 	bl	8000f3c <bootloader_send_ack>
         bl_version=get_bootloader_version();
 8000a72:	f000 facd 	bl	8001010 <get_bootloader_version>
 8000a76:	4603      	mov	r3, r0
 8000a78:	73fb      	strb	r3, [r7, #15]
         printmsg("BL_DEBUG_MSG:BL_VER : %d %#x\n",bl_version,bl_version);
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	461a      	mov	r2, r3
 8000a82:	480b      	ldr	r0, [pc, #44]	; (8000ab0 <bootloader_handle_getver_cmd+0x80>)
 8000a84:	f7ff ffae 	bl	80009e4 <printmsg>
         bootloader_uart_write_data(&bl_version,1);
 8000a88:	f107 030f 	add.w	r3, r7, #15
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f000 faaa 	bl	8000fe8 <bootloader_uart_write_data>
         /* checksum is wrong send nack */
         bootloader_send_nack();
     }


 }
 8000a94:	e004      	b.n	8000aa0 <bootloader_handle_getver_cmd+0x70>
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000a96:	4807      	ldr	r0, [pc, #28]	; (8000ab4 <bootloader_handle_getver_cmd+0x84>)
 8000a98:	f7ff ffa4 	bl	80009e4 <printmsg>
         bootloader_send_nack();
 8000a9c:	f000 fa66 	bl	8000f6c <bootloader_send_nack>
 }
 8000aa0:	bf00      	nop
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	080040b4 	.word	0x080040b4
 8000aac:	080040e0 	.word	0x080040e0
 8000ab0:	08004104 	.word	0x08004104
 8000ab4:	08004124 	.word	0x08004124

08000ab8 <bootloader_handle_gethelp_cmd>:
static void bootloader_handle_gethelp_cmd(uint8_t *pBuffer)
 {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
        printmsg("BL_DEBUG_MSG:bootloader_handle_gethelp_cmd\n");
 8000ac0:	4815      	ldr	r0, [pc, #84]	; (8000b18 <bootloader_handle_gethelp_cmd+0x60>)
 8000ac2:	f7ff ff8f 	bl	80009e4 <printmsg>


	  	  uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <bootloader_handle_gethelp_cmd+0x64>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	3301      	adds	r3, #1
 8000acc:	60fb      	str	r3, [r7, #12]

	  	  uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	3b04      	subs	r3, #4
 8000ad2:	4a12      	ldr	r2, [pc, #72]	; (8000b1c <bootloader_handle_gethelp_cmd+0x64>)
 8000ad4:	4413      	add	r3, r2
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	60bb      	str	r3, [r7, #8]

	  	 /* pass data, len and host crc and calculate crc and compare with host crc */
	      if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	3b04      	subs	r3, #4
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	480e      	ldr	r0, [pc, #56]	; (8000b1c <bootloader_handle_gethelp_cmd+0x64>)
 8000ae4:	f000 fa54 	bl	8000f90 <bootloader_verify_crc>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d10a      	bne.n	8000b04 <bootloader_handle_gethelp_cmd+0x4c>
	      {
	          printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000aee:	480c      	ldr	r0, [pc, #48]	; (8000b20 <bootloader_handle_gethelp_cmd+0x68>)
 8000af0:	f7ff ff78 	bl	80009e4 <printmsg>
	          bootloader_send_ack(sizeof(supported_commands));
 8000af4:	2008      	movs	r0, #8
 8000af6:	f000 fa21 	bl	8000f3c <bootloader_send_ack>
	          bootloader_uart_write_data(supported_commands,sizeof(supported_commands));
 8000afa:	2108      	movs	r1, #8
 8000afc:	4809      	ldr	r0, [pc, #36]	; (8000b24 <bootloader_handle_gethelp_cmd+0x6c>)
 8000afe:	f000 fa73 	bl	8000fe8 <bootloader_uart_write_data>
	      }else
	      {
	          printmsg("BL_DEBUG_MSG:checksum fail !!\n");
	          bootloader_send_nack();
	      }
 }
 8000b02:	e004      	b.n	8000b0e <bootloader_handle_gethelp_cmd+0x56>
	          printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000b04:	4808      	ldr	r0, [pc, #32]	; (8000b28 <bootloader_handle_gethelp_cmd+0x70>)
 8000b06:	f7ff ff6d 	bl	80009e4 <printmsg>
	          bootloader_send_nack();
 8000b0a:	f000 fa2f 	bl	8000f6c <bootloader_send_nack>
 }
 8000b0e:	bf00      	nop
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	08004144 	.word	0x08004144
 8000b1c:	20000118 	.word	0x20000118
 8000b20:	080040e0 	.word	0x080040e0
 8000b24:	20000000 	.word	0x20000000
 8000b28:	08004124 	.word	0x08004124

08000b2c <bootloader_handle_getcid_cmd>:

 /*Helper function to handle BL_GET_CID command */
static void bootloader_handle_getcid_cmd(uint8_t *pBuffer)
 {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 	uint16_t bl_cid_num = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	81fb      	strh	r3, [r7, #14]
 	printmsg("BL_DEBUG_MSG:bootloader_handle_getcid_cmd\n");
 8000b38:	481b      	ldr	r0, [pc, #108]	; (8000ba8 <bootloader_handle_getcid_cmd+0x7c>)
 8000b3a:	f7ff ff53 	bl	80009e4 <printmsg>

     //Total length of the command packet
 	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000b3e:	4b1b      	ldr	r3, [pc, #108]	; (8000bac <bootloader_handle_getcid_cmd+0x80>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]

 	//extract the CRC32 sent by the Host
 	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	3b04      	subs	r3, #4
 8000b4a:	4a18      	ldr	r2, [pc, #96]	; (8000bac <bootloader_handle_getcid_cmd+0x80>)
 8000b4c:	4413      	add	r3, r2
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	613b      	str	r3, [r7, #16]

 	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	3b04      	subs	r3, #4
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4814      	ldr	r0, [pc, #80]	; (8000bac <bootloader_handle_getcid_cmd+0x80>)
 8000b5c:	f000 fa18 	bl	8000f90 <bootloader_verify_crc>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d117      	bne.n	8000b96 <bootloader_handle_getcid_cmd+0x6a>
 	{
         printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000b66:	4812      	ldr	r0, [pc, #72]	; (8000bb0 <bootloader_handle_getcid_cmd+0x84>)
 8000b68:	f7ff ff3c 	bl	80009e4 <printmsg>
         bootloader_send_ack(2);
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f000 f9e5 	bl	8000f3c <bootloader_send_ack>
         bl_cid_num = get_mcu_chip_id();
 8000b72:	f000 fa55 	bl	8001020 <get_mcu_chip_id>
 8000b76:	4603      	mov	r3, r0
 8000b78:	81fb      	strh	r3, [r7, #14]
         printmsg("BL_DEBUG_MSG:MCU id : %d %#x !!\n",bl_cid_num, bl_cid_num);
 8000b7a:	89fb      	ldrh	r3, [r7, #14]
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	89fb      	ldrh	r3, [r7, #14]
 8000b80:	461a      	mov	r2, r3
 8000b82:	480c      	ldr	r0, [pc, #48]	; (8000bb4 <bootloader_handle_getcid_cmd+0x88>)
 8000b84:	f7ff ff2e 	bl	80009e4 <printmsg>
         bootloader_uart_write_data((uint8_t *)&bl_cid_num,2);
 8000b88:	f107 030e 	add.w	r3, r7, #14
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 fa2a 	bl	8000fe8 <bootloader_uart_write_data>
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
         bootloader_send_nack();
 	}


 }
 8000b94:	e004      	b.n	8000ba0 <bootloader_handle_getcid_cmd+0x74>
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000b96:	4808      	ldr	r0, [pc, #32]	; (8000bb8 <bootloader_handle_getcid_cmd+0x8c>)
 8000b98:	f7ff ff24 	bl	80009e4 <printmsg>
         bootloader_send_nack();
 8000b9c:	f000 f9e6 	bl	8000f6c <bootloader_send_nack>
 }
 8000ba0:	bf00      	nop
 8000ba2:	3718      	adds	r7, #24
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	08004170 	.word	0x08004170
 8000bac:	20000118 	.word	0x20000118
 8000bb0:	080040e0 	.word	0x080040e0
 8000bb4:	0800419c 	.word	0x0800419c
 8000bb8:	08004124 	.word	0x08004124

08000bbc <bootloader_handle_getrdp_cmd>:
 /*Helper function to handle BL_GET_RDP_STATUS command */
static void bootloader_handle_getrdp_cmd(uint8_t *pBuffer)
 {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
     uint8_t rdp_level = 0x00;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	73fb      	strb	r3, [r7, #15]
     printmsg("BL_DEBUG_MSG:bootloader_handle_getrdp_cmd\n");
 8000bc8:	481b      	ldr	r0, [pc, #108]	; (8000c38 <bootloader_handle_getrdp_cmd+0x7c>)
 8000bca:	f7ff ff0b 	bl	80009e4 <printmsg>

     //Total length of the command packet
 	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000bce:	4b1b      	ldr	r3, [pc, #108]	; (8000c3c <bootloader_handle_getrdp_cmd+0x80>)
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	617b      	str	r3, [r7, #20]

 	//extract the CRC32 sent by the Host
 	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3b04      	subs	r3, #4
 8000bda:	4a18      	ldr	r2, [pc, #96]	; (8000c3c <bootloader_handle_getrdp_cmd+0x80>)
 8000bdc:	4413      	add	r3, r2
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	613b      	str	r3, [r7, #16]

 	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3b04      	subs	r3, #4
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4619      	mov	r1, r3
 8000bea:	4814      	ldr	r0, [pc, #80]	; (8000c3c <bootloader_handle_getrdp_cmd+0x80>)
 8000bec:	f000 f9d0 	bl	8000f90 <bootloader_verify_crc>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d117      	bne.n	8000c26 <bootloader_handle_getrdp_cmd+0x6a>
 	{
         printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000bf6:	4812      	ldr	r0, [pc, #72]	; (8000c40 <bootloader_handle_getrdp_cmd+0x84>)
 8000bf8:	f7ff fef4 	bl	80009e4 <printmsg>
         bootloader_send_ack(1);
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	f000 f99d 	bl	8000f3c <bootloader_send_ack>
         rdp_level = get_flash_rdp_level();
 8000c02:	f000 fa1f 	bl	8001044 <get_flash_rdp_level>
 8000c06:	4603      	mov	r3, r0
 8000c08:	73fb      	strb	r3, [r7, #15]
         printmsg("BL_DEBUG_MSG:RDP level: %d %#x\n",rdp_level,rdp_level);
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	461a      	mov	r2, r3
 8000c12:	480c      	ldr	r0, [pc, #48]	; (8000c44 <bootloader_handle_getrdp_cmd+0x88>)
 8000c14:	f7ff fee6 	bl	80009e4 <printmsg>
         bootloader_uart_write_data(&rdp_level,1);
 8000c18:	f107 030f 	add.w	r3, r7, #15
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f000 f9e2 	bl	8000fe8 <bootloader_uart_write_data>
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
         bootloader_send_nack();
 	}


 }
 8000c24:	e004      	b.n	8000c30 <bootloader_handle_getrdp_cmd+0x74>
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000c26:	4808      	ldr	r0, [pc, #32]	; (8000c48 <bootloader_handle_getrdp_cmd+0x8c>)
 8000c28:	f7ff fedc 	bl	80009e4 <printmsg>
         bootloader_send_nack();
 8000c2c:	f000 f99e 	bl	8000f6c <bootloader_send_nack>
 }
 8000c30:	bf00      	nop
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	080041c0 	.word	0x080041c0
 8000c3c:	20000118 	.word	0x20000118
 8000c40:	080040e0 	.word	0x080040e0
 8000c44:	080041ec 	.word	0x080041ec
 8000c48:	08004124 	.word	0x08004124

08000c4c <bootloader_handle_go_cmd>:

 /*Helper function to handle BL_GO_TO_ADDR command */
static void bootloader_handle_go_cmd(uint8_t *pBuffer)
 {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
     uint32_t go_address=0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61fb      	str	r3, [r7, #28]
     uint8_t addr_valid = ADDR_VALID;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	73fb      	strb	r3, [r7, #15]
     uint8_t addr_invalid = ADDR_INVALID;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	73bb      	strb	r3, [r7, #14]

     printmsg("BL_DEBUG_MSG:bootloader_handle_go_cmd\n");
 8000c60:	4827      	ldr	r0, [pc, #156]	; (8000d00 <bootloader_handle_go_cmd+0xb4>)
 8000c62:	f7ff febf 	bl	80009e4 <printmsg>

     //Total length of the command packet
 	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000c66:	4b27      	ldr	r3, [pc, #156]	; (8000d04 <bootloader_handle_go_cmd+0xb8>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	61bb      	str	r3, [r7, #24]

 	//extract the CRC32 sent by the Host
 	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000c6e:	69bb      	ldr	r3, [r7, #24]
 8000c70:	3b04      	subs	r3, #4
 8000c72:	4a24      	ldr	r2, [pc, #144]	; (8000d04 <bootloader_handle_go_cmd+0xb8>)
 8000c74:	4413      	add	r3, r2
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	617b      	str	r3, [r7, #20]

 	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	3b04      	subs	r3, #4
 8000c7e:	697a      	ldr	r2, [r7, #20]
 8000c80:	4619      	mov	r1, r3
 8000c82:	4820      	ldr	r0, [pc, #128]	; (8000d04 <bootloader_handle_go_cmd+0xb8>)
 8000c84:	f000 f984 	bl	8000f90 <bootloader_verify_crc>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d12e      	bne.n	8000cec <bootloader_handle_go_cmd+0xa0>
 	{
         printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000c8e:	481e      	ldr	r0, [pc, #120]	; (8000d08 <bootloader_handle_go_cmd+0xbc>)
 8000c90:	f7ff fea8 	bl	80009e4 <printmsg>

         bootloader_send_ack(1);
 8000c94:	2001      	movs	r0, #1
 8000c96:	f000 f951 	bl	8000f3c <bootloader_send_ack>

         //extract the go address
         go_address = *((uint32_t *)&pBuffer[2] );
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000ca0:	61fb      	str	r3, [r7, #28]
         printmsg("BL_DEBUG_MSG:GO addr: %#x\n",go_address);
 8000ca2:	69f9      	ldr	r1, [r7, #28]
 8000ca4:	4819      	ldr	r0, [pc, #100]	; (8000d0c <bootloader_handle_go_cmd+0xc0>)
 8000ca6:	f7ff fe9d 	bl	80009e4 <printmsg>

         if( verify_address(go_address) == ADDR_VALID )
 8000caa:	69f8      	ldr	r0, [r7, #28]
 8000cac:	f000 f9de 	bl	800106c <verify_address>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d110      	bne.n	8000cd8 <bootloader_handle_go_cmd+0x8c>
         {
             //tell host that address is fine
             bootloader_uart_write_data(&addr_valid,1);
 8000cb6:	f107 030f 	add.w	r3, r7, #15
 8000cba:	2101      	movs	r1, #1
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f000 f993 	bl	8000fe8 <bootloader_uart_write_data>

             /*jump to "go" address. */

             go_address+=1; //make T bit =1
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	61fb      	str	r3, [r7, #28]

             void (*lets_jump)(void) = (void *)go_address;
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	613b      	str	r3, [r7, #16]

             printmsg("BL_DEBUG_MSG: jumping to go address! \n");
 8000ccc:	4810      	ldr	r0, [pc, #64]	; (8000d10 <bootloader_handle_go_cmd+0xc4>)
 8000cce:	f7ff fe89 	bl	80009e4 <printmsg>

             lets_jump();
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	4798      	blx	r3
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
         bootloader_send_nack();
 	}


 }
 8000cd6:	e00e      	b.n	8000cf6 <bootloader_handle_go_cmd+0xaa>
             printmsg("BL_DEBUG_MSG:GO addr invalid ! \n");
 8000cd8:	480e      	ldr	r0, [pc, #56]	; (8000d14 <bootloader_handle_go_cmd+0xc8>)
 8000cda:	f7ff fe83 	bl	80009e4 <printmsg>
             bootloader_uart_write_data(&addr_invalid,1);
 8000cde:	f107 030e 	add.w	r3, r7, #14
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f000 f97f 	bl	8000fe8 <bootloader_uart_write_data>
 }
 8000cea:	e004      	b.n	8000cf6 <bootloader_handle_go_cmd+0xaa>
         printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000cec:	480a      	ldr	r0, [pc, #40]	; (8000d18 <bootloader_handle_go_cmd+0xcc>)
 8000cee:	f7ff fe79 	bl	80009e4 <printmsg>
         bootloader_send_nack();
 8000cf2:	f000 f93b 	bl	8000f6c <bootloader_send_nack>
 }
 8000cf6:	bf00      	nop
 8000cf8:	3720      	adds	r7, #32
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	0800420c 	.word	0x0800420c
 8000d04:	20000118 	.word	0x20000118
 8000d08:	080040e0 	.word	0x080040e0
 8000d0c:	08004234 	.word	0x08004234
 8000d10:	08004250 	.word	0x08004250
 8000d14:	08004278 	.word	0x08004278
 8000d18:	08004124 	.word	0x08004124

08000d1c <bootloader_handle_flash_erase_cmd>:
/*Helper function to handle BL_FLASH_ERASE command */
static void bootloader_handle_flash_erase_cmd(uint8_t *pBuffer)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
    uint8_t erase_status = 0x00;
 8000d24:	2300      	movs	r3, #0
 8000d26:	73fb      	strb	r3, [r7, #15]
    printmsg("BL_DEBUG_MSG:bootloader_handle_flash_erase_cmd\n");
 8000d28:	4829      	ldr	r0, [pc, #164]	; (8000dd0 <bootloader_handle_flash_erase_cmd+0xb4>)
 8000d2a:	f7ff fe5b 	bl	80009e4 <printmsg>

    //Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000d2e:	4b29      	ldr	r3, [pc, #164]	; (8000dd4 <bootloader_handle_flash_erase_cmd+0xb8>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	3301      	adds	r3, #1
 8000d34:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	3b04      	subs	r3, #4
 8000d3a:	4a26      	ldr	r2, [pc, #152]	; (8000dd4 <bootloader_handle_flash_erase_cmd+0xb8>)
 8000d3c:	4413      	add	r3, r2
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	613b      	str	r3, [r7, #16]

	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	3b04      	subs	r3, #4
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4822      	ldr	r0, [pc, #136]	; (8000dd4 <bootloader_handle_flash_erase_cmd+0xb8>)
 8000d4c:	f000 f920 	bl	8000f90 <bootloader_verify_crc>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d132      	bne.n	8000dbc <bootloader_handle_flash_erase_cmd+0xa0>
	{
        printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000d56:	4820      	ldr	r0, [pc, #128]	; (8000dd8 <bootloader_handle_flash_erase_cmd+0xbc>)
 8000d58:	f7ff fe44 	bl	80009e4 <printmsg>
        bootloader_send_ack(1);
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	f000 f8ed 	bl	8000f3c <bootloader_send_ack>
        printmsg("BL_DEBUG_MSG:initial_sector : %d  no_ofsectors: %d\n",pBuffer[2],pBuffer[3]);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	3302      	adds	r3, #2
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3303      	adds	r3, #3
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	481a      	ldr	r0, [pc, #104]	; (8000ddc <bootloader_handle_flash_erase_cmd+0xc0>)
 8000d74:	f7ff fe36 	bl	80009e4 <printmsg>

        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,1);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2120      	movs	r1, #32
 8000d7c:	4818      	ldr	r0, [pc, #96]	; (8000de0 <bootloader_handle_flash_erase_cmd+0xc4>)
 8000d7e:	f001 f9c3 	bl	8002108 <HAL_GPIO_WritePin>
        erase_status = execute_flash_erase(pBuffer[2] , pBuffer[3]);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	3302      	adds	r3, #2
 8000d86:	781a      	ldrb	r2, [r3, #0]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3303      	adds	r3, #3
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4610      	mov	r0, r2
 8000d92:	f000 f9a9 	bl	80010e8 <execute_flash_erase>
 8000d96:	4603      	mov	r3, r0
 8000d98:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2120      	movs	r1, #32
 8000d9e:	4810      	ldr	r0, [pc, #64]	; (8000de0 <bootloader_handle_flash_erase_cmd+0xc4>)
 8000da0:	f001 f9b2 	bl	8002108 <HAL_GPIO_WritePin>

        printmsg("BL_DEBUG_MSG: flash erase status: %#x\n",erase_status);
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	4619      	mov	r1, r3
 8000da8:	480e      	ldr	r0, [pc, #56]	; (8000de4 <bootloader_handle_flash_erase_cmd+0xc8>)
 8000daa:	f7ff fe1b 	bl	80009e4 <printmsg>

        bootloader_uart_write_data(&erase_status,1);
 8000dae:	f107 030f 	add.w	r3, r7, #15
 8000db2:	2101      	movs	r1, #1
 8000db4:	4618      	mov	r0, r3
 8000db6:	f000 f917 	bl	8000fe8 <bootloader_uart_write_data>
	}else
	{
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
        bootloader_send_nack();
	}
}
 8000dba:	e004      	b.n	8000dc6 <bootloader_handle_flash_erase_cmd+0xaa>
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000dbc:	480a      	ldr	r0, [pc, #40]	; (8000de8 <bootloader_handle_flash_erase_cmd+0xcc>)
 8000dbe:	f7ff fe11 	bl	80009e4 <printmsg>
        bootloader_send_nack();
 8000dc2:	f000 f8d3 	bl	8000f6c <bootloader_send_nack>
}
 8000dc6:	bf00      	nop
 8000dc8:	3718      	adds	r7, #24
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	0800429c 	.word	0x0800429c
 8000dd4:	20000118 	.word	0x20000118
 8000dd8:	080040e0 	.word	0x080040e0
 8000ddc:	080042cc 	.word	0x080042cc
 8000de0:	40020000 	.word	0x40020000
 8000de4:	08004300 	.word	0x08004300
 8000de8:	08004124 	.word	0x08004124

08000dec <bootloader_handle_mem_write_cmd>:
/*Helper function to handle BL_MEM_WRITE command */
static void bootloader_handle_mem_write_cmd(uint8_t *pBuffer)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
	uint8_t write_status = 0x00;
 8000df4:	2300      	movs	r3, #0
 8000df6:	73fb      	strb	r3, [r7, #15]

	uint8_t payload_len = pBuffer[6];
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	799b      	ldrb	r3, [r3, #6]
 8000dfc:	77fb      	strb	r3, [r7, #31]

	uint32_t mem_address = *((uint32_t *) ( &pBuffer[2]) );
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000e04:	61bb      	str	r3, [r7, #24]

    printmsg("BL_DEBUG_MSG:bootloader_handle_mem_write_cmd\n");
 8000e06:	482c      	ldr	r0, [pc, #176]	; (8000eb8 <bootloader_handle_mem_write_cmd+0xcc>)
 8000e08:	f7ff fdec 	bl	80009e4 <printmsg>

    //Total length of the command packet
	uint32_t command_packet_len = bl_rx_buffer[0]+1 ;
 8000e0c:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <bootloader_handle_mem_write_cmd+0xd0>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	3301      	adds	r3, #1
 8000e12:	617b      	str	r3, [r7, #20]

	//extract the CRC32 sent by the Host
	uint32_t host_crc = *((uint32_t * ) (bl_rx_buffer+command_packet_len - 4) ) ;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	3b04      	subs	r3, #4
 8000e18:	4a28      	ldr	r2, [pc, #160]	; (8000ebc <bootloader_handle_mem_write_cmd+0xd0>)
 8000e1a:	4413      	add	r3, r2
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	613b      	str	r3, [r7, #16]


	if (! bootloader_verify_crc(&bl_rx_buffer[0],command_packet_len-4,host_crc))
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	3b04      	subs	r3, #4
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	4619      	mov	r1, r3
 8000e28:	4824      	ldr	r0, [pc, #144]	; (8000ebc <bootloader_handle_mem_write_cmd+0xd0>)
 8000e2a:	f000 f8b1 	bl	8000f90 <bootloader_verify_crc>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d138      	bne.n	8000ea6 <bootloader_handle_mem_write_cmd+0xba>
	{
        printmsg("BL_DEBUG_MSG:checksum success !!\n");
 8000e34:	4822      	ldr	r0, [pc, #136]	; (8000ec0 <bootloader_handle_mem_write_cmd+0xd4>)
 8000e36:	f7ff fdd5 	bl	80009e4 <printmsg>

        bootloader_send_ack(1);
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	f000 f87e 	bl	8000f3c <bootloader_send_ack>

        printmsg("BL_DEBUG_MSG: mem write address : %#x\n",mem_address);
 8000e40:	69b9      	ldr	r1, [r7, #24]
 8000e42:	4820      	ldr	r0, [pc, #128]	; (8000ec4 <bootloader_handle_mem_write_cmd+0xd8>)
 8000e44:	f7ff fdce 	bl	80009e4 <printmsg>

		if( verify_address(mem_address) == ADDR_VALID )
 8000e48:	69b8      	ldr	r0, [r7, #24]
 8000e4a:	f000 f90f 	bl	800106c <verify_address>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d11c      	bne.n	8000e8e <bootloader_handle_mem_write_cmd+0xa2>
		{

            printmsg("BL_DEBUG_MSG: valid mem write address\n");
 8000e54:	481c      	ldr	r0, [pc, #112]	; (8000ec8 <bootloader_handle_mem_write_cmd+0xdc>)
 8000e56:	f7ff fdc5 	bl	80009e4 <printmsg>

            //glow the led to indicate bootloader is currently writing to memory
            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	2120      	movs	r1, #32
 8000e5e:	481b      	ldr	r0, [pc, #108]	; (8000ecc <bootloader_handle_mem_write_cmd+0xe0>)
 8000e60:	f001 f952 	bl	8002108 <HAL_GPIO_WritePin>

            //execute mem write
            write_status = execute_mem_write(&pBuffer[7],mem_address, payload_len);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3307      	adds	r3, #7
 8000e68:	7ffa      	ldrb	r2, [r7, #31]
 8000e6a:	69b9      	ldr	r1, [r7, #24]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 f982 	bl	8001176 <execute_mem_write>
 8000e72:	4603      	mov	r3, r0
 8000e74:	73fb      	strb	r3, [r7, #15]

            //turn off the led to indicate memory write is over
            HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2120      	movs	r1, #32
 8000e7a:	4814      	ldr	r0, [pc, #80]	; (8000ecc <bootloader_handle_mem_write_cmd+0xe0>)
 8000e7c:	f001 f944 	bl	8002108 <HAL_GPIO_WritePin>

            //inform host about the status
            bootloader_uart_write_data(&write_status,1);
 8000e80:	f107 030f 	add.w	r3, r7, #15
 8000e84:	2101      	movs	r1, #1
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f8ae 	bl	8000fe8 <bootloader_uart_write_data>
	{
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
        bootloader_send_nack();
	}

}
 8000e8c:	e010      	b.n	8000eb0 <bootloader_handle_mem_write_cmd+0xc4>
            printmsg("BL_DEBUG_MSG: invalid mem write address\n");
 8000e8e:	4810      	ldr	r0, [pc, #64]	; (8000ed0 <bootloader_handle_mem_write_cmd+0xe4>)
 8000e90:	f7ff fda8 	bl	80009e4 <printmsg>
            write_status = ADDR_INVALID;
 8000e94:	2301      	movs	r3, #1
 8000e96:	73fb      	strb	r3, [r7, #15]
            bootloader_uart_write_data(&write_status,1);
 8000e98:	f107 030f 	add.w	r3, r7, #15
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 f8a2 	bl	8000fe8 <bootloader_uart_write_data>
}
 8000ea4:	e004      	b.n	8000eb0 <bootloader_handle_mem_write_cmd+0xc4>
        printmsg("BL_DEBUG_MSG:checksum fail !!\n");
 8000ea6:	480b      	ldr	r0, [pc, #44]	; (8000ed4 <bootloader_handle_mem_write_cmd+0xe8>)
 8000ea8:	f7ff fd9c 	bl	80009e4 <printmsg>
        bootloader_send_nack();
 8000eac:	f000 f85e 	bl	8000f6c <bootloader_send_nack>
}
 8000eb0:	bf00      	nop
 8000eb2:	3720      	adds	r7, #32
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	08004328 	.word	0x08004328
 8000ebc:	20000118 	.word	0x20000118
 8000ec0:	080040e0 	.word	0x080040e0
 8000ec4:	08004358 	.word	0x08004358
 8000ec8:	08004380 	.word	0x08004380
 8000ecc:	40020000 	.word	0x40020000
 8000ed0:	080043a8 	.word	0x080043a8
 8000ed4:	08004124 	.word	0x08004124

08000ed8 <bootloader_handle_en_rw_protect>:
static void bootloader_handle_en_rw_protect(uint8_t *pBuffer)
 {
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]

 }
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <bootloader_handle_mem_read>:
static void bootloader_handle_mem_read (uint8_t *pBuffer)
 {
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]

 }
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <bootloader_handle_read_sector_protection_status>:
static void bootloader_handle_read_sector_protection_status(uint8_t *pBuffer)
 {
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

 }
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <bootloader_handle_read_otp>:
static void bootloader_handle_read_otp(uint8_t *pBuffer)
 {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]

 }
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <bootloader_handle_dis_rw_protect>:
static void bootloader_handle_dis_rw_protect(uint8_t *pBuffer)
 {
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]

 }
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <bootloader_send_ack>:
/************************************************************************************************************
 * Helper functions for bootloader command handling APIs
 ***********************************************************************************************************/
 /*This function sends ACK if CRC matches along with "len to follow"*/
static void bootloader_send_ack(uint8_t follow_len)
 {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
 	uint8_t ack_buf[2];
 	ack_buf[0] = BL_ACK;
 8000f46:	23a5      	movs	r3, #165	; 0xa5
 8000f48:	733b      	strb	r3, [r7, #12]
 	ack_buf[1] = follow_len;
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	737b      	strb	r3, [r7, #13]
 	HAL_UART_Transmit(C_UART,ack_buf,2,HAL_MAX_DELAY);
 8000f4e:	f107 010c 	add.w	r1, r7, #12
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	2202      	movs	r2, #2
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <bootloader_send_ack+0x2c>)
 8000f5a:	f001 ff27 	bl	8002dac <HAL_UART_Transmit>

 }
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000088 	.word	0x20000088

08000f6c <bootloader_send_nack>:

 /*This function sends NACK */
static void bootloader_send_nack(void)
 {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 	uint8_t nack = BL_NACK;
 8000f72:	237f      	movs	r3, #127	; 0x7f
 8000f74:	71fb      	strb	r3, [r7, #7]
 	HAL_UART_Transmit(C_UART,&nack,1,HAL_MAX_DELAY);
 8000f76:	1df9      	adds	r1, r7, #7
 8000f78:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4803      	ldr	r0, [pc, #12]	; (8000f8c <bootloader_send_nack+0x20>)
 8000f80:	f001 ff14 	bl	8002dac <HAL_UART_Transmit>
 }
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000088 	.word	0x20000088

08000f90 <bootloader_verify_crc>:

 /*This verifies the CRC of the given buffer in pData .*/
static uint8_t bootloader_verify_crc (uint8_t *pData, uint32_t len, uint32_t crc_host)
 {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b088      	sub	sp, #32
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
     uint32_t uwCRCValue=0xff;
 8000f9c:	23ff      	movs	r3, #255	; 0xff
 8000f9e:	61fb      	str	r3, [r7, #28]

     for (uint32_t i=0 ; i < len ; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61bb      	str	r3, [r7, #24]
 8000fa4:	e00f      	b.n	8000fc6 <bootloader_verify_crc+0x36>
 	{
         uint32_t i_data = pData[i];
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	617b      	str	r3, [r7, #20]
         uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	480a      	ldr	r0, [pc, #40]	; (8000fe4 <bootloader_verify_crc+0x54>)
 8000fba:	f000 fbe6 	bl	800178a <HAL_CRC_Accumulate>
 8000fbe:	61f8      	str	r0, [r7, #28]
     for (uint32_t i=0 ; i < len ; i++)
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	61bb      	str	r3, [r7, #24]
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d3eb      	bcc.n	8000fa6 <bootloader_verify_crc+0x16>
 	}

 	if( uwCRCValue == crc_host)
 8000fce:	69fa      	ldr	r2, [r7, #28]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d101      	bne.n	8000fda <bootloader_verify_crc+0x4a>
 	{
 		return VERIFY_CRC_SUCCESS;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e000      	b.n	8000fdc <bootloader_verify_crc+0x4c>
 	}

 	return VERIFY_CRC_FAIL;
 8000fda:	2301      	movs	r3, #1
 }
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3720      	adds	r7, #32
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000080 	.word	0x20000080

08000fe8 <bootloader_uart_write_data>:

 /* This function writes data in to C_UART */
static void bootloader_uart_write_data(uint8_t *pBuffer,uint32_t len)
 {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
 	HAL_UART_Transmit(C_UART,pBuffer,len,HAL_MAX_DELAY);
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	4803      	ldr	r0, [pc, #12]	; (800100c <bootloader_uart_write_data+0x24>)
 8000ffe:	f001 fed5 	bl	8002dac <HAL_UART_Transmit>

 }
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000088 	.word	0x20000088

08001010 <get_bootloader_version>:


 /* Function to return bootloader version */
static uint8_t get_bootloader_version(void)
 {
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
   return (uint8_t)BL_VERSION;
 8001014:	2310      	movs	r3, #16
 }
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <get_mcu_chip_id>:

 /* Function to return chip ID */
static uint16_t get_mcu_chip_id(void)
 {
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 	external PPB bus (see Section 33.16 on page 1304). This code is accessible using the
 	JTAG debug pCat.2ort (4 to 5 pins) or the SW debug port (two pins) or by the user software.
 	It is even accessible while the MCU is under system reset. */

 	uint16_t cid;
 	cid = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF;
 8001026:	4b06      	ldr	r3, [pc, #24]	; (8001040 <get_mcu_chip_id+0x20>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	b29b      	uxth	r3, r3
 800102c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001030:	80fb      	strh	r3, [r7, #6]
 	return  cid;
 8001032:	88fb      	ldrh	r3, [r7, #6]

 }
 8001034:	4618      	mov	r0, r3
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	e0042000 	.word	0xe0042000

08001044 <get_flash_rdp_level>:

 /*This function reads the RDP ( Read protection option byte) value  */
static uint8_t get_flash_rdp_level(void)
 {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0

 	uint8_t rdp_status=0;
 800104a:	2300      	movs	r3, #0
 800104c:	71fb      	strb	r3, [r7, #7]
 	FLASH_OBProgramInitTypeDef  ob_handle;
 	HAL_FLASHEx_OBGetConfig(&ob_handle);
 	rdp_status = (uint8_t)ob_handle.RDPLevel;
 #else

 	 volatile uint32_t *pOB_addr = (uint32_t*) 0x1FFFC000;
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <get_flash_rdp_level+0x24>)
 8001050:	603b      	str	r3, [r7, #0]
 	 rdp_status =  (uint8_t)(*pOB_addr >> 8) ;
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	0a1b      	lsrs	r3, r3, #8
 8001058:	71fb      	strb	r3, [r7, #7]
 #endif

 	return rdp_status;
 800105a:	79fb      	ldrb	r3, [r7, #7]
 }
 800105c:	4618      	mov	r0, r3
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	1fffc000 	.word	0x1fffc000

0800106c <verify_address>:

/* Verify the address sent by the host */
static uint8_t verify_address(uint32_t go_address)
 {
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  	if ( go_address >= SRAM1_BASE && go_address <= SRAM1_END)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800107a:	d305      	bcc.n	8001088 <verify_address+0x1c>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a15      	ldr	r2, [pc, #84]	; (80010d4 <verify_address+0x68>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d801      	bhi.n	8001088 <verify_address+0x1c>
 	{
 		return ADDR_VALID;
 8001084:	2300      	movs	r3, #0
 8001086:	e01e      	b.n	80010c6 <verify_address+0x5a>
 	}
 	else if ( go_address >= SRAM2_BASE && go_address <= SRAM2_END)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <verify_address+0x68>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d305      	bcc.n	800109c <verify_address+0x30>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a11      	ldr	r2, [pc, #68]	; (80010d8 <verify_address+0x6c>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d801      	bhi.n	800109c <verify_address+0x30>
 	{
 		return ADDR_VALID;
 8001098:	2300      	movs	r3, #0
 800109a:	e014      	b.n	80010c6 <verify_address+0x5a>
 	}
 	else if ( go_address >= FLASH_BASE && go_address <= FLASH_END)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80010a2:	d305      	bcc.n	80010b0 <verify_address+0x44>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a0d      	ldr	r2, [pc, #52]	; (80010dc <verify_address+0x70>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d801      	bhi.n	80010b0 <verify_address+0x44>
 	{
 		return ADDR_VALID;
 80010ac:	2300      	movs	r3, #0
 80010ae:	e00a      	b.n	80010c6 <verify_address+0x5a>
 	}
 	else if ( go_address >= BKPSRAM_BASE && go_address <= BKPSRAM_END)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	4a0b      	ldr	r2, [pc, #44]	; (80010e0 <verify_address+0x74>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d305      	bcc.n	80010c4 <verify_address+0x58>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a0a      	ldr	r2, [pc, #40]	; (80010e4 <verify_address+0x78>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d801      	bhi.n	80010c4 <verify_address+0x58>
 	{
 		return ADDR_VALID;
 80010c0:	2300      	movs	r3, #0
 80010c2:	e000      	b.n	80010c6 <verify_address+0x5a>
 	}
 	else
 		return ADDR_INVALID;
 80010c4:	2301      	movs	r3, #1
 }
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	2001c000 	.word	0x2001c000
 80010d8:	20020000 	.word	0x20020000
 80010dc:	0807ffff 	.word	0x0807ffff
 80010e0:	40024000 	.word	0x40024000
 80010e4:	40025000 	.word	0x40025000

080010e8 <execute_flash_erase>:

/* Erase the flash sectors specified */
static uint8_t execute_flash_erase(uint8_t sector_number , uint8_t number_of_sector)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	; 0x28
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	460a      	mov	r2, r1
 80010f2:	71fb      	strb	r3, [r7, #7]
 80010f4:	4613      	mov	r3, r2
 80010f6:	71bb      	strb	r3, [r7, #6]
	FLASH_EraseInitTypeDef flashErase_handle;
	uint32_t sectorError;
	HAL_StatusTypeDef status;
	uint8_t remanining_sector;

	if( number_of_sector > 8 )
 80010f8:	79bb      	ldrb	r3, [r7, #6]
 80010fa:	2b08      	cmp	r3, #8
 80010fc:	d901      	bls.n	8001102 <execute_flash_erase+0x1a>
		return INVALID_SECTOR;
 80010fe:	2304      	movs	r3, #4
 8001100:	e035      	b.n	800116e <execute_flash_erase+0x86>

	if( (sector_number == 0xff ) || (sector_number <= 7) )
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	2bff      	cmp	r3, #255	; 0xff
 8001106:	d002      	beq.n	800110e <execute_flash_erase+0x26>
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2b07      	cmp	r3, #7
 800110c:	d82e      	bhi.n	800116c <execute_flash_erase+0x84>
	{
		if(sector_number == (uint8_t) 0xff)
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	2bff      	cmp	r3, #255	; 0xff
 8001112:	d102      	bne.n	800111a <execute_flash_erase+0x32>
		{
			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8001114:	2301      	movs	r3, #1
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	e012      	b.n	8001140 <execute_flash_erase+0x58>
		}else
		{
		    /* Number of sectors remaining after the sector number specified */
			remanining_sector = 8 - sector_number;
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	f1c3 0308 	rsb	r3, r3, #8
 8001120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( number_of_sector > remanining_sector)
 8001124:	79ba      	ldrb	r2, [r7, #6]
 8001126:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800112a:	429a      	cmp	r2, r3
 800112c:	d902      	bls.n	8001134 <execute_flash_erase+0x4c>
            {
            	number_of_sector = remanining_sector;
 800112e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001132:	71bb      	strb	r3, [r7, #6]
            }
			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]
			flashErase_handle.Sector = sector_number; // this is the initial sector
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	61bb      	str	r3, [r7, #24]
			flashErase_handle.NbSectors = number_of_sector;
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	61fb      	str	r3, [r7, #28]
		}
		flashErase_handle.Banks = FLASH_BANK_1;
 8001140:	2301      	movs	r3, #1
 8001142:	617b      	str	r3, [r7, #20]

		/*Get access to touch the flash registers */
		HAL_FLASH_Unlock();
 8001144:	f000 fba0 	bl	8001888 <HAL_FLASH_Unlock>
		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001148:	2302      	movs	r3, #2
 800114a:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle, &sectorError);
 800114c:	f107 020c 	add.w	r2, r7, #12
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	4611      	mov	r1, r2
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fd08 	bl	8001b6c <HAL_FLASHEx_Erase>
 800115c:	4603      	mov	r3, r0
 800115e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		HAL_FLASH_Lock();
 8001162:	f000 fbb3 	bl	80018cc <HAL_FLASH_Lock>

		return status;
 8001166:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800116a:	e000      	b.n	800116e <execute_flash_erase+0x86>
	}
	return INVALID_SECTOR;
 800116c:	2304      	movs	r3, #4
}
 800116e:	4618      	mov	r0, r3
 8001170:	3728      	adds	r7, #40	; 0x28
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <execute_mem_write>:

/*This function writes the contents of pBuffer to  "mem_address" byte by byte */
uint8_t execute_mem_write(uint8_t *pBuffer, uint32_t mem_address, uint32_t len)
{
 8001176:	b5b0      	push	{r4, r5, r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
    uint8_t status=HAL_OK;
 8001182:	2300      	movs	r3, #0
 8001184:	75fb      	strb	r3, [r7, #23]

    //We have to unlock flash module to get control of registers
    HAL_FLASH_Unlock();
 8001186:	f000 fb7f 	bl	8001888 <HAL_FLASH_Unlock>

    for(uint32_t i = 0 ; i <len ; i++)
 800118a:	2300      	movs	r3, #0
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	e014      	b.n	80011ba <execute_mem_write+0x44>
    {
        //Here we program the flash byte by byte
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,mem_address+i,pBuffer[i] );
 8001190:	68ba      	ldr	r2, [r7, #8]
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	18d1      	adds	r1, r2, r3
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2200      	movs	r2, #0
 80011a2:	461c      	mov	r4, r3
 80011a4:	4615      	mov	r5, r2
 80011a6:	4622      	mov	r2, r4
 80011a8:	462b      	mov	r3, r5
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 fb18 	bl	80017e0 <HAL_FLASH_Program>
 80011b0:	4603      	mov	r3, r0
 80011b2:	75fb      	strb	r3, [r7, #23]
    for(uint32_t i = 0 ; i <len ; i++)
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	3301      	adds	r3, #1
 80011b8:	613b      	str	r3, [r7, #16]
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d3e6      	bcc.n	8001190 <execute_mem_write+0x1a>
    }

    HAL_FLASH_Lock();
 80011c2:	f000 fb83 	bl	80018cc <HAL_FLASH_Lock>

    return status;
 80011c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bdb0      	pop	{r4, r5, r7, pc}

080011d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011d4:	b672      	cpsid	i
}
 80011d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d8:	e7fe      	b.n	80011d8 <Error_Handler+0x8>
	...

080011dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e2:	2300      	movs	r3, #0
 80011e4:	607b      	str	r3, [r7, #4]
 80011e6:	4b10      	ldr	r3, [pc, #64]	; (8001228 <HAL_MspInit+0x4c>)
 80011e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ea:	4a0f      	ldr	r2, [pc, #60]	; (8001228 <HAL_MspInit+0x4c>)
 80011ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011f0:	6453      	str	r3, [r2, #68]	; 0x44
 80011f2:	4b0d      	ldr	r3, [pc, #52]	; (8001228 <HAL_MspInit+0x4c>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	603b      	str	r3, [r7, #0]
 8001202:	4b09      	ldr	r3, [pc, #36]	; (8001228 <HAL_MspInit+0x4c>)
 8001204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001206:	4a08      	ldr	r2, [pc, #32]	; (8001228 <HAL_MspInit+0x4c>)
 8001208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800120c:	6413      	str	r3, [r2, #64]	; 0x40
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_MspInit+0x4c>)
 8001210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001216:	603b      	str	r3, [r7, #0]
 8001218:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800121a:	2007      	movs	r0, #7
 800121c:	f000 fa66 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40023800 	.word	0x40023800

0800122c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <HAL_CRC_MspInit+0x3c>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d10d      	bne.n	800125a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <HAL_CRC_MspInit+0x40>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a09      	ldr	r2, [pc, #36]	; (800126c <HAL_CRC_MspInit+0x40>)
 8001248:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <HAL_CRC_MspInit+0x40>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40023000 	.word	0x40023000
 800126c:	40023800 	.word	0x40023800

08001270 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08c      	sub	sp, #48	; 0x30
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 031c 	add.w	r3, r7, #28
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a32      	ldr	r2, [pc, #200]	; (8001358 <HAL_UART_MspInit+0xe8>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d12c      	bne.n	80012ec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	61bb      	str	r3, [r7, #24]
 8001296:	4b31      	ldr	r3, [pc, #196]	; (800135c <HAL_UART_MspInit+0xec>)
 8001298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129a:	4a30      	ldr	r2, [pc, #192]	; (800135c <HAL_UART_MspInit+0xec>)
 800129c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012a0:	6413      	str	r3, [r2, #64]	; 0x40
 80012a2:	4b2e      	ldr	r3, [pc, #184]	; (800135c <HAL_UART_MspInit+0xec>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012aa:	61bb      	str	r3, [r7, #24]
 80012ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	4b2a      	ldr	r3, [pc, #168]	; (800135c <HAL_UART_MspInit+0xec>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a29      	ldr	r2, [pc, #164]	; (800135c <HAL_UART_MspInit+0xec>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b27      	ldr	r3, [pc, #156]	; (800135c <HAL_UART_MspInit+0xec>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012ca:	230c      	movs	r3, #12
 80012cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ce:	2302      	movs	r3, #2
 80012d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d6:	2303      	movs	r3, #3
 80012d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012da:	2307      	movs	r3, #7
 80012dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 031c 	add.w	r3, r7, #28
 80012e2:	4619      	mov	r1, r3
 80012e4:	481e      	ldr	r0, [pc, #120]	; (8001360 <HAL_UART_MspInit+0xf0>)
 80012e6:	f000 fd63 	bl	8001db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80012ea:	e031      	b.n	8001350 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a1c      	ldr	r2, [pc, #112]	; (8001364 <HAL_UART_MspInit+0xf4>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d12c      	bne.n	8001350 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	613b      	str	r3, [r7, #16]
 80012fa:	4b18      	ldr	r3, [pc, #96]	; (800135c <HAL_UART_MspInit+0xec>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	4a17      	ldr	r2, [pc, #92]	; (800135c <HAL_UART_MspInit+0xec>)
 8001300:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001304:	6413      	str	r3, [r2, #64]	; 0x40
 8001306:	4b15      	ldr	r3, [pc, #84]	; (800135c <HAL_UART_MspInit+0xec>)
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <HAL_UART_MspInit+0xec>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	4a10      	ldr	r2, [pc, #64]	; (800135c <HAL_UART_MspInit+0xec>)
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	6313      	str	r3, [r2, #48]	; 0x30
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <HAL_UART_MspInit+0xec>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	f003 0304 	and.w	r3, r3, #4
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800132e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001334:	2302      	movs	r3, #2
 8001336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133c:	2303      	movs	r3, #3
 800133e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001340:	2307      	movs	r3, #7
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	4807      	ldr	r0, [pc, #28]	; (8001368 <HAL_UART_MspInit+0xf8>)
 800134c:	f000 fd30 	bl	8001db0 <HAL_GPIO_Init>
}
 8001350:	bf00      	nop
 8001352:	3730      	adds	r7, #48	; 0x30
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40004400 	.word	0x40004400
 800135c:	40023800 	.word	0x40023800
 8001360:	40020000 	.word	0x40020000
 8001364:	40004800 	.word	0x40004800
 8001368:	40020800 	.word	0x40020800

0800136c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001370:	e7fe      	b.n	8001370 <NMI_Handler+0x4>

08001372 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001372:	b480      	push	{r7}
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001376:	e7fe      	b.n	8001376 <HardFault_Handler+0x4>

08001378 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800137c:	e7fe      	b.n	800137c <MemManage_Handler+0x4>

0800137e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800137e:	b480      	push	{r7}
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001382:	e7fe      	b.n	8001382 <BusFault_Handler+0x4>

08001384 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001388:	e7fe      	b.n	8001388 <UsageFault_Handler+0x4>

0800138a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800138a:	b480      	push	{r7}
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013b8:	f000 f8c6 	bl	8001548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}

080013c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013c8:	4a14      	ldr	r2, [pc, #80]	; (800141c <_sbrk+0x5c>)
 80013ca:	4b15      	ldr	r3, [pc, #84]	; (8001420 <_sbrk+0x60>)
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013d4:	4b13      	ldr	r3, [pc, #76]	; (8001424 <_sbrk+0x64>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d102      	bne.n	80013e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <_sbrk+0x64>)
 80013de:	4a12      	ldr	r2, [pc, #72]	; (8001428 <_sbrk+0x68>)
 80013e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <_sbrk+0x64>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d207      	bcs.n	8001400 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013f0:	f002 f956 	bl	80036a0 <__errno>
 80013f4:	4603      	mov	r3, r0
 80013f6:	220c      	movs	r2, #12
 80013f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295
 80013fe:	e009      	b.n	8001414 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001400:	4b08      	ldr	r3, [pc, #32]	; (8001424 <_sbrk+0x64>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001406:	4b07      	ldr	r3, [pc, #28]	; (8001424 <_sbrk+0x64>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	4a05      	ldr	r2, [pc, #20]	; (8001424 <_sbrk+0x64>)
 8001410:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001412:	68fb      	ldr	r3, [r7, #12]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20020000 	.word	0x20020000
 8001420:	00000400 	.word	0x00000400
 8001424:	200001e0 	.word	0x200001e0
 8001428:	20000350 	.word	0x20000350

0800142c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <SystemInit+0x20>)
 8001432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001436:	4a05      	ldr	r2, [pc, #20]	; (800144c <SystemInit+0x20>)
 8001438:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800143c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001440:	bf00      	nop
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	e000ed00 	.word	0xe000ed00

08001450 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001450:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001488 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001454:	f7ff ffea 	bl	800142c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001458:	480c      	ldr	r0, [pc, #48]	; (800148c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800145a:	490d      	ldr	r1, [pc, #52]	; (8001490 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800145c:	4a0d      	ldr	r2, [pc, #52]	; (8001494 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800145e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001460:	e002      	b.n	8001468 <LoopCopyDataInit>

08001462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001466:	3304      	adds	r3, #4

08001468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800146a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800146c:	d3f9      	bcc.n	8001462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800146e:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001470:	4c0a      	ldr	r4, [pc, #40]	; (800149c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001474:	e001      	b.n	800147a <LoopFillZerobss>

08001476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001478:	3204      	adds	r2, #4

0800147a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800147a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800147c:	d3fb      	bcc.n	8001476 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800147e:	f002 f915 	bl	80036ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001482:	f7ff f89b 	bl	80005bc <main>
  bx  lr    
 8001486:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001488:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800148c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001490:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001494:	08004430 	.word	0x08004430
  ldr r2, =_sbss
 8001498:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 800149c:	20000350 	.word	0x20000350

080014a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014a0:	e7fe      	b.n	80014a0 <ADC_IRQHandler>
	...

080014a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014a8:	4b0e      	ldr	r3, [pc, #56]	; (80014e4 <HAL_Init+0x40>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <HAL_Init+0x40>)
 80014ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_Init+0x40>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a0a      	ldr	r2, [pc, #40]	; (80014e4 <HAL_Init+0x40>)
 80014ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80014be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <HAL_Init+0x40>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a07      	ldr	r2, [pc, #28]	; (80014e4 <HAL_Init+0x40>)
 80014c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014cc:	2003      	movs	r0, #3
 80014ce:	f000 f90d 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f000 f808 	bl	80014e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d8:	f7ff fe80 	bl	80011dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023c00 	.word	0x40023c00

080014e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <HAL_InitTick+0x54>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_InitTick+0x58>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001502:	fbb2 f3f3 	udiv	r3, r2, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f917 	bl	800173a <HAL_SYSTICK_Config>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e00e      	b.n	8001534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d80a      	bhi.n	8001532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800151c:	2200      	movs	r2, #0
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	f04f 30ff 	mov.w	r0, #4294967295
 8001524:	f000 f8ed 	bl	8001702 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001528:	4a06      	ldr	r2, [pc, #24]	; (8001544 <HAL_InitTick+0x5c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e000      	b.n	8001534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000008 	.word	0x20000008
 8001540:	20000010 	.word	0x20000010
 8001544:	2000000c 	.word	0x2000000c

08001548 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800154c:	4b06      	ldr	r3, [pc, #24]	; (8001568 <HAL_IncTick+0x20>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <HAL_IncTick+0x24>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4413      	add	r3, r2
 8001558:	4a04      	ldr	r2, [pc, #16]	; (800156c <HAL_IncTick+0x24>)
 800155a:	6013      	str	r3, [r2, #0]
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	20000010 	.word	0x20000010
 800156c:	200001e4 	.word	0x200001e4

08001570 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  return uwTick;
 8001574:	4b03      	ldr	r3, [pc, #12]	; (8001584 <HAL_GetTick+0x14>)
 8001576:	681b      	ldr	r3, [r3, #0]
}
 8001578:	4618      	mov	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	200001e4 	.word	0x200001e4

08001588 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <__NVIC_SetPriorityGrouping+0x44>)
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015a4:	4013      	ands	r3, r2
 80015a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ba:	4a04      	ldr	r2, [pc, #16]	; (80015cc <__NVIC_SetPriorityGrouping+0x44>)
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	60d3      	str	r3, [r2, #12]
}
 80015c0:	bf00      	nop
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d4:	4b04      	ldr	r3, [pc, #16]	; (80015e8 <__NVIC_GetPriorityGrouping+0x18>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	0a1b      	lsrs	r3, r3, #8
 80015da:	f003 0307 	and.w	r3, r3, #7
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	e000ed00 	.word	0xe000ed00

080015ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	6039      	str	r1, [r7, #0]
 80015f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	db0a      	blt.n	8001616 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	b2da      	uxtb	r2, r3
 8001604:	490c      	ldr	r1, [pc, #48]	; (8001638 <__NVIC_SetPriority+0x4c>)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	0112      	lsls	r2, r2, #4
 800160c:	b2d2      	uxtb	r2, r2
 800160e:	440b      	add	r3, r1
 8001610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001614:	e00a      	b.n	800162c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4908      	ldr	r1, [pc, #32]	; (800163c <__NVIC_SetPriority+0x50>)
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	3b04      	subs	r3, #4
 8001624:	0112      	lsls	r2, r2, #4
 8001626:	b2d2      	uxtb	r2, r2
 8001628:	440b      	add	r3, r1
 800162a:	761a      	strb	r2, [r3, #24]
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	e000e100 	.word	0xe000e100
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001640:	b480      	push	{r7}
 8001642:	b089      	sub	sp, #36	; 0x24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f003 0307 	and.w	r3, r3, #7
 8001652:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	f1c3 0307 	rsb	r3, r3, #7
 800165a:	2b04      	cmp	r3, #4
 800165c:	bf28      	it	cs
 800165e:	2304      	movcs	r3, #4
 8001660:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3304      	adds	r3, #4
 8001666:	2b06      	cmp	r3, #6
 8001668:	d902      	bls.n	8001670 <NVIC_EncodePriority+0x30>
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3b03      	subs	r3, #3
 800166e:	e000      	b.n	8001672 <NVIC_EncodePriority+0x32>
 8001670:	2300      	movs	r3, #0
 8001672:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001674:	f04f 32ff 	mov.w	r2, #4294967295
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43da      	mvns	r2, r3
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	401a      	ands	r2, r3
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001688:	f04f 31ff 	mov.w	r1, #4294967295
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa01 f303 	lsl.w	r3, r1, r3
 8001692:	43d9      	mvns	r1, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001698:	4313      	orrs	r3, r2
         );
}
 800169a:	4618      	mov	r0, r3
 800169c:	3724      	adds	r7, #36	; 0x24
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3b01      	subs	r3, #1
 80016b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b8:	d301      	bcc.n	80016be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ba:	2301      	movs	r3, #1
 80016bc:	e00f      	b.n	80016de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016be:	4a0a      	ldr	r2, [pc, #40]	; (80016e8 <SysTick_Config+0x40>)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016c6:	210f      	movs	r1, #15
 80016c8:	f04f 30ff 	mov.w	r0, #4294967295
 80016cc:	f7ff ff8e 	bl	80015ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <SysTick_Config+0x40>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016d6:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <SysTick_Config+0x40>)
 80016d8:	2207      	movs	r2, #7
 80016da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016dc:	2300      	movs	r3, #0
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	e000e010 	.word	0xe000e010

080016ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	f7ff ff47 	bl	8001588 <__NVIC_SetPriorityGrouping>
}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001702:	b580      	push	{r7, lr}
 8001704:	b086      	sub	sp, #24
 8001706:	af00      	add	r7, sp, #0
 8001708:	4603      	mov	r3, r0
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
 800170e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001710:	2300      	movs	r3, #0
 8001712:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001714:	f7ff ff5c 	bl	80015d0 <__NVIC_GetPriorityGrouping>
 8001718:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	68b9      	ldr	r1, [r7, #8]
 800171e:	6978      	ldr	r0, [r7, #20]
 8001720:	f7ff ff8e 	bl	8001640 <NVIC_EncodePriority>
 8001724:	4602      	mov	r2, r0
 8001726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800172a:	4611      	mov	r1, r2
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ff5d 	bl	80015ec <__NVIC_SetPriority>
}
 8001732:	bf00      	nop
 8001734:	3718      	adds	r7, #24
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff ffb0 	bl	80016a8 <SysTick_Config>
 8001748:	4603      	mov	r3, r0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e00e      	b.n	8001782 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	795b      	ldrb	r3, [r3, #5]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d105      	bne.n	800177a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff fd59 	bl	800122c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2201      	movs	r2, #1
 800177e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800178a:	b480      	push	{r7}
 800178c:	b087      	sub	sp, #28
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	60b9      	str	r1, [r7, #8]
 8001794:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2202      	movs	r2, #2
 800179e:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e00a      	b.n	80017bc <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	68ba      	ldr	r2, [r7, #8]
 80017ac:	441a      	add	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	3301      	adds	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d3f0      	bcc.n	80017a6 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2201      	movs	r2, #1
 80017d0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80017d2:	693b      	ldr	r3, [r7, #16]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	371c      	adds	r7, #28
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80017f2:	4b23      	ldr	r3, [pc, #140]	; (8001880 <HAL_FLASH_Program+0xa0>)
 80017f4:	7e1b      	ldrb	r3, [r3, #24]
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d101      	bne.n	80017fe <HAL_FLASH_Program+0x1e>
 80017fa:	2302      	movs	r3, #2
 80017fc:	e03b      	b.n	8001876 <HAL_FLASH_Program+0x96>
 80017fe:	4b20      	ldr	r3, [pc, #128]	; (8001880 <HAL_FLASH_Program+0xa0>)
 8001800:	2201      	movs	r2, #1
 8001802:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001804:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001808:	f000 f870 	bl	80018ec <FLASH_WaitForLastOperation>
 800180c:	4603      	mov	r3, r0
 800180e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8001810:	7dfb      	ldrb	r3, [r7, #23]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d12b      	bne.n	800186e <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d105      	bne.n	8001828 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800181c:	783b      	ldrb	r3, [r7, #0]
 800181e:	4619      	mov	r1, r3
 8001820:	68b8      	ldr	r0, [r7, #8]
 8001822:	f000 f91b 	bl	8001a5c <FLASH_Program_Byte>
 8001826:	e016      	b.n	8001856 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d105      	bne.n	800183a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800182e:	883b      	ldrh	r3, [r7, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	68b8      	ldr	r0, [r7, #8]
 8001834:	f000 f8ee 	bl	8001a14 <FLASH_Program_HalfWord>
 8001838:	e00d      	b.n	8001856 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	2b02      	cmp	r3, #2
 800183e:	d105      	bne.n	800184c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	4619      	mov	r1, r3
 8001844:	68b8      	ldr	r0, [r7, #8]
 8001846:	f000 f8c3 	bl	80019d0 <FLASH_Program_Word>
 800184a:	e004      	b.n	8001856 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800184c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001850:	68b8      	ldr	r0, [r7, #8]
 8001852:	f000 f88b 	bl	800196c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001856:	f24c 3050 	movw	r0, #50000	; 0xc350
 800185a:	f000 f847 	bl	80018ec <FLASH_WaitForLastOperation>
 800185e:	4603      	mov	r3, r0
 8001860:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <HAL_FLASH_Program+0xa4>)
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	4a07      	ldr	r2, [pc, #28]	; (8001884 <HAL_FLASH_Program+0xa4>)
 8001868:	f023 0301 	bic.w	r3, r3, #1
 800186c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800186e:	4b04      	ldr	r3, [pc, #16]	; (8001880 <HAL_FLASH_Program+0xa0>)
 8001870:	2200      	movs	r2, #0
 8001872:	761a      	strb	r2, [r3, #24]

  return status;
 8001874:	7dfb      	ldrb	r3, [r7, #23]
}
 8001876:	4618      	mov	r0, r3
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200001e8 	.word	0x200001e8
 8001884:	40023c00 	.word	0x40023c00

08001888 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800188e:	2300      	movs	r3, #0
 8001890:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001892:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <HAL_FLASH_Unlock+0x38>)
 8001894:	691b      	ldr	r3, [r3, #16]
 8001896:	2b00      	cmp	r3, #0
 8001898:	da0b      	bge.n	80018b2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_FLASH_Unlock+0x38>)
 800189c:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_FLASH_Unlock+0x3c>)
 800189e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80018a0:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <HAL_FLASH_Unlock+0x38>)
 80018a2:	4a09      	ldr	r2, [pc, #36]	; (80018c8 <HAL_FLASH_Unlock+0x40>)
 80018a4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_FLASH_Unlock+0x38>)
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	da01      	bge.n	80018b2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80018b2:	79fb      	ldrb	r3, [r7, #7]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	40023c00 	.word	0x40023c00
 80018c4:	45670123 	.word	0x45670123
 80018c8:	cdef89ab 	.word	0xcdef89ab

080018cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <HAL_FLASH_Lock+0x1c>)
 80018d2:	691b      	ldr	r3, [r3, #16]
 80018d4:	4a04      	ldr	r2, [pc, #16]	; (80018e8 <HAL_FLASH_Lock+0x1c>)
 80018d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018da:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	40023c00 	.word	0x40023c00

080018ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80018f8:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <FLASH_WaitForLastOperation+0x78>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80018fe:	f7ff fe37 	bl	8001570 <HAL_GetTick>
 8001902:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001904:	e010      	b.n	8001928 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800190c:	d00c      	beq.n	8001928 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d007      	beq.n	8001924 <FLASH_WaitForLastOperation+0x38>
 8001914:	f7ff fe2c 	bl	8001570 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	429a      	cmp	r2, r3
 8001922:	d201      	bcs.n	8001928 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e019      	b.n	800195c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8001928:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <FLASH_WaitForLastOperation+0x7c>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1e8      	bne.n	8001906 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <FLASH_WaitForLastOperation+0x7c>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <FLASH_WaitForLastOperation+0x7c>)
 8001942:	2201      	movs	r2, #1
 8001944:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001946:	4b08      	ldr	r3, [pc, #32]	; (8001968 <FLASH_WaitForLastOperation+0x7c>)
 8001948:	68db      	ldr	r3, [r3, #12]
 800194a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001952:	f000 f8a5 	bl	8001aa0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e000      	b.n	800195c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800195a:	2300      	movs	r3, #0

}
 800195c:	4618      	mov	r0, r3
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	200001e8 	.word	0x200001e8
 8001968:	40023c00 	.word	0x40023c00

0800196c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001978:	4b14      	ldr	r3, [pc, #80]	; (80019cc <FLASH_Program_DoubleWord+0x60>)
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	4a13      	ldr	r2, [pc, #76]	; (80019cc <FLASH_Program_DoubleWord+0x60>)
 800197e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001982:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <FLASH_Program_DoubleWord+0x60>)
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	4a10      	ldr	r2, [pc, #64]	; (80019cc <FLASH_Program_DoubleWord+0x60>)
 800198a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800198e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001990:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <FLASH_Program_DoubleWord+0x60>)
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	4a0d      	ldr	r2, [pc, #52]	; (80019cc <FLASH_Program_DoubleWord+0x60>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	683a      	ldr	r2, [r7, #0]
 80019a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80019a2:	f3bf 8f6f 	isb	sy
}
 80019a6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80019a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	000a      	movs	r2, r1
 80019b6:	2300      	movs	r3, #0
 80019b8:	68f9      	ldr	r1, [r7, #12]
 80019ba:	3104      	adds	r1, #4
 80019bc:	4613      	mov	r3, r2
 80019be:	600b      	str	r3, [r1, #0]
}
 80019c0:	bf00      	nop
 80019c2:	3714      	adds	r7, #20
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	40023c00 	.word	0x40023c00

080019d0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80019da:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <FLASH_Program_Word+0x40>)
 80019dc:	691b      	ldr	r3, [r3, #16]
 80019de:	4a0c      	ldr	r2, [pc, #48]	; (8001a10 <FLASH_Program_Word+0x40>)
 80019e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80019e6:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <FLASH_Program_Word+0x40>)
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	4a09      	ldr	r2, [pc, #36]	; (8001a10 <FLASH_Program_Word+0x40>)
 80019ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80019f2:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <FLASH_Program_Word+0x40>)
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <FLASH_Program_Word+0x40>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	601a      	str	r2, [r3, #0]
}
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	40023c00 	.word	0x40023c00

08001a14 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a20:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <FLASH_Program_HalfWord+0x44>)
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	4a0c      	ldr	r2, [pc, #48]	; (8001a58 <FLASH_Program_HalfWord+0x44>)
 8001a26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001a2c:	4b0a      	ldr	r3, [pc, #40]	; (8001a58 <FLASH_Program_HalfWord+0x44>)
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	4a09      	ldr	r2, [pc, #36]	; (8001a58 <FLASH_Program_HalfWord+0x44>)
 8001a32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001a38:	4b07      	ldr	r3, [pc, #28]	; (8001a58 <FLASH_Program_HalfWord+0x44>)
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	4a06      	ldr	r2, [pc, #24]	; (8001a58 <FLASH_Program_HalfWord+0x44>)
 8001a3e:	f043 0301 	orr.w	r3, r3, #1
 8001a42:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	887a      	ldrh	r2, [r7, #2]
 8001a48:	801a      	strh	r2, [r3, #0]
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40023c00 	.word	0x40023c00

08001a5c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001a68:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <FLASH_Program_Byte+0x40>)
 8001a6a:	691b      	ldr	r3, [r3, #16]
 8001a6c:	4a0b      	ldr	r2, [pc, #44]	; (8001a9c <FLASH_Program_Byte+0x40>)
 8001a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001a74:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <FLASH_Program_Byte+0x40>)
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <FLASH_Program_Byte+0x40>)
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001a7c:	4b07      	ldr	r3, [pc, #28]	; (8001a9c <FLASH_Program_Byte+0x40>)
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	4a06      	ldr	r2, [pc, #24]	; (8001a9c <FLASH_Program_Byte+0x40>)
 8001a82:	f043 0301 	orr.w	r3, r3, #1
 8001a86:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	78fa      	ldrb	r2, [r7, #3]
 8001a8c:	701a      	strb	r2, [r3, #0]
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	40023c00 	.word	0x40023c00

08001aa0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001aa4:	4b2f      	ldr	r3, [pc, #188]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	f003 0310 	and.w	r3, r3, #16
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d008      	beq.n	8001ac2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001ab2:	69db      	ldr	r3, [r3, #28]
 8001ab4:	f043 0310 	orr.w	r3, r3, #16
 8001ab8:	4a2b      	ldr	r2, [pc, #172]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001aba:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001abc:	4b29      	ldr	r3, [pc, #164]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001abe:	2210      	movs	r2, #16
 8001ac0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001ac2:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f003 0320 	and.w	r3, r3, #32
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d008      	beq.n	8001ae0 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001ace:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001ad0:	69db      	ldr	r3, [r3, #28]
 8001ad2:	f043 0308 	orr.w	r3, r3, #8
 8001ad6:	4a24      	ldr	r2, [pc, #144]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001ad8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001ada:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001adc:	2220      	movs	r2, #32
 8001ade:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001ae0:	4b20      	ldr	r3, [pc, #128]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d008      	beq.n	8001afe <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001aec:	4b1e      	ldr	r3, [pc, #120]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001aee:	69db      	ldr	r3, [r3, #28]
 8001af0:	f043 0304 	orr.w	r3, r3, #4
 8001af4:	4a1c      	ldr	r2, [pc, #112]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001af6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001af8:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001afa:	2240      	movs	r2, #64	; 0x40
 8001afc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001afe:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d008      	beq.n	8001b1c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001b0a:	4b17      	ldr	r3, [pc, #92]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f043 0302 	orr.w	r3, r3, #2
 8001b12:	4a15      	ldr	r2, [pc, #84]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001b14:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001b16:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001b18:	2280      	movs	r2, #128	; 0x80
 8001b1a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d009      	beq.n	8001b3c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001b28:	4b0f      	ldr	r3, [pc, #60]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001b2a:	69db      	ldr	r3, [r3, #28]
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	4a0d      	ldr	r2, [pc, #52]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001b32:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001b36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b3a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d008      	beq.n	8001b5a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001b48:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	f043 0320 	orr.w	r3, r3, #32
 8001b50:	4a05      	ldr	r2, [pc, #20]	; (8001b68 <FLASH_SetErrorCode+0xc8>)
 8001b52:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001b54:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <FLASH_SetErrorCode+0xc4>)
 8001b56:	2202      	movs	r2, #2
 8001b58:	60da      	str	r2, [r3, #12]
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	40023c00 	.word	0x40023c00
 8001b68:	200001e8 	.word	0x200001e8

08001b6c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b7e:	4b31      	ldr	r3, [pc, #196]	; (8001c44 <HAL_FLASHEx_Erase+0xd8>)
 8001b80:	7e1b      	ldrb	r3, [r3, #24]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d101      	bne.n	8001b8a <HAL_FLASHEx_Erase+0x1e>
 8001b86:	2302      	movs	r3, #2
 8001b88:	e058      	b.n	8001c3c <HAL_FLASHEx_Erase+0xd0>
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_FLASHEx_Erase+0xd8>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001b90:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b94:	f7ff feaa 	bl	80018ec <FLASH_WaitForLastOperation>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d148      	bne.n	8001c34 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba8:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d115      	bne.n	8001bde <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	f000 f844 	bl	8001c4c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bc4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bc8:	f7ff fe90 	bl	80018ec <FLASH_WaitForLastOperation>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <HAL_FLASHEx_Erase+0xdc>)
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	4a1c      	ldr	r2, [pc, #112]	; (8001c48 <HAL_FLASHEx_Erase+0xdc>)
 8001bd6:	f023 0304 	bic.w	r3, r3, #4
 8001bda:	6113      	str	r3, [r2, #16]
 8001bdc:	e028      	b.n	8001c30 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	60bb      	str	r3, [r7, #8]
 8001be4:	e01c      	b.n	8001c20 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	4619      	mov	r1, r3
 8001bee:	68b8      	ldr	r0, [r7, #8]
 8001bf0:	f000 f850 	bl	8001c94 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001bf4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bf8:	f7ff fe78 	bl	80018ec <FLASH_WaitForLastOperation>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_FLASHEx_Erase+0xdc>)
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	4a10      	ldr	r2, [pc, #64]	; (8001c48 <HAL_FLASHEx_Erase+0xdc>)
 8001c06:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001c0a:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d003      	beq.n	8001c1a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	601a      	str	r2, [r3, #0]
          break;
 8001c18:	e00a      	b.n	8001c30 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	68da      	ldr	r2, [r3, #12]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	4413      	add	r3, r2
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d3da      	bcc.n	8001be6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001c30:	f000 f878 	bl	8001d24 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c34:	4b03      	ldr	r3, [pc, #12]	; (8001c44 <HAL_FLASHEx_Erase+0xd8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	761a      	strb	r2, [r3, #24]

  return status;
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	200001e8 	.word	0x200001e8
 8001c48:	40023c00 	.word	0x40023c00

08001c4c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c58:	4b0d      	ldr	r3, [pc, #52]	; (8001c90 <FLASH_MassErase+0x44>)
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	4a0c      	ldr	r2, [pc, #48]	; (8001c90 <FLASH_MassErase+0x44>)
 8001c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <FLASH_MassErase+0x44>)
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <FLASH_MassErase+0x44>)
 8001c6a:	f043 0304 	orr.w	r3, r3, #4
 8001c6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001c70:	4b07      	ldr	r3, [pc, #28]	; (8001c90 <FLASH_MassErase+0x44>)
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	021b      	lsls	r3, r3, #8
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	4a05      	ldr	r2, [pc, #20]	; (8001c90 <FLASH_MassErase+0x44>)
 8001c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c80:	6113      	str	r3, [r2, #16]
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	40023c00 	.word	0x40023c00

08001c94 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001ca4:	78fb      	ldrb	r3, [r7, #3]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d102      	bne.n	8001cb0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	e010      	b.n	8001cd2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d103      	bne.n	8001cbe <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001cb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	e009      	b.n	8001cd2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001cbe:	78fb      	ldrb	r3, [r7, #3]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d103      	bne.n	8001ccc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	e002      	b.n	8001cd2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001ccc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cd0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001cd2:	4b13      	ldr	r3, [pc, #76]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	4a12      	ldr	r2, [pc, #72]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cdc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001cde:	4b10      	ldr	r3, [pc, #64]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001ce0:	691a      	ldr	r2, [r3, #16]
 8001ce2:	490f      	ldr	r1, [pc, #60]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001cea:	4b0d      	ldr	r3, [pc, #52]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	4a0c      	ldr	r2, [pc, #48]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001cf0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001cf4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	4a07      	ldr	r2, [pc, #28]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001d02:	f043 0302 	orr.w	r3, r3, #2
 8001d06:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	4a04      	ldr	r2, [pc, #16]	; (8001d20 <FLASH_Erase_Sector+0x8c>)
 8001d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d12:	6113      	str	r3, [r2, #16]
}
 8001d14:	bf00      	nop
 8001d16:	3714      	adds	r7, #20
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	40023c00 	.word	0x40023c00

08001d24 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001d28:	4b20      	ldr	r3, [pc, #128]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d017      	beq.n	8001d64 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a1c      	ldr	r2, [pc, #112]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d3a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001d3e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001d40:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a19      	ldr	r2, [pc, #100]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a16      	ldr	r2, [pc, #88]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d56:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a13      	ldr	r2, [pc, #76]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d62:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d017      	beq.n	8001da0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001d70:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a0d      	ldr	r2, [pc, #52]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d7a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d86:	6013      	str	r3, [r2, #0]
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a07      	ldr	r2, [pc, #28]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d92:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a04      	ldr	r2, [pc, #16]	; (8001dac <FLASH_FlushCaches+0x88>)
 8001d9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d9e:	6013      	str	r3, [r2, #0]
  }
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40023c00 	.word	0x40023c00

08001db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b089      	sub	sp, #36	; 0x24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
 8001dca:	e165      	b.n	8002098 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001dcc:	2201      	movs	r2, #1
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	f040 8154 	bne.w	8002092 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d005      	beq.n	8001e02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d130      	bne.n	8001e64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	43db      	mvns	r3, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4013      	ands	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e38:	2201      	movs	r2, #1
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	091b      	lsrs	r3, r3, #4
 8001e4e:	f003 0201 	and.w	r2, r3, #1
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 0303 	and.w	r3, r3, #3
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	d017      	beq.n	8001ea0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 0303 	and.w	r3, r3, #3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d123      	bne.n	8001ef4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	08da      	lsrs	r2, r3, #3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3208      	adds	r2, #8
 8001eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	f003 0307 	and.w	r3, r3, #7
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	220f      	movs	r2, #15
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	69ba      	ldr	r2, [r7, #24]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	691a      	ldr	r2, [r3, #16]
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	f003 0307 	and.w	r3, r3, #7
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	08da      	lsrs	r2, r3, #3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3208      	adds	r2, #8
 8001eee:	69b9      	ldr	r1, [r7, #24]
 8001ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	2203      	movs	r2, #3
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 0203 	and.w	r2, r3, #3
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 80ae 	beq.w	8002092 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	4b5d      	ldr	r3, [pc, #372]	; (80020b0 <HAL_GPIO_Init+0x300>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3e:	4a5c      	ldr	r2, [pc, #368]	; (80020b0 <HAL_GPIO_Init+0x300>)
 8001f40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f44:	6453      	str	r3, [r2, #68]	; 0x44
 8001f46:	4b5a      	ldr	r3, [pc, #360]	; (80020b0 <HAL_GPIO_Init+0x300>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f52:	4a58      	ldr	r2, [pc, #352]	; (80020b4 <HAL_GPIO_Init+0x304>)
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	089b      	lsrs	r3, r3, #2
 8001f58:	3302      	adds	r3, #2
 8001f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	220f      	movs	r2, #15
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	4013      	ands	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a4f      	ldr	r2, [pc, #316]	; (80020b8 <HAL_GPIO_Init+0x308>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d025      	beq.n	8001fca <HAL_GPIO_Init+0x21a>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a4e      	ldr	r2, [pc, #312]	; (80020bc <HAL_GPIO_Init+0x30c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d01f      	beq.n	8001fc6 <HAL_GPIO_Init+0x216>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a4d      	ldr	r2, [pc, #308]	; (80020c0 <HAL_GPIO_Init+0x310>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d019      	beq.n	8001fc2 <HAL_GPIO_Init+0x212>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a4c      	ldr	r2, [pc, #304]	; (80020c4 <HAL_GPIO_Init+0x314>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d013      	beq.n	8001fbe <HAL_GPIO_Init+0x20e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a4b      	ldr	r2, [pc, #300]	; (80020c8 <HAL_GPIO_Init+0x318>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00d      	beq.n	8001fba <HAL_GPIO_Init+0x20a>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a4a      	ldr	r2, [pc, #296]	; (80020cc <HAL_GPIO_Init+0x31c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d007      	beq.n	8001fb6 <HAL_GPIO_Init+0x206>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a49      	ldr	r2, [pc, #292]	; (80020d0 <HAL_GPIO_Init+0x320>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d101      	bne.n	8001fb2 <HAL_GPIO_Init+0x202>
 8001fae:	2306      	movs	r3, #6
 8001fb0:	e00c      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fb2:	2307      	movs	r3, #7
 8001fb4:	e00a      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fb6:	2305      	movs	r3, #5
 8001fb8:	e008      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fba:	2304      	movs	r3, #4
 8001fbc:	e006      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e004      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	e002      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e000      	b.n	8001fcc <HAL_GPIO_Init+0x21c>
 8001fca:	2300      	movs	r3, #0
 8001fcc:	69fa      	ldr	r2, [r7, #28]
 8001fce:	f002 0203 	and.w	r2, r2, #3
 8001fd2:	0092      	lsls	r2, r2, #2
 8001fd4:	4093      	lsls	r3, r2
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fdc:	4935      	ldr	r1, [pc, #212]	; (80020b4 <HAL_GPIO_Init+0x304>)
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fea:	4b3a      	ldr	r3, [pc, #232]	; (80020d4 <HAL_GPIO_Init+0x324>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	43db      	mvns	r3, r3
 8001ff4:	69ba      	ldr	r2, [r7, #24]
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	4313      	orrs	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800200e:	4a31      	ldr	r2, [pc, #196]	; (80020d4 <HAL_GPIO_Init+0x324>)
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002014:	4b2f      	ldr	r3, [pc, #188]	; (80020d4 <HAL_GPIO_Init+0x324>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	43db      	mvns	r3, r3
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800202c:	2b00      	cmp	r3, #0
 800202e:	d003      	beq.n	8002038 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	4313      	orrs	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002038:	4a26      	ldr	r2, [pc, #152]	; (80020d4 <HAL_GPIO_Init+0x324>)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800203e:	4b25      	ldr	r3, [pc, #148]	; (80020d4 <HAL_GPIO_Init+0x324>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	43db      	mvns	r3, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4013      	ands	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d003      	beq.n	8002062 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002062:	4a1c      	ldr	r2, [pc, #112]	; (80020d4 <HAL_GPIO_Init+0x324>)
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002068:	4b1a      	ldr	r3, [pc, #104]	; (80020d4 <HAL_GPIO_Init+0x324>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	43db      	mvns	r3, r3
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	4013      	ands	r3, r2
 8002076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800208c:	4a11      	ldr	r2, [pc, #68]	; (80020d4 <HAL_GPIO_Init+0x324>)
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3301      	adds	r3, #1
 8002096:	61fb      	str	r3, [r7, #28]
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	2b0f      	cmp	r3, #15
 800209c:	f67f ae96 	bls.w	8001dcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020a0:	bf00      	nop
 80020a2:	bf00      	nop
 80020a4:	3724      	adds	r7, #36	; 0x24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40013800 	.word	0x40013800
 80020b8:	40020000 	.word	0x40020000
 80020bc:	40020400 	.word	0x40020400
 80020c0:	40020800 	.word	0x40020800
 80020c4:	40020c00 	.word	0x40020c00
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40021400 	.word	0x40021400
 80020d0:	40021800 	.word	0x40021800
 80020d4:	40013c00 	.word	0x40013c00

080020d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	460b      	mov	r3, r1
 80020e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	691a      	ldr	r2, [r3, #16]
 80020e8:	887b      	ldrh	r3, [r7, #2]
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d002      	beq.n	80020f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020f0:	2301      	movs	r3, #1
 80020f2:	73fb      	strb	r3, [r7, #15]
 80020f4:	e001      	b.n	80020fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	460b      	mov	r3, r1
 8002112:	807b      	strh	r3, [r7, #2]
 8002114:	4613      	mov	r3, r2
 8002116:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002118:	787b      	ldrb	r3, [r7, #1]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800211e:	887a      	ldrh	r2, [r7, #2]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002124:	e003      	b.n	800212e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002126:	887b      	ldrh	r3, [r7, #2]
 8002128:	041a      	lsls	r2, r3, #16
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	619a      	str	r2, [r3, #24]
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
	...

0800213c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
 8002144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e0cc      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002150:	4b68      	ldr	r3, [pc, #416]	; (80022f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 030f 	and.w	r3, r3, #15
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d90c      	bls.n	8002178 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215e:	4b65      	ldr	r3, [pc, #404]	; (80022f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002166:	4b63      	ldr	r3, [pc, #396]	; (80022f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d001      	beq.n	8002178 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e0b8      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d020      	beq.n	80021c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d005      	beq.n	800219c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002190:	4b59      	ldr	r3, [pc, #356]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	4a58      	ldr	r2, [pc, #352]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002196:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800219a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0308 	and.w	r3, r3, #8
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d005      	beq.n	80021b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021a8:	4b53      	ldr	r3, [pc, #332]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4a52      	ldr	r2, [pc, #328]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80021b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021b4:	4b50      	ldr	r3, [pc, #320]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	494d      	ldr	r1, [pc, #308]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021c2:	4313      	orrs	r3, r2
 80021c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d044      	beq.n	800225c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d107      	bne.n	80021ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021da:	4b47      	ldr	r3, [pc, #284]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d119      	bne.n	800221a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e07f      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d003      	beq.n	80021fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d107      	bne.n	800220a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021fa:	4b3f      	ldr	r3, [pc, #252]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d109      	bne.n	800221a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	e06f      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220a:	4b3b      	ldr	r3, [pc, #236]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e067      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800221a:	4b37      	ldr	r3, [pc, #220]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f023 0203 	bic.w	r2, r3, #3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4934      	ldr	r1, [pc, #208]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002228:	4313      	orrs	r3, r2
 800222a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800222c:	f7ff f9a0 	bl	8001570 <HAL_GetTick>
 8002230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002232:	e00a      	b.n	800224a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002234:	f7ff f99c 	bl	8001570 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002242:	4293      	cmp	r3, r2
 8002244:	d901      	bls.n	800224a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e04f      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800224a:	4b2b      	ldr	r3, [pc, #172]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 020c 	and.w	r2, r3, #12
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	429a      	cmp	r2, r3
 800225a:	d1eb      	bne.n	8002234 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800225c:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <HAL_RCC_ClockConfig+0x1b8>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d20c      	bcs.n	8002284 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226a:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <HAL_RCC_ClockConfig+0x1b8>)
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002272:	4b20      	ldr	r3, [pc, #128]	; (80022f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	429a      	cmp	r2, r3
 800227e:	d001      	beq.n	8002284 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e032      	b.n	80022ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0304 	and.w	r3, r3, #4
 800228c:	2b00      	cmp	r3, #0
 800228e:	d008      	beq.n	80022a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002290:	4b19      	ldr	r3, [pc, #100]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	4916      	ldr	r1, [pc, #88]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d009      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022ae:	4b12      	ldr	r3, [pc, #72]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	490e      	ldr	r1, [pc, #56]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022c2:	f000 f855 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 80022c6:	4602      	mov	r2, r0
 80022c8:	4b0b      	ldr	r3, [pc, #44]	; (80022f8 <HAL_RCC_ClockConfig+0x1bc>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	091b      	lsrs	r3, r3, #4
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	490a      	ldr	r1, [pc, #40]	; (80022fc <HAL_RCC_ClockConfig+0x1c0>)
 80022d4:	5ccb      	ldrb	r3, [r1, r3]
 80022d6:	fa22 f303 	lsr.w	r3, r2, r3
 80022da:	4a09      	ldr	r2, [pc, #36]	; (8002300 <HAL_RCC_ClockConfig+0x1c4>)
 80022dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80022de:	4b09      	ldr	r3, [pc, #36]	; (8002304 <HAL_RCC_ClockConfig+0x1c8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff f900 	bl	80014e8 <HAL_InitTick>

  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3710      	adds	r7, #16
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40023c00 	.word	0x40023c00
 80022f8:	40023800 	.word	0x40023800
 80022fc:	080043d4 	.word	0x080043d4
 8002300:	20000008 	.word	0x20000008
 8002304:	2000000c 	.word	0x2000000c

08002308 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800230c:	4b03      	ldr	r3, [pc, #12]	; (800231c <HAL_RCC_GetHCLKFreq+0x14>)
 800230e:	681b      	ldr	r3, [r3, #0]
}
 8002310:	4618      	mov	r0, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	20000008 	.word	0x20000008

08002320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002324:	f7ff fff0 	bl	8002308 <HAL_RCC_GetHCLKFreq>
 8002328:	4602      	mov	r2, r0
 800232a:	4b05      	ldr	r3, [pc, #20]	; (8002340 <HAL_RCC_GetPCLK1Freq+0x20>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	0a9b      	lsrs	r3, r3, #10
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	4903      	ldr	r1, [pc, #12]	; (8002344 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002336:	5ccb      	ldrb	r3, [r1, r3]
 8002338:	fa22 f303 	lsr.w	r3, r2, r3
}
 800233c:	4618      	mov	r0, r3
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40023800 	.word	0x40023800
 8002344:	080043e4 	.word	0x080043e4

08002348 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800234c:	f7ff ffdc 	bl	8002308 <HAL_RCC_GetHCLKFreq>
 8002350:	4602      	mov	r2, r0
 8002352:	4b05      	ldr	r3, [pc, #20]	; (8002368 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	0b5b      	lsrs	r3, r3, #13
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	4903      	ldr	r1, [pc, #12]	; (800236c <HAL_RCC_GetPCLK2Freq+0x24>)
 800235e:	5ccb      	ldrb	r3, [r1, r3]
 8002360:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002364:	4618      	mov	r0, r3
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40023800 	.word	0x40023800
 800236c:	080043e4 	.word	0x080043e4

08002370 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002374:	b0ae      	sub	sp, #184	; 0xb8
 8002376:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002378:	2300      	movs	r3, #0
 800237a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800237e:	2300      	movs	r3, #0
 8002380:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002384:	2300      	movs	r3, #0
 8002386:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800238a:	2300      	movs	r3, #0
 800238c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002390:	2300      	movs	r3, #0
 8002392:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002396:	4bcb      	ldr	r3, [pc, #812]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	2b0c      	cmp	r3, #12
 80023a0:	f200 8206 	bhi.w	80027b0 <HAL_RCC_GetSysClockFreq+0x440>
 80023a4:	a201      	add	r2, pc, #4	; (adr r2, 80023ac <HAL_RCC_GetSysClockFreq+0x3c>)
 80023a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023aa:	bf00      	nop
 80023ac:	080023e1 	.word	0x080023e1
 80023b0:	080027b1 	.word	0x080027b1
 80023b4:	080027b1 	.word	0x080027b1
 80023b8:	080027b1 	.word	0x080027b1
 80023bc:	080023e9 	.word	0x080023e9
 80023c0:	080027b1 	.word	0x080027b1
 80023c4:	080027b1 	.word	0x080027b1
 80023c8:	080027b1 	.word	0x080027b1
 80023cc:	080023f1 	.word	0x080023f1
 80023d0:	080027b1 	.word	0x080027b1
 80023d4:	080027b1 	.word	0x080027b1
 80023d8:	080027b1 	.word	0x080027b1
 80023dc:	080025e1 	.word	0x080025e1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80023e0:	4bb9      	ldr	r3, [pc, #740]	; (80026c8 <HAL_RCC_GetSysClockFreq+0x358>)
 80023e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80023e6:	e1e7      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023e8:	4bb8      	ldr	r3, [pc, #736]	; (80026cc <HAL_RCC_GetSysClockFreq+0x35c>)
 80023ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80023ee:	e1e3      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023f0:	4bb4      	ldr	r3, [pc, #720]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023fc:	4bb1      	ldr	r3, [pc, #708]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d071      	beq.n	80024ec <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002408:	4bae      	ldr	r3, [pc, #696]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	099b      	lsrs	r3, r3, #6
 800240e:	2200      	movs	r2, #0
 8002410:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002414:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002418:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800241c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002420:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002424:	2300      	movs	r3, #0
 8002426:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800242a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800242e:	4622      	mov	r2, r4
 8002430:	462b      	mov	r3, r5
 8002432:	f04f 0000 	mov.w	r0, #0
 8002436:	f04f 0100 	mov.w	r1, #0
 800243a:	0159      	lsls	r1, r3, #5
 800243c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002440:	0150      	lsls	r0, r2, #5
 8002442:	4602      	mov	r2, r0
 8002444:	460b      	mov	r3, r1
 8002446:	4621      	mov	r1, r4
 8002448:	1a51      	subs	r1, r2, r1
 800244a:	6439      	str	r1, [r7, #64]	; 0x40
 800244c:	4629      	mov	r1, r5
 800244e:	eb63 0301 	sbc.w	r3, r3, r1
 8002452:	647b      	str	r3, [r7, #68]	; 0x44
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f04f 0300 	mov.w	r3, #0
 800245c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002460:	4649      	mov	r1, r9
 8002462:	018b      	lsls	r3, r1, #6
 8002464:	4641      	mov	r1, r8
 8002466:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800246a:	4641      	mov	r1, r8
 800246c:	018a      	lsls	r2, r1, #6
 800246e:	4641      	mov	r1, r8
 8002470:	1a51      	subs	r1, r2, r1
 8002472:	63b9      	str	r1, [r7, #56]	; 0x38
 8002474:	4649      	mov	r1, r9
 8002476:	eb63 0301 	sbc.w	r3, r3, r1
 800247a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800247c:	f04f 0200 	mov.w	r2, #0
 8002480:	f04f 0300 	mov.w	r3, #0
 8002484:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002488:	4649      	mov	r1, r9
 800248a:	00cb      	lsls	r3, r1, #3
 800248c:	4641      	mov	r1, r8
 800248e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002492:	4641      	mov	r1, r8
 8002494:	00ca      	lsls	r2, r1, #3
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	4603      	mov	r3, r0
 800249c:	4622      	mov	r2, r4
 800249e:	189b      	adds	r3, r3, r2
 80024a0:	633b      	str	r3, [r7, #48]	; 0x30
 80024a2:	462b      	mov	r3, r5
 80024a4:	460a      	mov	r2, r1
 80024a6:	eb42 0303 	adc.w	r3, r2, r3
 80024aa:	637b      	str	r3, [r7, #52]	; 0x34
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80024b8:	4629      	mov	r1, r5
 80024ba:	024b      	lsls	r3, r1, #9
 80024bc:	4621      	mov	r1, r4
 80024be:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024c2:	4621      	mov	r1, r4
 80024c4:	024a      	lsls	r2, r1, #9
 80024c6:	4610      	mov	r0, r2
 80024c8:	4619      	mov	r1, r3
 80024ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024ce:	2200      	movs	r2, #0
 80024d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80024d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80024d8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80024dc:	f7fd fef0 	bl	80002c0 <__aeabi_uldivmod>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4613      	mov	r3, r2
 80024e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80024ea:	e067      	b.n	80025bc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ec:	4b75      	ldr	r3, [pc, #468]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	099b      	lsrs	r3, r3, #6
 80024f2:	2200      	movs	r2, #0
 80024f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80024f8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80024fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002504:	67bb      	str	r3, [r7, #120]	; 0x78
 8002506:	2300      	movs	r3, #0
 8002508:	67fb      	str	r3, [r7, #124]	; 0x7c
 800250a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800250e:	4622      	mov	r2, r4
 8002510:	462b      	mov	r3, r5
 8002512:	f04f 0000 	mov.w	r0, #0
 8002516:	f04f 0100 	mov.w	r1, #0
 800251a:	0159      	lsls	r1, r3, #5
 800251c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002520:	0150      	lsls	r0, r2, #5
 8002522:	4602      	mov	r2, r0
 8002524:	460b      	mov	r3, r1
 8002526:	4621      	mov	r1, r4
 8002528:	1a51      	subs	r1, r2, r1
 800252a:	62b9      	str	r1, [r7, #40]	; 0x28
 800252c:	4629      	mov	r1, r5
 800252e:	eb63 0301 	sbc.w	r3, r3, r1
 8002532:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002534:	f04f 0200 	mov.w	r2, #0
 8002538:	f04f 0300 	mov.w	r3, #0
 800253c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002540:	4649      	mov	r1, r9
 8002542:	018b      	lsls	r3, r1, #6
 8002544:	4641      	mov	r1, r8
 8002546:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800254a:	4641      	mov	r1, r8
 800254c:	018a      	lsls	r2, r1, #6
 800254e:	4641      	mov	r1, r8
 8002550:	ebb2 0a01 	subs.w	sl, r2, r1
 8002554:	4649      	mov	r1, r9
 8002556:	eb63 0b01 	sbc.w	fp, r3, r1
 800255a:	f04f 0200 	mov.w	r2, #0
 800255e:	f04f 0300 	mov.w	r3, #0
 8002562:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002566:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800256a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800256e:	4692      	mov	sl, r2
 8002570:	469b      	mov	fp, r3
 8002572:	4623      	mov	r3, r4
 8002574:	eb1a 0303 	adds.w	r3, sl, r3
 8002578:	623b      	str	r3, [r7, #32]
 800257a:	462b      	mov	r3, r5
 800257c:	eb4b 0303 	adc.w	r3, fp, r3
 8002580:	627b      	str	r3, [r7, #36]	; 0x24
 8002582:	f04f 0200 	mov.w	r2, #0
 8002586:	f04f 0300 	mov.w	r3, #0
 800258a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800258e:	4629      	mov	r1, r5
 8002590:	028b      	lsls	r3, r1, #10
 8002592:	4621      	mov	r1, r4
 8002594:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002598:	4621      	mov	r1, r4
 800259a:	028a      	lsls	r2, r1, #10
 800259c:	4610      	mov	r0, r2
 800259e:	4619      	mov	r1, r3
 80025a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025a4:	2200      	movs	r2, #0
 80025a6:	673b      	str	r3, [r7, #112]	; 0x70
 80025a8:	677a      	str	r2, [r7, #116]	; 0x74
 80025aa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80025ae:	f7fd fe87 	bl	80002c0 <__aeabi_uldivmod>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	4613      	mov	r3, r2
 80025b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80025bc:	4b41      	ldr	r3, [pc, #260]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	0c1b      	lsrs	r3, r3, #16
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	3301      	adds	r3, #1
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco / pllp;
 80025ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80025d2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80025de:	e0eb      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025e0:	4b38      	ldr	r3, [pc, #224]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025ec:	4b35      	ldr	r3, [pc, #212]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d06b      	beq.n	80026d0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025f8:	4b32      	ldr	r3, [pc, #200]	; (80026c4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	099b      	lsrs	r3, r3, #6
 80025fe:	2200      	movs	r2, #0
 8002600:	66bb      	str	r3, [r7, #104]	; 0x68
 8002602:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002604:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800260a:	663b      	str	r3, [r7, #96]	; 0x60
 800260c:	2300      	movs	r3, #0
 800260e:	667b      	str	r3, [r7, #100]	; 0x64
 8002610:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002614:	4622      	mov	r2, r4
 8002616:	462b      	mov	r3, r5
 8002618:	f04f 0000 	mov.w	r0, #0
 800261c:	f04f 0100 	mov.w	r1, #0
 8002620:	0159      	lsls	r1, r3, #5
 8002622:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002626:	0150      	lsls	r0, r2, #5
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	4621      	mov	r1, r4
 800262e:	1a51      	subs	r1, r2, r1
 8002630:	61b9      	str	r1, [r7, #24]
 8002632:	4629      	mov	r1, r5
 8002634:	eb63 0301 	sbc.w	r3, r3, r1
 8002638:	61fb      	str	r3, [r7, #28]
 800263a:	f04f 0200 	mov.w	r2, #0
 800263e:	f04f 0300 	mov.w	r3, #0
 8002642:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002646:	4659      	mov	r1, fp
 8002648:	018b      	lsls	r3, r1, #6
 800264a:	4651      	mov	r1, sl
 800264c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002650:	4651      	mov	r1, sl
 8002652:	018a      	lsls	r2, r1, #6
 8002654:	4651      	mov	r1, sl
 8002656:	ebb2 0801 	subs.w	r8, r2, r1
 800265a:	4659      	mov	r1, fp
 800265c:	eb63 0901 	sbc.w	r9, r3, r1
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	f04f 0300 	mov.w	r3, #0
 8002668:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800266c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002670:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002674:	4690      	mov	r8, r2
 8002676:	4699      	mov	r9, r3
 8002678:	4623      	mov	r3, r4
 800267a:	eb18 0303 	adds.w	r3, r8, r3
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	462b      	mov	r3, r5
 8002682:	eb49 0303 	adc.w	r3, r9, r3
 8002686:	617b      	str	r3, [r7, #20]
 8002688:	f04f 0200 	mov.w	r2, #0
 800268c:	f04f 0300 	mov.w	r3, #0
 8002690:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002694:	4629      	mov	r1, r5
 8002696:	024b      	lsls	r3, r1, #9
 8002698:	4621      	mov	r1, r4
 800269a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800269e:	4621      	mov	r1, r4
 80026a0:	024a      	lsls	r2, r1, #9
 80026a2:	4610      	mov	r0, r2
 80026a4:	4619      	mov	r1, r3
 80026a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026aa:	2200      	movs	r2, #0
 80026ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80026ae:	65fa      	str	r2, [r7, #92]	; 0x5c
 80026b0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80026b4:	f7fd fe04 	bl	80002c0 <__aeabi_uldivmod>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4613      	mov	r3, r2
 80026be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026c2:	e065      	b.n	8002790 <HAL_RCC_GetSysClockFreq+0x420>
 80026c4:	40023800 	.word	0x40023800
 80026c8:	00f42400 	.word	0x00f42400
 80026cc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d0:	4b3d      	ldr	r3, [pc, #244]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x458>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	099b      	lsrs	r3, r3, #6
 80026d6:	2200      	movs	r2, #0
 80026d8:	4618      	mov	r0, r3
 80026da:	4611      	mov	r1, r2
 80026dc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026e0:	653b      	str	r3, [r7, #80]	; 0x50
 80026e2:	2300      	movs	r3, #0
 80026e4:	657b      	str	r3, [r7, #84]	; 0x54
 80026e6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80026ea:	4642      	mov	r2, r8
 80026ec:	464b      	mov	r3, r9
 80026ee:	f04f 0000 	mov.w	r0, #0
 80026f2:	f04f 0100 	mov.w	r1, #0
 80026f6:	0159      	lsls	r1, r3, #5
 80026f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026fc:	0150      	lsls	r0, r2, #5
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	4641      	mov	r1, r8
 8002704:	1a51      	subs	r1, r2, r1
 8002706:	60b9      	str	r1, [r7, #8]
 8002708:	4649      	mov	r1, r9
 800270a:	eb63 0301 	sbc.w	r3, r3, r1
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800271c:	4659      	mov	r1, fp
 800271e:	018b      	lsls	r3, r1, #6
 8002720:	4651      	mov	r1, sl
 8002722:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002726:	4651      	mov	r1, sl
 8002728:	018a      	lsls	r2, r1, #6
 800272a:	4651      	mov	r1, sl
 800272c:	1a54      	subs	r4, r2, r1
 800272e:	4659      	mov	r1, fp
 8002730:	eb63 0501 	sbc.w	r5, r3, r1
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	00eb      	lsls	r3, r5, #3
 800273e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002742:	00e2      	lsls	r2, r4, #3
 8002744:	4614      	mov	r4, r2
 8002746:	461d      	mov	r5, r3
 8002748:	4643      	mov	r3, r8
 800274a:	18e3      	adds	r3, r4, r3
 800274c:	603b      	str	r3, [r7, #0]
 800274e:	464b      	mov	r3, r9
 8002750:	eb45 0303 	adc.w	r3, r5, r3
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002762:	4629      	mov	r1, r5
 8002764:	028b      	lsls	r3, r1, #10
 8002766:	4621      	mov	r1, r4
 8002768:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800276c:	4621      	mov	r1, r4
 800276e:	028a      	lsls	r2, r1, #10
 8002770:	4610      	mov	r0, r2
 8002772:	4619      	mov	r1, r3
 8002774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002778:	2200      	movs	r2, #0
 800277a:	64bb      	str	r3, [r7, #72]	; 0x48
 800277c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800277e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002782:	f7fd fd9d 	bl	80002c0 <__aeabi_uldivmod>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4613      	mov	r3, r2
 800278c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002790:	4b0d      	ldr	r3, [pc, #52]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	0f1b      	lsrs	r3, r3, #28
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco / pllr;
 800279e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80027a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027ae:	e003      	b.n	80027b8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027b0:	4b06      	ldr	r3, [pc, #24]	; (80027cc <HAL_RCC_GetSysClockFreq+0x45c>)
 80027b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	37b8      	adds	r7, #184	; 0xb8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027c6:	bf00      	nop
 80027c8:	40023800 	.word	0x40023800
 80027cc:	00f42400 	.word	0x00f42400

080027d0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e28d      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f000 8083 	beq.w	80028f6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80027f0:	4b94      	ldr	r3, [pc, #592]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 030c 	and.w	r3, r3, #12
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d019      	beq.n	8002830 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027fc:	4b91      	ldr	r3, [pc, #580]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 030c 	and.w	r3, r3, #12
        || \
 8002804:	2b08      	cmp	r3, #8
 8002806:	d106      	bne.n	8002816 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002808:	4b8e      	ldr	r3, [pc, #568]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002810:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002814:	d00c      	beq.n	8002830 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002816:	4b8b      	ldr	r3, [pc, #556]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800281e:	2b0c      	cmp	r3, #12
 8002820:	d112      	bne.n	8002848 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002822:	4b88      	ldr	r3, [pc, #544]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800282a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800282e:	d10b      	bne.n	8002848 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002830:	4b84      	ldr	r3, [pc, #528]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d05b      	beq.n	80028f4 <HAL_RCC_OscConfig+0x124>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d157      	bne.n	80028f4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e25a      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002850:	d106      	bne.n	8002860 <HAL_RCC_OscConfig+0x90>
 8002852:	4b7c      	ldr	r3, [pc, #496]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a7b      	ldr	r2, [pc, #492]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e01d      	b.n	800289c <HAL_RCC_OscConfig+0xcc>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002868:	d10c      	bne.n	8002884 <HAL_RCC_OscConfig+0xb4>
 800286a:	4b76      	ldr	r3, [pc, #472]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a75      	ldr	r2, [pc, #468]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002870:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	4b73      	ldr	r3, [pc, #460]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a72      	ldr	r2, [pc, #456]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e00b      	b.n	800289c <HAL_RCC_OscConfig+0xcc>
 8002884:	4b6f      	ldr	r3, [pc, #444]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a6e      	ldr	r2, [pc, #440]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 800288a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800288e:	6013      	str	r3, [r2, #0]
 8002890:	4b6c      	ldr	r3, [pc, #432]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a6b      	ldr	r2, [pc, #428]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800289a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d013      	beq.n	80028cc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a4:	f7fe fe64 	bl	8001570 <HAL_GetTick>
 80028a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028aa:	e008      	b.n	80028be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ac:	f7fe fe60 	bl	8001570 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	2b64      	cmp	r3, #100	; 0x64
 80028b8:	d901      	bls.n	80028be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028ba:	2303      	movs	r3, #3
 80028bc:	e21f      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028be:	4b61      	ldr	r3, [pc, #388]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d0f0      	beq.n	80028ac <HAL_RCC_OscConfig+0xdc>
 80028ca:	e014      	b.n	80028f6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7fe fe50 	bl	8001570 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7fe fe4c 	bl	8001570 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	; 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e20b      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e6:	4b57      	ldr	r3, [pc, #348]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x104>
 80028f2:	e000      	b.n	80028f6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d06f      	beq.n	80029e2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002902:	4b50      	ldr	r3, [pc, #320]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b00      	cmp	r3, #0
 800290c:	d017      	beq.n	800293e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800290e:	4b4d      	ldr	r3, [pc, #308]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	f003 030c 	and.w	r3, r3, #12
        || \
 8002916:	2b08      	cmp	r3, #8
 8002918:	d105      	bne.n	8002926 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800291a:	4b4a      	ldr	r3, [pc, #296]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00b      	beq.n	800293e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002926:	4b47      	ldr	r3, [pc, #284]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800292e:	2b0c      	cmp	r3, #12
 8002930:	d11c      	bne.n	800296c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002932:	4b44      	ldr	r3, [pc, #272]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d116      	bne.n	800296c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293e:	4b41      	ldr	r3, [pc, #260]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b00      	cmp	r3, #0
 8002948:	d005      	beq.n	8002956 <HAL_RCC_OscConfig+0x186>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d001      	beq.n	8002956 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e1d3      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002956:	4b3b      	ldr	r3, [pc, #236]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	00db      	lsls	r3, r3, #3
 8002964:	4937      	ldr	r1, [pc, #220]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002966:	4313      	orrs	r3, r2
 8002968:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800296a:	e03a      	b.n	80029e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d020      	beq.n	80029b6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002974:	4b34      	ldr	r3, [pc, #208]	; (8002a48 <HAL_RCC_OscConfig+0x278>)
 8002976:	2201      	movs	r2, #1
 8002978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297a:	f7fe fdf9 	bl	8001570 <HAL_GetTick>
 800297e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002982:	f7fe fdf5 	bl	8001570 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e1b4      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002994:	4b2b      	ldr	r3, [pc, #172]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d0f0      	beq.n	8002982 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a0:	4b28      	ldr	r3, [pc, #160]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	691b      	ldr	r3, [r3, #16]
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4925      	ldr	r1, [pc, #148]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	600b      	str	r3, [r1, #0]
 80029b4:	e015      	b.n	80029e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029b6:	4b24      	ldr	r3, [pc, #144]	; (8002a48 <HAL_RCC_OscConfig+0x278>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029bc:	f7fe fdd8 	bl	8001570 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029c4:	f7fe fdd4 	bl	8001570 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e193      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029d6:	4b1b      	ldr	r3, [pc, #108]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d036      	beq.n	8002a5c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695b      	ldr	r3, [r3, #20]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d016      	beq.n	8002a24 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f6:	4b15      	ldr	r3, [pc, #84]	; (8002a4c <HAL_RCC_OscConfig+0x27c>)
 80029f8:	2201      	movs	r2, #1
 80029fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fc:	f7fe fdb8 	bl	8001570 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a04:	f7fe fdb4 	bl	8001570 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e173      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a16:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <HAL_RCC_OscConfig+0x274>)
 8002a18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x234>
 8002a22:	e01b      	b.n	8002a5c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a24:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_RCC_OscConfig+0x27c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2a:	f7fe fda1 	bl	8001570 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a30:	e00e      	b.n	8002a50 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a32:	f7fe fd9d 	bl	8001570 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d907      	bls.n	8002a50 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e15c      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
 8002a44:	40023800 	.word	0x40023800
 8002a48:	42470000 	.word	0x42470000
 8002a4c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a50:	4b8a      	ldr	r3, [pc, #552]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002a52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1ea      	bne.n	8002a32 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 8097 	beq.w	8002b98 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a6e:	4b83      	ldr	r3, [pc, #524]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10f      	bne.n	8002a9a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	4b7f      	ldr	r3, [pc, #508]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	4a7e      	ldr	r2, [pc, #504]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002a84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a88:	6413      	str	r3, [r2, #64]	; 0x40
 8002a8a:	4b7c      	ldr	r3, [pc, #496]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a96:	2301      	movs	r3, #1
 8002a98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9a:	4b79      	ldr	r3, [pc, #484]	; (8002c80 <HAL_RCC_OscConfig+0x4b0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d118      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aa6:	4b76      	ldr	r3, [pc, #472]	; (8002c80 <HAL_RCC_OscConfig+0x4b0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a75      	ldr	r2, [pc, #468]	; (8002c80 <HAL_RCC_OscConfig+0x4b0>)
 8002aac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ab2:	f7fe fd5d 	bl	8001570 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aba:	f7fe fd59 	bl	8001570 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e118      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	4b6c      	ldr	r3, [pc, #432]	; (8002c80 <HAL_RCC_OscConfig+0x4b0>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d106      	bne.n	8002aee <HAL_RCC_OscConfig+0x31e>
 8002ae0:	4b66      	ldr	r3, [pc, #408]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ae4:	4a65      	ldr	r2, [pc, #404]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002ae6:	f043 0301 	orr.w	r3, r3, #1
 8002aea:	6713      	str	r3, [r2, #112]	; 0x70
 8002aec:	e01c      	b.n	8002b28 <HAL_RCC_OscConfig+0x358>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	2b05      	cmp	r3, #5
 8002af4:	d10c      	bne.n	8002b10 <HAL_RCC_OscConfig+0x340>
 8002af6:	4b61      	ldr	r3, [pc, #388]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002afa:	4a60      	ldr	r2, [pc, #384]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002afc:	f043 0304 	orr.w	r3, r3, #4
 8002b00:	6713      	str	r3, [r2, #112]	; 0x70
 8002b02:	4b5e      	ldr	r3, [pc, #376]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b06:	4a5d      	ldr	r2, [pc, #372]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	6713      	str	r3, [r2, #112]	; 0x70
 8002b0e:	e00b      	b.n	8002b28 <HAL_RCC_OscConfig+0x358>
 8002b10:	4b5a      	ldr	r3, [pc, #360]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b14:	4a59      	ldr	r2, [pc, #356]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b16:	f023 0301 	bic.w	r3, r3, #1
 8002b1a:	6713      	str	r3, [r2, #112]	; 0x70
 8002b1c:	4b57      	ldr	r3, [pc, #348]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b20:	4a56      	ldr	r2, [pc, #344]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b22:	f023 0304 	bic.w	r3, r3, #4
 8002b26:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d015      	beq.n	8002b5c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b30:	f7fe fd1e 	bl	8001570 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b36:	e00a      	b.n	8002b4e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b38:	f7fe fd1a 	bl	8001570 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e0d7      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b4e:	4b4b      	ldr	r3, [pc, #300]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0ee      	beq.n	8002b38 <HAL_RCC_OscConfig+0x368>
 8002b5a:	e014      	b.n	8002b86 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5c:	f7fe fd08 	bl	8001570 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b62:	e00a      	b.n	8002b7a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b64:	f7fe fd04 	bl	8001570 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e0c1      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7a:	4b40      	ldr	r3, [pc, #256]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1ee      	bne.n	8002b64 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b86:	7dfb      	ldrb	r3, [r7, #23]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d105      	bne.n	8002b98 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b8c:	4b3b      	ldr	r3, [pc, #236]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b90:	4a3a      	ldr	r2, [pc, #232]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002b92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b96:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 80ad 	beq.w	8002cfc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ba2:	4b36      	ldr	r3, [pc, #216]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d060      	beq.n	8002c70 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d145      	bne.n	8002c42 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb6:	4b33      	ldr	r3, [pc, #204]	; (8002c84 <HAL_RCC_OscConfig+0x4b4>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbc:	f7fe fcd8 	bl	8001570 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc4:	f7fe fcd4 	bl	8001570 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e093      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bd6:	4b29      	ldr	r3, [pc, #164]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1f0      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69da      	ldr	r2, [r3, #28]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a1b      	ldr	r3, [r3, #32]
 8002bea:	431a      	orrs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	019b      	lsls	r3, r3, #6
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf8:	085b      	lsrs	r3, r3, #1
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	041b      	lsls	r3, r3, #16
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c04:	061b      	lsls	r3, r3, #24
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	071b      	lsls	r3, r3, #28
 8002c0e:	491b      	ldr	r1, [pc, #108]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c14:	4b1b      	ldr	r3, [pc, #108]	; (8002c84 <HAL_RCC_OscConfig+0x4b4>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1a:	f7fe fca9 	bl	8001570 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c20:	e008      	b.n	8002c34 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c22:	f7fe fca5 	bl	8001570 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e064      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c34:	4b11      	ldr	r3, [pc, #68]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0f0      	beq.n	8002c22 <HAL_RCC_OscConfig+0x452>
 8002c40:	e05c      	b.n	8002cfc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c42:	4b10      	ldr	r3, [pc, #64]	; (8002c84 <HAL_RCC_OscConfig+0x4b4>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c48:	f7fe fc92 	bl	8001570 <HAL_GetTick>
 8002c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c50:	f7fe fc8e 	bl	8001570 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e04d      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c62:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <HAL_RCC_OscConfig+0x4ac>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1f0      	bne.n	8002c50 <HAL_RCC_OscConfig+0x480>
 8002c6e:	e045      	b.n	8002cfc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d107      	bne.n	8002c88 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e040      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
 8002c7c:	40023800 	.word	0x40023800
 8002c80:	40007000 	.word	0x40007000
 8002c84:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c88:	4b1f      	ldr	r3, [pc, #124]	; (8002d08 <HAL_RCC_OscConfig+0x538>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d030      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d129      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d122      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cb8:	4013      	ands	r3, r2
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002cbe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d119      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	085b      	lsrs	r3, r3, #1
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d10f      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d107      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d001      	beq.n	8002cfc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e000      	b.n	8002cfe <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40023800 	.word	0x40023800

08002d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e042      	b.n	8002da4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d106      	bne.n	8002d38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7fe fa9c 	bl	8001270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2224      	movs	r2, #36	; 0x24
 8002d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f000 fa09 	bl	8003168 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	691a      	ldr	r2, [r3, #16]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	695a      	ldr	r2, [r3, #20]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3708      	adds	r7, #8
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}

08002dac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b08a      	sub	sp, #40	; 0x28
 8002db0:	af02      	add	r7, sp, #8
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	603b      	str	r3, [r7, #0]
 8002db8:	4613      	mov	r3, r2
 8002dba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b20      	cmp	r3, #32
 8002dca:	d175      	bne.n	8002eb8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d002      	beq.n	8002dd8 <HAL_UART_Transmit+0x2c>
 8002dd2:	88fb      	ldrh	r3, [r7, #6]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d101      	bne.n	8002ddc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e06e      	b.n	8002eba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2221      	movs	r2, #33	; 0x21
 8002de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dea:	f7fe fbc1 	bl	8001570 <HAL_GetTick>
 8002dee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	88fa      	ldrh	r2, [r7, #6]
 8002df4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	88fa      	ldrh	r2, [r7, #6]
 8002dfa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e04:	d108      	bne.n	8002e18 <HAL_UART_Transmit+0x6c>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d104      	bne.n	8002e18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	61bb      	str	r3, [r7, #24]
 8002e16:	e003      	b.n	8002e20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e20:	e02e      	b.n	8002e80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	9300      	str	r3, [sp, #0]
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2180      	movs	r1, #128	; 0x80
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 f8df 	bl	8002ff0 <UART_WaitOnFlagUntilTimeout>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002e40:	2303      	movs	r3, #3
 8002e42:	e03a      	b.n	8002eba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10b      	bne.n	8002e62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	3302      	adds	r3, #2
 8002e5e:	61bb      	str	r3, [r7, #24]
 8002e60:	e007      	b.n	8002e72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	781a      	ldrb	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1cb      	bne.n	8002e22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	2200      	movs	r2, #0
 8002e92:	2140      	movs	r1, #64	; 0x40
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 f8ab 	bl	8002ff0 <UART_WaitOnFlagUntilTimeout>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d005      	beq.n	8002eac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e006      	b.n	8002eba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2220      	movs	r2, #32
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	e000      	b.n	8002eba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002eb8:	2302      	movs	r3, #2
  }
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3720      	adds	r7, #32
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b08a      	sub	sp, #40	; 0x28
 8002ec6:	af02      	add	r7, sp, #8
 8002ec8:	60f8      	str	r0, [r7, #12]
 8002eca:	60b9      	str	r1, [r7, #8]
 8002ecc:	603b      	str	r3, [r7, #0]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	f040 8081 	bne.w	8002fe6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d002      	beq.n	8002ef0 <HAL_UART_Receive+0x2e>
 8002eea:	88fb      	ldrh	r3, [r7, #6]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d101      	bne.n	8002ef4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e079      	b.n	8002fe8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2222      	movs	r2, #34	; 0x22
 8002efe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002f08:	f7fe fb32 	bl	8001570 <HAL_GetTick>
 8002f0c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	88fa      	ldrh	r2, [r7, #6]
 8002f12:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	88fa      	ldrh	r2, [r7, #6]
 8002f18:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f22:	d108      	bne.n	8002f36 <HAL_UART_Receive+0x74>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d104      	bne.n	8002f36 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	61bb      	str	r3, [r7, #24]
 8002f34:	e003      	b.n	8002f3e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002f3e:	e047      	b.n	8002fd0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	2200      	movs	r2, #0
 8002f48:	2120      	movs	r1, #32
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f000 f850 	bl	8002ff0 <UART_WaitOnFlagUntilTimeout>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e042      	b.n	8002fe8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10c      	bne.n	8002f82 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f74:	b29a      	uxth	r2, r3
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	3302      	adds	r3, #2
 8002f7e:	61bb      	str	r3, [r7, #24]
 8002f80:	e01f      	b.n	8002fc2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f8a:	d007      	beq.n	8002f9c <HAL_UART_Receive+0xda>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10a      	bne.n	8002faa <HAL_UART_Receive+0xe8>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d106      	bne.n	8002faa <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	b2da      	uxtb	r2, r3
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	701a      	strb	r2, [r3, #0]
 8002fa8:	e008      	b.n	8002fbc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fb6:	b2da      	uxtb	r2, r3
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1b2      	bne.n	8002f40 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	e000      	b.n	8002fe8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002fe6:	2302      	movs	r3, #2
  }
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3720      	adds	r7, #32
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	603b      	str	r3, [r7, #0]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003000:	e03b      	b.n	800307a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003008:	d037      	beq.n	800307a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300a:	f7fe fab1 	bl	8001570 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	6a3a      	ldr	r2, [r7, #32]
 8003016:	429a      	cmp	r2, r3
 8003018:	d302      	bcc.n	8003020 <UART_WaitOnFlagUntilTimeout+0x30>
 800301a:	6a3b      	ldr	r3, [r7, #32]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e03a      	b.n	800309a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0304 	and.w	r3, r3, #4
 800302e:	2b00      	cmp	r3, #0
 8003030:	d023      	beq.n	800307a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	2b80      	cmp	r3, #128	; 0x80
 8003036:	d020      	beq.n	800307a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2b40      	cmp	r3, #64	; 0x40
 800303c:	d01d      	beq.n	800307a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0308 	and.w	r3, r3, #8
 8003048:	2b08      	cmp	r3, #8
 800304a:	d116      	bne.n	800307a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800304c:	2300      	movs	r3, #0
 800304e:	617b      	str	r3, [r7, #20]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f000 f81d 	bl	80030a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2208      	movs	r2, #8
 800306c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e00f      	b.n	800309a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	4013      	ands	r3, r2
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	429a      	cmp	r2, r3
 8003088:	bf0c      	ite	eq
 800308a:	2301      	moveq	r3, #1
 800308c:	2300      	movne	r3, #0
 800308e:	b2db      	uxtb	r3, r3
 8003090:	461a      	mov	r2, r3
 8003092:	79fb      	ldrb	r3, [r7, #7]
 8003094:	429a      	cmp	r2, r3
 8003096:	d0b4      	beq.n	8003002 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3718      	adds	r7, #24
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b095      	sub	sp, #84	; 0x54
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	330c      	adds	r3, #12
 80030b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030b4:	e853 3f00 	ldrex	r3, [r3]
 80030b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80030ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80030c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	330c      	adds	r3, #12
 80030c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80030ca:	643a      	str	r2, [r7, #64]	; 0x40
 80030cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80030d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80030d2:	e841 2300 	strex	r3, r2, [r1]
 80030d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80030d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1e5      	bne.n	80030aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	3314      	adds	r3, #20
 80030e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030e6:	6a3b      	ldr	r3, [r7, #32]
 80030e8:	e853 3f00 	ldrex	r3, [r3]
 80030ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	f023 0301 	bic.w	r3, r3, #1
 80030f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	3314      	adds	r3, #20
 80030fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003100:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003102:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003106:	e841 2300 	strex	r3, r2, [r1]
 800310a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800310c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1e5      	bne.n	80030de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	2b01      	cmp	r3, #1
 8003118:	d119      	bne.n	800314e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	330c      	adds	r3, #12
 8003120:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	e853 3f00 	ldrex	r3, [r3]
 8003128:	60bb      	str	r3, [r7, #8]
   return(result);
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	f023 0310 	bic.w	r3, r3, #16
 8003130:	647b      	str	r3, [r7, #68]	; 0x44
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	330c      	adds	r3, #12
 8003138:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800313a:	61ba      	str	r2, [r7, #24]
 800313c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800313e:	6979      	ldr	r1, [r7, #20]
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	e841 2300 	strex	r3, r2, [r1]
 8003146:	613b      	str	r3, [r7, #16]
   return(result);
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1e5      	bne.n	800311a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2220      	movs	r2, #32
 8003152:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800315c:	bf00      	nop
 800315e:	3754      	adds	r7, #84	; 0x54
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800316c:	b0c0      	sub	sp, #256	; 0x100
 800316e:	af00      	add	r7, sp, #0
 8003170:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003184:	68d9      	ldr	r1, [r3, #12]
 8003186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	ea40 0301 	orr.w	r3, r0, r1
 8003190:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	431a      	orrs	r2, r3
 80031a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031a4:	695b      	ldr	r3, [r3, #20]
 80031a6:	431a      	orrs	r2, r3
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80031b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80031c0:	f021 010c 	bic.w	r1, r1, #12
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80031ce:	430b      	orrs	r3, r1
 80031d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80031de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e2:	6999      	ldr	r1, [r3, #24]
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	ea40 0301 	orr.w	r3, r0, r1
 80031ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	4b8f      	ldr	r3, [pc, #572]	; (8003434 <UART_SetConfig+0x2cc>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d005      	beq.n	8003208 <UART_SetConfig+0xa0>
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4b8d      	ldr	r3, [pc, #564]	; (8003438 <UART_SetConfig+0x2d0>)
 8003204:	429a      	cmp	r2, r3
 8003206:	d104      	bne.n	8003212 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003208:	f7ff f89e 	bl	8002348 <HAL_RCC_GetPCLK2Freq>
 800320c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003210:	e003      	b.n	800321a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003212:	f7ff f885 	bl	8002320 <HAL_RCC_GetPCLK1Freq>
 8003216:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321e:	69db      	ldr	r3, [r3, #28]
 8003220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003224:	f040 810c 	bne.w	8003440 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800322c:	2200      	movs	r2, #0
 800322e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003232:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003236:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800323a:	4622      	mov	r2, r4
 800323c:	462b      	mov	r3, r5
 800323e:	1891      	adds	r1, r2, r2
 8003240:	65b9      	str	r1, [r7, #88]	; 0x58
 8003242:	415b      	adcs	r3, r3
 8003244:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003246:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800324a:	4621      	mov	r1, r4
 800324c:	eb12 0801 	adds.w	r8, r2, r1
 8003250:	4629      	mov	r1, r5
 8003252:	eb43 0901 	adc.w	r9, r3, r1
 8003256:	f04f 0200 	mov.w	r2, #0
 800325a:	f04f 0300 	mov.w	r3, #0
 800325e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003262:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003266:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326a:	4690      	mov	r8, r2
 800326c:	4699      	mov	r9, r3
 800326e:	4623      	mov	r3, r4
 8003270:	eb18 0303 	adds.w	r3, r8, r3
 8003274:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003278:	462b      	mov	r3, r5
 800327a:	eb49 0303 	adc.w	r3, r9, r3
 800327e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800328e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003292:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003296:	460b      	mov	r3, r1
 8003298:	18db      	adds	r3, r3, r3
 800329a:	653b      	str	r3, [r7, #80]	; 0x50
 800329c:	4613      	mov	r3, r2
 800329e:	eb42 0303 	adc.w	r3, r2, r3
 80032a2:	657b      	str	r3, [r7, #84]	; 0x54
 80032a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80032a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80032ac:	f7fd f808 	bl	80002c0 <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4b61      	ldr	r3, [pc, #388]	; (800343c <UART_SetConfig+0x2d4>)
 80032b6:	fba3 2302 	umull	r2, r3, r3, r2
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	011c      	lsls	r4, r3, #4
 80032be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80032cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80032d0:	4642      	mov	r2, r8
 80032d2:	464b      	mov	r3, r9
 80032d4:	1891      	adds	r1, r2, r2
 80032d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80032d8:	415b      	adcs	r3, r3
 80032da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80032e0:	4641      	mov	r1, r8
 80032e2:	eb12 0a01 	adds.w	sl, r2, r1
 80032e6:	4649      	mov	r1, r9
 80032e8:	eb43 0b01 	adc.w	fp, r3, r1
 80032ec:	f04f 0200 	mov.w	r2, #0
 80032f0:	f04f 0300 	mov.w	r3, #0
 80032f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80032f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80032fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003300:	4692      	mov	sl, r2
 8003302:	469b      	mov	fp, r3
 8003304:	4643      	mov	r3, r8
 8003306:	eb1a 0303 	adds.w	r3, sl, r3
 800330a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800330e:	464b      	mov	r3, r9
 8003310:	eb4b 0303 	adc.w	r3, fp, r3
 8003314:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003324:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003328:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800332c:	460b      	mov	r3, r1
 800332e:	18db      	adds	r3, r3, r3
 8003330:	643b      	str	r3, [r7, #64]	; 0x40
 8003332:	4613      	mov	r3, r2
 8003334:	eb42 0303 	adc.w	r3, r2, r3
 8003338:	647b      	str	r3, [r7, #68]	; 0x44
 800333a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800333e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003342:	f7fc ffbd 	bl	80002c0 <__aeabi_uldivmod>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4611      	mov	r1, r2
 800334c:	4b3b      	ldr	r3, [pc, #236]	; (800343c <UART_SetConfig+0x2d4>)
 800334e:	fba3 2301 	umull	r2, r3, r3, r1
 8003352:	095b      	lsrs	r3, r3, #5
 8003354:	2264      	movs	r2, #100	; 0x64
 8003356:	fb02 f303 	mul.w	r3, r2, r3
 800335a:	1acb      	subs	r3, r1, r3
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003362:	4b36      	ldr	r3, [pc, #216]	; (800343c <UART_SetConfig+0x2d4>)
 8003364:	fba3 2302 	umull	r2, r3, r3, r2
 8003368:	095b      	lsrs	r3, r3, #5
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003370:	441c      	add	r4, r3
 8003372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003376:	2200      	movs	r2, #0
 8003378:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800337c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003380:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003384:	4642      	mov	r2, r8
 8003386:	464b      	mov	r3, r9
 8003388:	1891      	adds	r1, r2, r2
 800338a:	63b9      	str	r1, [r7, #56]	; 0x38
 800338c:	415b      	adcs	r3, r3
 800338e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003390:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003394:	4641      	mov	r1, r8
 8003396:	1851      	adds	r1, r2, r1
 8003398:	6339      	str	r1, [r7, #48]	; 0x30
 800339a:	4649      	mov	r1, r9
 800339c:	414b      	adcs	r3, r1
 800339e:	637b      	str	r3, [r7, #52]	; 0x34
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80033ac:	4659      	mov	r1, fp
 80033ae:	00cb      	lsls	r3, r1, #3
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033b6:	4651      	mov	r1, sl
 80033b8:	00ca      	lsls	r2, r1, #3
 80033ba:	4610      	mov	r0, r2
 80033bc:	4619      	mov	r1, r3
 80033be:	4603      	mov	r3, r0
 80033c0:	4642      	mov	r2, r8
 80033c2:	189b      	adds	r3, r3, r2
 80033c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80033c8:	464b      	mov	r3, r9
 80033ca:	460a      	mov	r2, r1
 80033cc:	eb42 0303 	adc.w	r3, r2, r3
 80033d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80033d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80033e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80033e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80033e8:	460b      	mov	r3, r1
 80033ea:	18db      	adds	r3, r3, r3
 80033ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80033ee:	4613      	mov	r3, r2
 80033f0:	eb42 0303 	adc.w	r3, r2, r3
 80033f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80033f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80033fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80033fe:	f7fc ff5f 	bl	80002c0 <__aeabi_uldivmod>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4b0d      	ldr	r3, [pc, #52]	; (800343c <UART_SetConfig+0x2d4>)
 8003408:	fba3 1302 	umull	r1, r3, r3, r2
 800340c:	095b      	lsrs	r3, r3, #5
 800340e:	2164      	movs	r1, #100	; 0x64
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	3332      	adds	r3, #50	; 0x32
 800341a:	4a08      	ldr	r2, [pc, #32]	; (800343c <UART_SetConfig+0x2d4>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	f003 0207 	and.w	r2, r3, #7
 8003426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4422      	add	r2, r4
 800342e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003430:	e106      	b.n	8003640 <UART_SetConfig+0x4d8>
 8003432:	bf00      	nop
 8003434:	40011000 	.word	0x40011000
 8003438:	40011400 	.word	0x40011400
 800343c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003440:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003444:	2200      	movs	r2, #0
 8003446:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800344a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800344e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003452:	4642      	mov	r2, r8
 8003454:	464b      	mov	r3, r9
 8003456:	1891      	adds	r1, r2, r2
 8003458:	6239      	str	r1, [r7, #32]
 800345a:	415b      	adcs	r3, r3
 800345c:	627b      	str	r3, [r7, #36]	; 0x24
 800345e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003462:	4641      	mov	r1, r8
 8003464:	1854      	adds	r4, r2, r1
 8003466:	4649      	mov	r1, r9
 8003468:	eb43 0501 	adc.w	r5, r3, r1
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	00eb      	lsls	r3, r5, #3
 8003476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347a:	00e2      	lsls	r2, r4, #3
 800347c:	4614      	mov	r4, r2
 800347e:	461d      	mov	r5, r3
 8003480:	4643      	mov	r3, r8
 8003482:	18e3      	adds	r3, r4, r3
 8003484:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003488:	464b      	mov	r3, r9
 800348a:	eb45 0303 	adc.w	r3, r5, r3
 800348e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800349e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80034ae:	4629      	mov	r1, r5
 80034b0:	008b      	lsls	r3, r1, #2
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034b8:	4621      	mov	r1, r4
 80034ba:	008a      	lsls	r2, r1, #2
 80034bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80034c0:	f7fc fefe 	bl	80002c0 <__aeabi_uldivmod>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4b60      	ldr	r3, [pc, #384]	; (800364c <UART_SetConfig+0x4e4>)
 80034ca:	fba3 2302 	umull	r2, r3, r3, r2
 80034ce:	095b      	lsrs	r3, r3, #5
 80034d0:	011c      	lsls	r4, r3, #4
 80034d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034d6:	2200      	movs	r2, #0
 80034d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80034dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80034e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80034e4:	4642      	mov	r2, r8
 80034e6:	464b      	mov	r3, r9
 80034e8:	1891      	adds	r1, r2, r2
 80034ea:	61b9      	str	r1, [r7, #24]
 80034ec:	415b      	adcs	r3, r3
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f4:	4641      	mov	r1, r8
 80034f6:	1851      	adds	r1, r2, r1
 80034f8:	6139      	str	r1, [r7, #16]
 80034fa:	4649      	mov	r1, r9
 80034fc:	414b      	adcs	r3, r1
 80034fe:	617b      	str	r3, [r7, #20]
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800350c:	4659      	mov	r1, fp
 800350e:	00cb      	lsls	r3, r1, #3
 8003510:	4651      	mov	r1, sl
 8003512:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003516:	4651      	mov	r1, sl
 8003518:	00ca      	lsls	r2, r1, #3
 800351a:	4610      	mov	r0, r2
 800351c:	4619      	mov	r1, r3
 800351e:	4603      	mov	r3, r0
 8003520:	4642      	mov	r2, r8
 8003522:	189b      	adds	r3, r3, r2
 8003524:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003528:	464b      	mov	r3, r9
 800352a:	460a      	mov	r2, r1
 800352c:	eb42 0303 	adc.w	r3, r2, r3
 8003530:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	67bb      	str	r3, [r7, #120]	; 0x78
 800353e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003540:	f04f 0200 	mov.w	r2, #0
 8003544:	f04f 0300 	mov.w	r3, #0
 8003548:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800354c:	4649      	mov	r1, r9
 800354e:	008b      	lsls	r3, r1, #2
 8003550:	4641      	mov	r1, r8
 8003552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003556:	4641      	mov	r1, r8
 8003558:	008a      	lsls	r2, r1, #2
 800355a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800355e:	f7fc feaf 	bl	80002c0 <__aeabi_uldivmod>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	4611      	mov	r1, r2
 8003568:	4b38      	ldr	r3, [pc, #224]	; (800364c <UART_SetConfig+0x4e4>)
 800356a:	fba3 2301 	umull	r2, r3, r3, r1
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	2264      	movs	r2, #100	; 0x64
 8003572:	fb02 f303 	mul.w	r3, r2, r3
 8003576:	1acb      	subs	r3, r1, r3
 8003578:	011b      	lsls	r3, r3, #4
 800357a:	3332      	adds	r3, #50	; 0x32
 800357c:	4a33      	ldr	r2, [pc, #204]	; (800364c <UART_SetConfig+0x4e4>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003588:	441c      	add	r4, r3
 800358a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800358e:	2200      	movs	r2, #0
 8003590:	673b      	str	r3, [r7, #112]	; 0x70
 8003592:	677a      	str	r2, [r7, #116]	; 0x74
 8003594:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003598:	4642      	mov	r2, r8
 800359a:	464b      	mov	r3, r9
 800359c:	1891      	adds	r1, r2, r2
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	415b      	adcs	r3, r3
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80035a8:	4641      	mov	r1, r8
 80035aa:	1851      	adds	r1, r2, r1
 80035ac:	6039      	str	r1, [r7, #0]
 80035ae:	4649      	mov	r1, r9
 80035b0:	414b      	adcs	r3, r1
 80035b2:	607b      	str	r3, [r7, #4]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80035c0:	4659      	mov	r1, fp
 80035c2:	00cb      	lsls	r3, r1, #3
 80035c4:	4651      	mov	r1, sl
 80035c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035ca:	4651      	mov	r1, sl
 80035cc:	00ca      	lsls	r2, r1, #3
 80035ce:	4610      	mov	r0, r2
 80035d0:	4619      	mov	r1, r3
 80035d2:	4603      	mov	r3, r0
 80035d4:	4642      	mov	r2, r8
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80035da:	464b      	mov	r3, r9
 80035dc:	460a      	mov	r2, r1
 80035de:	eb42 0303 	adc.w	r3, r2, r3
 80035e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	663b      	str	r3, [r7, #96]	; 0x60
 80035ee:	667a      	str	r2, [r7, #100]	; 0x64
 80035f0:	f04f 0200 	mov.w	r2, #0
 80035f4:	f04f 0300 	mov.w	r3, #0
 80035f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80035fc:	4649      	mov	r1, r9
 80035fe:	008b      	lsls	r3, r1, #2
 8003600:	4641      	mov	r1, r8
 8003602:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003606:	4641      	mov	r1, r8
 8003608:	008a      	lsls	r2, r1, #2
 800360a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800360e:	f7fc fe57 	bl	80002c0 <__aeabi_uldivmod>
 8003612:	4602      	mov	r2, r0
 8003614:	460b      	mov	r3, r1
 8003616:	4b0d      	ldr	r3, [pc, #52]	; (800364c <UART_SetConfig+0x4e4>)
 8003618:	fba3 1302 	umull	r1, r3, r3, r2
 800361c:	095b      	lsrs	r3, r3, #5
 800361e:	2164      	movs	r1, #100	; 0x64
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	3332      	adds	r3, #50	; 0x32
 800362a:	4a08      	ldr	r2, [pc, #32]	; (800364c <UART_SetConfig+0x4e4>)
 800362c:	fba2 2303 	umull	r2, r3, r2, r3
 8003630:	095b      	lsrs	r3, r3, #5
 8003632:	f003 020f 	and.w	r2, r3, #15
 8003636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4422      	add	r2, r4
 800363e:	609a      	str	r2, [r3, #8]
}
 8003640:	bf00      	nop
 8003642:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003646:	46bd      	mov	sp, r7
 8003648:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800364c:	51eb851f 	.word	0x51eb851f

08003650 <_vsiprintf_r>:
 8003650:	b500      	push	{lr}
 8003652:	b09b      	sub	sp, #108	; 0x6c
 8003654:	9100      	str	r1, [sp, #0]
 8003656:	9104      	str	r1, [sp, #16]
 8003658:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800365c:	9105      	str	r1, [sp, #20]
 800365e:	9102      	str	r1, [sp, #8]
 8003660:	4905      	ldr	r1, [pc, #20]	; (8003678 <_vsiprintf_r+0x28>)
 8003662:	9103      	str	r1, [sp, #12]
 8003664:	4669      	mov	r1, sp
 8003666:	f000 f999 	bl	800399c <_svfiprintf_r>
 800366a:	9b00      	ldr	r3, [sp, #0]
 800366c:	2200      	movs	r2, #0
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	b01b      	add	sp, #108	; 0x6c
 8003672:	f85d fb04 	ldr.w	pc, [sp], #4
 8003676:	bf00      	nop
 8003678:	ffff0208 	.word	0xffff0208

0800367c <vsiprintf>:
 800367c:	4613      	mov	r3, r2
 800367e:	460a      	mov	r2, r1
 8003680:	4601      	mov	r1, r0
 8003682:	4802      	ldr	r0, [pc, #8]	; (800368c <vsiprintf+0x10>)
 8003684:	6800      	ldr	r0, [r0, #0]
 8003686:	f7ff bfe3 	b.w	8003650 <_vsiprintf_r>
 800368a:	bf00      	nop
 800368c:	20000060 	.word	0x20000060

08003690 <memset>:
 8003690:	4402      	add	r2, r0
 8003692:	4603      	mov	r3, r0
 8003694:	4293      	cmp	r3, r2
 8003696:	d100      	bne.n	800369a <memset+0xa>
 8003698:	4770      	bx	lr
 800369a:	f803 1b01 	strb.w	r1, [r3], #1
 800369e:	e7f9      	b.n	8003694 <memset+0x4>

080036a0 <__errno>:
 80036a0:	4b01      	ldr	r3, [pc, #4]	; (80036a8 <__errno+0x8>)
 80036a2:	6818      	ldr	r0, [r3, #0]
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	20000060 	.word	0x20000060

080036ac <__libc_init_array>:
 80036ac:	b570      	push	{r4, r5, r6, lr}
 80036ae:	4d0d      	ldr	r5, [pc, #52]	; (80036e4 <__libc_init_array+0x38>)
 80036b0:	4c0d      	ldr	r4, [pc, #52]	; (80036e8 <__libc_init_array+0x3c>)
 80036b2:	1b64      	subs	r4, r4, r5
 80036b4:	10a4      	asrs	r4, r4, #2
 80036b6:	2600      	movs	r6, #0
 80036b8:	42a6      	cmp	r6, r4
 80036ba:	d109      	bne.n	80036d0 <__libc_init_array+0x24>
 80036bc:	4d0b      	ldr	r5, [pc, #44]	; (80036ec <__libc_init_array+0x40>)
 80036be:	4c0c      	ldr	r4, [pc, #48]	; (80036f0 <__libc_init_array+0x44>)
 80036c0:	f000 fc6a 	bl	8003f98 <_init>
 80036c4:	1b64      	subs	r4, r4, r5
 80036c6:	10a4      	asrs	r4, r4, #2
 80036c8:	2600      	movs	r6, #0
 80036ca:	42a6      	cmp	r6, r4
 80036cc:	d105      	bne.n	80036da <__libc_init_array+0x2e>
 80036ce:	bd70      	pop	{r4, r5, r6, pc}
 80036d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80036d4:	4798      	blx	r3
 80036d6:	3601      	adds	r6, #1
 80036d8:	e7ee      	b.n	80036b8 <__libc_init_array+0xc>
 80036da:	f855 3b04 	ldr.w	r3, [r5], #4
 80036de:	4798      	blx	r3
 80036e0:	3601      	adds	r6, #1
 80036e2:	e7f2      	b.n	80036ca <__libc_init_array+0x1e>
 80036e4:	08004428 	.word	0x08004428
 80036e8:	08004428 	.word	0x08004428
 80036ec:	08004428 	.word	0x08004428
 80036f0:	0800442c 	.word	0x0800442c

080036f4 <__retarget_lock_acquire_recursive>:
 80036f4:	4770      	bx	lr

080036f6 <__retarget_lock_release_recursive>:
 80036f6:	4770      	bx	lr

080036f8 <_free_r>:
 80036f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036fa:	2900      	cmp	r1, #0
 80036fc:	d044      	beq.n	8003788 <_free_r+0x90>
 80036fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003702:	9001      	str	r0, [sp, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	f1a1 0404 	sub.w	r4, r1, #4
 800370a:	bfb8      	it	lt
 800370c:	18e4      	addlt	r4, r4, r3
 800370e:	f000 f8df 	bl	80038d0 <__malloc_lock>
 8003712:	4a1e      	ldr	r2, [pc, #120]	; (800378c <_free_r+0x94>)
 8003714:	9801      	ldr	r0, [sp, #4]
 8003716:	6813      	ldr	r3, [r2, #0]
 8003718:	b933      	cbnz	r3, 8003728 <_free_r+0x30>
 800371a:	6063      	str	r3, [r4, #4]
 800371c:	6014      	str	r4, [r2, #0]
 800371e:	b003      	add	sp, #12
 8003720:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003724:	f000 b8da 	b.w	80038dc <__malloc_unlock>
 8003728:	42a3      	cmp	r3, r4
 800372a:	d908      	bls.n	800373e <_free_r+0x46>
 800372c:	6825      	ldr	r5, [r4, #0]
 800372e:	1961      	adds	r1, r4, r5
 8003730:	428b      	cmp	r3, r1
 8003732:	bf01      	itttt	eq
 8003734:	6819      	ldreq	r1, [r3, #0]
 8003736:	685b      	ldreq	r3, [r3, #4]
 8003738:	1949      	addeq	r1, r1, r5
 800373a:	6021      	streq	r1, [r4, #0]
 800373c:	e7ed      	b.n	800371a <_free_r+0x22>
 800373e:	461a      	mov	r2, r3
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	b10b      	cbz	r3, 8003748 <_free_r+0x50>
 8003744:	42a3      	cmp	r3, r4
 8003746:	d9fa      	bls.n	800373e <_free_r+0x46>
 8003748:	6811      	ldr	r1, [r2, #0]
 800374a:	1855      	adds	r5, r2, r1
 800374c:	42a5      	cmp	r5, r4
 800374e:	d10b      	bne.n	8003768 <_free_r+0x70>
 8003750:	6824      	ldr	r4, [r4, #0]
 8003752:	4421      	add	r1, r4
 8003754:	1854      	adds	r4, r2, r1
 8003756:	42a3      	cmp	r3, r4
 8003758:	6011      	str	r1, [r2, #0]
 800375a:	d1e0      	bne.n	800371e <_free_r+0x26>
 800375c:	681c      	ldr	r4, [r3, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	6053      	str	r3, [r2, #4]
 8003762:	440c      	add	r4, r1
 8003764:	6014      	str	r4, [r2, #0]
 8003766:	e7da      	b.n	800371e <_free_r+0x26>
 8003768:	d902      	bls.n	8003770 <_free_r+0x78>
 800376a:	230c      	movs	r3, #12
 800376c:	6003      	str	r3, [r0, #0]
 800376e:	e7d6      	b.n	800371e <_free_r+0x26>
 8003770:	6825      	ldr	r5, [r4, #0]
 8003772:	1961      	adds	r1, r4, r5
 8003774:	428b      	cmp	r3, r1
 8003776:	bf04      	itt	eq
 8003778:	6819      	ldreq	r1, [r3, #0]
 800377a:	685b      	ldreq	r3, [r3, #4]
 800377c:	6063      	str	r3, [r4, #4]
 800377e:	bf04      	itt	eq
 8003780:	1949      	addeq	r1, r1, r5
 8003782:	6021      	streq	r1, [r4, #0]
 8003784:	6054      	str	r4, [r2, #4]
 8003786:	e7ca      	b.n	800371e <_free_r+0x26>
 8003788:	b003      	add	sp, #12
 800378a:	bd30      	pop	{r4, r5, pc}
 800378c:	20000348 	.word	0x20000348

08003790 <sbrk_aligned>:
 8003790:	b570      	push	{r4, r5, r6, lr}
 8003792:	4e0e      	ldr	r6, [pc, #56]	; (80037cc <sbrk_aligned+0x3c>)
 8003794:	460c      	mov	r4, r1
 8003796:	6831      	ldr	r1, [r6, #0]
 8003798:	4605      	mov	r5, r0
 800379a:	b911      	cbnz	r1, 80037a2 <sbrk_aligned+0x12>
 800379c:	f000 fba6 	bl	8003eec <_sbrk_r>
 80037a0:	6030      	str	r0, [r6, #0]
 80037a2:	4621      	mov	r1, r4
 80037a4:	4628      	mov	r0, r5
 80037a6:	f000 fba1 	bl	8003eec <_sbrk_r>
 80037aa:	1c43      	adds	r3, r0, #1
 80037ac:	d00a      	beq.n	80037c4 <sbrk_aligned+0x34>
 80037ae:	1cc4      	adds	r4, r0, #3
 80037b0:	f024 0403 	bic.w	r4, r4, #3
 80037b4:	42a0      	cmp	r0, r4
 80037b6:	d007      	beq.n	80037c8 <sbrk_aligned+0x38>
 80037b8:	1a21      	subs	r1, r4, r0
 80037ba:	4628      	mov	r0, r5
 80037bc:	f000 fb96 	bl	8003eec <_sbrk_r>
 80037c0:	3001      	adds	r0, #1
 80037c2:	d101      	bne.n	80037c8 <sbrk_aligned+0x38>
 80037c4:	f04f 34ff 	mov.w	r4, #4294967295
 80037c8:	4620      	mov	r0, r4
 80037ca:	bd70      	pop	{r4, r5, r6, pc}
 80037cc:	2000034c 	.word	0x2000034c

080037d0 <_malloc_r>:
 80037d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037d4:	1ccd      	adds	r5, r1, #3
 80037d6:	f025 0503 	bic.w	r5, r5, #3
 80037da:	3508      	adds	r5, #8
 80037dc:	2d0c      	cmp	r5, #12
 80037de:	bf38      	it	cc
 80037e0:	250c      	movcc	r5, #12
 80037e2:	2d00      	cmp	r5, #0
 80037e4:	4607      	mov	r7, r0
 80037e6:	db01      	blt.n	80037ec <_malloc_r+0x1c>
 80037e8:	42a9      	cmp	r1, r5
 80037ea:	d905      	bls.n	80037f8 <_malloc_r+0x28>
 80037ec:	230c      	movs	r3, #12
 80037ee:	603b      	str	r3, [r7, #0]
 80037f0:	2600      	movs	r6, #0
 80037f2:	4630      	mov	r0, r6
 80037f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80037f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80038cc <_malloc_r+0xfc>
 80037fc:	f000 f868 	bl	80038d0 <__malloc_lock>
 8003800:	f8d8 3000 	ldr.w	r3, [r8]
 8003804:	461c      	mov	r4, r3
 8003806:	bb5c      	cbnz	r4, 8003860 <_malloc_r+0x90>
 8003808:	4629      	mov	r1, r5
 800380a:	4638      	mov	r0, r7
 800380c:	f7ff ffc0 	bl	8003790 <sbrk_aligned>
 8003810:	1c43      	adds	r3, r0, #1
 8003812:	4604      	mov	r4, r0
 8003814:	d155      	bne.n	80038c2 <_malloc_r+0xf2>
 8003816:	f8d8 4000 	ldr.w	r4, [r8]
 800381a:	4626      	mov	r6, r4
 800381c:	2e00      	cmp	r6, #0
 800381e:	d145      	bne.n	80038ac <_malloc_r+0xdc>
 8003820:	2c00      	cmp	r4, #0
 8003822:	d048      	beq.n	80038b6 <_malloc_r+0xe6>
 8003824:	6823      	ldr	r3, [r4, #0]
 8003826:	4631      	mov	r1, r6
 8003828:	4638      	mov	r0, r7
 800382a:	eb04 0903 	add.w	r9, r4, r3
 800382e:	f000 fb5d 	bl	8003eec <_sbrk_r>
 8003832:	4581      	cmp	r9, r0
 8003834:	d13f      	bne.n	80038b6 <_malloc_r+0xe6>
 8003836:	6821      	ldr	r1, [r4, #0]
 8003838:	1a6d      	subs	r5, r5, r1
 800383a:	4629      	mov	r1, r5
 800383c:	4638      	mov	r0, r7
 800383e:	f7ff ffa7 	bl	8003790 <sbrk_aligned>
 8003842:	3001      	adds	r0, #1
 8003844:	d037      	beq.n	80038b6 <_malloc_r+0xe6>
 8003846:	6823      	ldr	r3, [r4, #0]
 8003848:	442b      	add	r3, r5
 800384a:	6023      	str	r3, [r4, #0]
 800384c:	f8d8 3000 	ldr.w	r3, [r8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d038      	beq.n	80038c6 <_malloc_r+0xf6>
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	42a2      	cmp	r2, r4
 8003858:	d12b      	bne.n	80038b2 <_malloc_r+0xe2>
 800385a:	2200      	movs	r2, #0
 800385c:	605a      	str	r2, [r3, #4]
 800385e:	e00f      	b.n	8003880 <_malloc_r+0xb0>
 8003860:	6822      	ldr	r2, [r4, #0]
 8003862:	1b52      	subs	r2, r2, r5
 8003864:	d41f      	bmi.n	80038a6 <_malloc_r+0xd6>
 8003866:	2a0b      	cmp	r2, #11
 8003868:	d917      	bls.n	800389a <_malloc_r+0xca>
 800386a:	1961      	adds	r1, r4, r5
 800386c:	42a3      	cmp	r3, r4
 800386e:	6025      	str	r5, [r4, #0]
 8003870:	bf18      	it	ne
 8003872:	6059      	strne	r1, [r3, #4]
 8003874:	6863      	ldr	r3, [r4, #4]
 8003876:	bf08      	it	eq
 8003878:	f8c8 1000 	streq.w	r1, [r8]
 800387c:	5162      	str	r2, [r4, r5]
 800387e:	604b      	str	r3, [r1, #4]
 8003880:	4638      	mov	r0, r7
 8003882:	f104 060b 	add.w	r6, r4, #11
 8003886:	f000 f829 	bl	80038dc <__malloc_unlock>
 800388a:	f026 0607 	bic.w	r6, r6, #7
 800388e:	1d23      	adds	r3, r4, #4
 8003890:	1af2      	subs	r2, r6, r3
 8003892:	d0ae      	beq.n	80037f2 <_malloc_r+0x22>
 8003894:	1b9b      	subs	r3, r3, r6
 8003896:	50a3      	str	r3, [r4, r2]
 8003898:	e7ab      	b.n	80037f2 <_malloc_r+0x22>
 800389a:	42a3      	cmp	r3, r4
 800389c:	6862      	ldr	r2, [r4, #4]
 800389e:	d1dd      	bne.n	800385c <_malloc_r+0x8c>
 80038a0:	f8c8 2000 	str.w	r2, [r8]
 80038a4:	e7ec      	b.n	8003880 <_malloc_r+0xb0>
 80038a6:	4623      	mov	r3, r4
 80038a8:	6864      	ldr	r4, [r4, #4]
 80038aa:	e7ac      	b.n	8003806 <_malloc_r+0x36>
 80038ac:	4634      	mov	r4, r6
 80038ae:	6876      	ldr	r6, [r6, #4]
 80038b0:	e7b4      	b.n	800381c <_malloc_r+0x4c>
 80038b2:	4613      	mov	r3, r2
 80038b4:	e7cc      	b.n	8003850 <_malloc_r+0x80>
 80038b6:	230c      	movs	r3, #12
 80038b8:	603b      	str	r3, [r7, #0]
 80038ba:	4638      	mov	r0, r7
 80038bc:	f000 f80e 	bl	80038dc <__malloc_unlock>
 80038c0:	e797      	b.n	80037f2 <_malloc_r+0x22>
 80038c2:	6025      	str	r5, [r4, #0]
 80038c4:	e7dc      	b.n	8003880 <_malloc_r+0xb0>
 80038c6:	605b      	str	r3, [r3, #4]
 80038c8:	deff      	udf	#255	; 0xff
 80038ca:	bf00      	nop
 80038cc:	20000348 	.word	0x20000348

080038d0 <__malloc_lock>:
 80038d0:	4801      	ldr	r0, [pc, #4]	; (80038d8 <__malloc_lock+0x8>)
 80038d2:	f7ff bf0f 	b.w	80036f4 <__retarget_lock_acquire_recursive>
 80038d6:	bf00      	nop
 80038d8:	20000344 	.word	0x20000344

080038dc <__malloc_unlock>:
 80038dc:	4801      	ldr	r0, [pc, #4]	; (80038e4 <__malloc_unlock+0x8>)
 80038de:	f7ff bf0a 	b.w	80036f6 <__retarget_lock_release_recursive>
 80038e2:	bf00      	nop
 80038e4:	20000344 	.word	0x20000344

080038e8 <__ssputs_r>:
 80038e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038ec:	688e      	ldr	r6, [r1, #8]
 80038ee:	461f      	mov	r7, r3
 80038f0:	42be      	cmp	r6, r7
 80038f2:	680b      	ldr	r3, [r1, #0]
 80038f4:	4682      	mov	sl, r0
 80038f6:	460c      	mov	r4, r1
 80038f8:	4690      	mov	r8, r2
 80038fa:	d82c      	bhi.n	8003956 <__ssputs_r+0x6e>
 80038fc:	898a      	ldrh	r2, [r1, #12]
 80038fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003902:	d026      	beq.n	8003952 <__ssputs_r+0x6a>
 8003904:	6965      	ldr	r5, [r4, #20]
 8003906:	6909      	ldr	r1, [r1, #16]
 8003908:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800390c:	eba3 0901 	sub.w	r9, r3, r1
 8003910:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003914:	1c7b      	adds	r3, r7, #1
 8003916:	444b      	add	r3, r9
 8003918:	106d      	asrs	r5, r5, #1
 800391a:	429d      	cmp	r5, r3
 800391c:	bf38      	it	cc
 800391e:	461d      	movcc	r5, r3
 8003920:	0553      	lsls	r3, r2, #21
 8003922:	d527      	bpl.n	8003974 <__ssputs_r+0x8c>
 8003924:	4629      	mov	r1, r5
 8003926:	f7ff ff53 	bl	80037d0 <_malloc_r>
 800392a:	4606      	mov	r6, r0
 800392c:	b360      	cbz	r0, 8003988 <__ssputs_r+0xa0>
 800392e:	6921      	ldr	r1, [r4, #16]
 8003930:	464a      	mov	r2, r9
 8003932:	f000 faeb 	bl	8003f0c <memcpy>
 8003936:	89a3      	ldrh	r3, [r4, #12]
 8003938:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800393c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003940:	81a3      	strh	r3, [r4, #12]
 8003942:	6126      	str	r6, [r4, #16]
 8003944:	6165      	str	r5, [r4, #20]
 8003946:	444e      	add	r6, r9
 8003948:	eba5 0509 	sub.w	r5, r5, r9
 800394c:	6026      	str	r6, [r4, #0]
 800394e:	60a5      	str	r5, [r4, #8]
 8003950:	463e      	mov	r6, r7
 8003952:	42be      	cmp	r6, r7
 8003954:	d900      	bls.n	8003958 <__ssputs_r+0x70>
 8003956:	463e      	mov	r6, r7
 8003958:	6820      	ldr	r0, [r4, #0]
 800395a:	4632      	mov	r2, r6
 800395c:	4641      	mov	r1, r8
 800395e:	f000 faab 	bl	8003eb8 <memmove>
 8003962:	68a3      	ldr	r3, [r4, #8]
 8003964:	1b9b      	subs	r3, r3, r6
 8003966:	60a3      	str	r3, [r4, #8]
 8003968:	6823      	ldr	r3, [r4, #0]
 800396a:	4433      	add	r3, r6
 800396c:	6023      	str	r3, [r4, #0]
 800396e:	2000      	movs	r0, #0
 8003970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003974:	462a      	mov	r2, r5
 8003976:	f000 fad7 	bl	8003f28 <_realloc_r>
 800397a:	4606      	mov	r6, r0
 800397c:	2800      	cmp	r0, #0
 800397e:	d1e0      	bne.n	8003942 <__ssputs_r+0x5a>
 8003980:	6921      	ldr	r1, [r4, #16]
 8003982:	4650      	mov	r0, sl
 8003984:	f7ff feb8 	bl	80036f8 <_free_r>
 8003988:	230c      	movs	r3, #12
 800398a:	f8ca 3000 	str.w	r3, [sl]
 800398e:	89a3      	ldrh	r3, [r4, #12]
 8003990:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003994:	81a3      	strh	r3, [r4, #12]
 8003996:	f04f 30ff 	mov.w	r0, #4294967295
 800399a:	e7e9      	b.n	8003970 <__ssputs_r+0x88>

0800399c <_svfiprintf_r>:
 800399c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039a0:	4698      	mov	r8, r3
 80039a2:	898b      	ldrh	r3, [r1, #12]
 80039a4:	061b      	lsls	r3, r3, #24
 80039a6:	b09d      	sub	sp, #116	; 0x74
 80039a8:	4607      	mov	r7, r0
 80039aa:	460d      	mov	r5, r1
 80039ac:	4614      	mov	r4, r2
 80039ae:	d50e      	bpl.n	80039ce <_svfiprintf_r+0x32>
 80039b0:	690b      	ldr	r3, [r1, #16]
 80039b2:	b963      	cbnz	r3, 80039ce <_svfiprintf_r+0x32>
 80039b4:	2140      	movs	r1, #64	; 0x40
 80039b6:	f7ff ff0b 	bl	80037d0 <_malloc_r>
 80039ba:	6028      	str	r0, [r5, #0]
 80039bc:	6128      	str	r0, [r5, #16]
 80039be:	b920      	cbnz	r0, 80039ca <_svfiprintf_r+0x2e>
 80039c0:	230c      	movs	r3, #12
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	f04f 30ff 	mov.w	r0, #4294967295
 80039c8:	e0d0      	b.n	8003b6c <_svfiprintf_r+0x1d0>
 80039ca:	2340      	movs	r3, #64	; 0x40
 80039cc:	616b      	str	r3, [r5, #20]
 80039ce:	2300      	movs	r3, #0
 80039d0:	9309      	str	r3, [sp, #36]	; 0x24
 80039d2:	2320      	movs	r3, #32
 80039d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80039d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80039dc:	2330      	movs	r3, #48	; 0x30
 80039de:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003b84 <_svfiprintf_r+0x1e8>
 80039e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80039e6:	f04f 0901 	mov.w	r9, #1
 80039ea:	4623      	mov	r3, r4
 80039ec:	469a      	mov	sl, r3
 80039ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80039f2:	b10a      	cbz	r2, 80039f8 <_svfiprintf_r+0x5c>
 80039f4:	2a25      	cmp	r2, #37	; 0x25
 80039f6:	d1f9      	bne.n	80039ec <_svfiprintf_r+0x50>
 80039f8:	ebba 0b04 	subs.w	fp, sl, r4
 80039fc:	d00b      	beq.n	8003a16 <_svfiprintf_r+0x7a>
 80039fe:	465b      	mov	r3, fp
 8003a00:	4622      	mov	r2, r4
 8003a02:	4629      	mov	r1, r5
 8003a04:	4638      	mov	r0, r7
 8003a06:	f7ff ff6f 	bl	80038e8 <__ssputs_r>
 8003a0a:	3001      	adds	r0, #1
 8003a0c:	f000 80a9 	beq.w	8003b62 <_svfiprintf_r+0x1c6>
 8003a10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a12:	445a      	add	r2, fp
 8003a14:	9209      	str	r2, [sp, #36]	; 0x24
 8003a16:	f89a 3000 	ldrb.w	r3, [sl]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 80a1 	beq.w	8003b62 <_svfiprintf_r+0x1c6>
 8003a20:	2300      	movs	r3, #0
 8003a22:	f04f 32ff 	mov.w	r2, #4294967295
 8003a26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a2a:	f10a 0a01 	add.w	sl, sl, #1
 8003a2e:	9304      	str	r3, [sp, #16]
 8003a30:	9307      	str	r3, [sp, #28]
 8003a32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a36:	931a      	str	r3, [sp, #104]	; 0x68
 8003a38:	4654      	mov	r4, sl
 8003a3a:	2205      	movs	r2, #5
 8003a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a40:	4850      	ldr	r0, [pc, #320]	; (8003b84 <_svfiprintf_r+0x1e8>)
 8003a42:	f7fc fbed 	bl	8000220 <memchr>
 8003a46:	9a04      	ldr	r2, [sp, #16]
 8003a48:	b9d8      	cbnz	r0, 8003a82 <_svfiprintf_r+0xe6>
 8003a4a:	06d0      	lsls	r0, r2, #27
 8003a4c:	bf44      	itt	mi
 8003a4e:	2320      	movmi	r3, #32
 8003a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a54:	0711      	lsls	r1, r2, #28
 8003a56:	bf44      	itt	mi
 8003a58:	232b      	movmi	r3, #43	; 0x2b
 8003a5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003a5e:	f89a 3000 	ldrb.w	r3, [sl]
 8003a62:	2b2a      	cmp	r3, #42	; 0x2a
 8003a64:	d015      	beq.n	8003a92 <_svfiprintf_r+0xf6>
 8003a66:	9a07      	ldr	r2, [sp, #28]
 8003a68:	4654      	mov	r4, sl
 8003a6a:	2000      	movs	r0, #0
 8003a6c:	f04f 0c0a 	mov.w	ip, #10
 8003a70:	4621      	mov	r1, r4
 8003a72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003a76:	3b30      	subs	r3, #48	; 0x30
 8003a78:	2b09      	cmp	r3, #9
 8003a7a:	d94d      	bls.n	8003b18 <_svfiprintf_r+0x17c>
 8003a7c:	b1b0      	cbz	r0, 8003aac <_svfiprintf_r+0x110>
 8003a7e:	9207      	str	r2, [sp, #28]
 8003a80:	e014      	b.n	8003aac <_svfiprintf_r+0x110>
 8003a82:	eba0 0308 	sub.w	r3, r0, r8
 8003a86:	fa09 f303 	lsl.w	r3, r9, r3
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	9304      	str	r3, [sp, #16]
 8003a8e:	46a2      	mov	sl, r4
 8003a90:	e7d2      	b.n	8003a38 <_svfiprintf_r+0x9c>
 8003a92:	9b03      	ldr	r3, [sp, #12]
 8003a94:	1d19      	adds	r1, r3, #4
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	9103      	str	r1, [sp, #12]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	bfbb      	ittet	lt
 8003a9e:	425b      	neglt	r3, r3
 8003aa0:	f042 0202 	orrlt.w	r2, r2, #2
 8003aa4:	9307      	strge	r3, [sp, #28]
 8003aa6:	9307      	strlt	r3, [sp, #28]
 8003aa8:	bfb8      	it	lt
 8003aaa:	9204      	strlt	r2, [sp, #16]
 8003aac:	7823      	ldrb	r3, [r4, #0]
 8003aae:	2b2e      	cmp	r3, #46	; 0x2e
 8003ab0:	d10c      	bne.n	8003acc <_svfiprintf_r+0x130>
 8003ab2:	7863      	ldrb	r3, [r4, #1]
 8003ab4:	2b2a      	cmp	r3, #42	; 0x2a
 8003ab6:	d134      	bne.n	8003b22 <_svfiprintf_r+0x186>
 8003ab8:	9b03      	ldr	r3, [sp, #12]
 8003aba:	1d1a      	adds	r2, r3, #4
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	9203      	str	r2, [sp, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	bfb8      	it	lt
 8003ac4:	f04f 33ff 	movlt.w	r3, #4294967295
 8003ac8:	3402      	adds	r4, #2
 8003aca:	9305      	str	r3, [sp, #20]
 8003acc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003b94 <_svfiprintf_r+0x1f8>
 8003ad0:	7821      	ldrb	r1, [r4, #0]
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	4650      	mov	r0, sl
 8003ad6:	f7fc fba3 	bl	8000220 <memchr>
 8003ada:	b138      	cbz	r0, 8003aec <_svfiprintf_r+0x150>
 8003adc:	9b04      	ldr	r3, [sp, #16]
 8003ade:	eba0 000a 	sub.w	r0, r0, sl
 8003ae2:	2240      	movs	r2, #64	; 0x40
 8003ae4:	4082      	lsls	r2, r0
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	3401      	adds	r4, #1
 8003aea:	9304      	str	r3, [sp, #16]
 8003aec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003af0:	4825      	ldr	r0, [pc, #148]	; (8003b88 <_svfiprintf_r+0x1ec>)
 8003af2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003af6:	2206      	movs	r2, #6
 8003af8:	f7fc fb92 	bl	8000220 <memchr>
 8003afc:	2800      	cmp	r0, #0
 8003afe:	d038      	beq.n	8003b72 <_svfiprintf_r+0x1d6>
 8003b00:	4b22      	ldr	r3, [pc, #136]	; (8003b8c <_svfiprintf_r+0x1f0>)
 8003b02:	bb1b      	cbnz	r3, 8003b4c <_svfiprintf_r+0x1b0>
 8003b04:	9b03      	ldr	r3, [sp, #12]
 8003b06:	3307      	adds	r3, #7
 8003b08:	f023 0307 	bic.w	r3, r3, #7
 8003b0c:	3308      	adds	r3, #8
 8003b0e:	9303      	str	r3, [sp, #12]
 8003b10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b12:	4433      	add	r3, r6
 8003b14:	9309      	str	r3, [sp, #36]	; 0x24
 8003b16:	e768      	b.n	80039ea <_svfiprintf_r+0x4e>
 8003b18:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b1c:	460c      	mov	r4, r1
 8003b1e:	2001      	movs	r0, #1
 8003b20:	e7a6      	b.n	8003a70 <_svfiprintf_r+0xd4>
 8003b22:	2300      	movs	r3, #0
 8003b24:	3401      	adds	r4, #1
 8003b26:	9305      	str	r3, [sp, #20]
 8003b28:	4619      	mov	r1, r3
 8003b2a:	f04f 0c0a 	mov.w	ip, #10
 8003b2e:	4620      	mov	r0, r4
 8003b30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b34:	3a30      	subs	r2, #48	; 0x30
 8003b36:	2a09      	cmp	r2, #9
 8003b38:	d903      	bls.n	8003b42 <_svfiprintf_r+0x1a6>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0c6      	beq.n	8003acc <_svfiprintf_r+0x130>
 8003b3e:	9105      	str	r1, [sp, #20]
 8003b40:	e7c4      	b.n	8003acc <_svfiprintf_r+0x130>
 8003b42:	fb0c 2101 	mla	r1, ip, r1, r2
 8003b46:	4604      	mov	r4, r0
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e7f0      	b.n	8003b2e <_svfiprintf_r+0x192>
 8003b4c:	ab03      	add	r3, sp, #12
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	462a      	mov	r2, r5
 8003b52:	4b0f      	ldr	r3, [pc, #60]	; (8003b90 <_svfiprintf_r+0x1f4>)
 8003b54:	a904      	add	r1, sp, #16
 8003b56:	4638      	mov	r0, r7
 8003b58:	f3af 8000 	nop.w
 8003b5c:	1c42      	adds	r2, r0, #1
 8003b5e:	4606      	mov	r6, r0
 8003b60:	d1d6      	bne.n	8003b10 <_svfiprintf_r+0x174>
 8003b62:	89ab      	ldrh	r3, [r5, #12]
 8003b64:	065b      	lsls	r3, r3, #25
 8003b66:	f53f af2d 	bmi.w	80039c4 <_svfiprintf_r+0x28>
 8003b6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003b6c:	b01d      	add	sp, #116	; 0x74
 8003b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b72:	ab03      	add	r3, sp, #12
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	462a      	mov	r2, r5
 8003b78:	4b05      	ldr	r3, [pc, #20]	; (8003b90 <_svfiprintf_r+0x1f4>)
 8003b7a:	a904      	add	r1, sp, #16
 8003b7c:	4638      	mov	r0, r7
 8003b7e:	f000 f879 	bl	8003c74 <_printf_i>
 8003b82:	e7eb      	b.n	8003b5c <_svfiprintf_r+0x1c0>
 8003b84:	080043ec 	.word	0x080043ec
 8003b88:	080043f6 	.word	0x080043f6
 8003b8c:	00000000 	.word	0x00000000
 8003b90:	080038e9 	.word	0x080038e9
 8003b94:	080043f2 	.word	0x080043f2

08003b98 <_printf_common>:
 8003b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9c:	4616      	mov	r6, r2
 8003b9e:	4699      	mov	r9, r3
 8003ba0:	688a      	ldr	r2, [r1, #8]
 8003ba2:	690b      	ldr	r3, [r1, #16]
 8003ba4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	bfb8      	it	lt
 8003bac:	4613      	movlt	r3, r2
 8003bae:	6033      	str	r3, [r6, #0]
 8003bb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003bb4:	4607      	mov	r7, r0
 8003bb6:	460c      	mov	r4, r1
 8003bb8:	b10a      	cbz	r2, 8003bbe <_printf_common+0x26>
 8003bba:	3301      	adds	r3, #1
 8003bbc:	6033      	str	r3, [r6, #0]
 8003bbe:	6823      	ldr	r3, [r4, #0]
 8003bc0:	0699      	lsls	r1, r3, #26
 8003bc2:	bf42      	ittt	mi
 8003bc4:	6833      	ldrmi	r3, [r6, #0]
 8003bc6:	3302      	addmi	r3, #2
 8003bc8:	6033      	strmi	r3, [r6, #0]
 8003bca:	6825      	ldr	r5, [r4, #0]
 8003bcc:	f015 0506 	ands.w	r5, r5, #6
 8003bd0:	d106      	bne.n	8003be0 <_printf_common+0x48>
 8003bd2:	f104 0a19 	add.w	sl, r4, #25
 8003bd6:	68e3      	ldr	r3, [r4, #12]
 8003bd8:	6832      	ldr	r2, [r6, #0]
 8003bda:	1a9b      	subs	r3, r3, r2
 8003bdc:	42ab      	cmp	r3, r5
 8003bde:	dc26      	bgt.n	8003c2e <_printf_common+0x96>
 8003be0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003be4:	1e13      	subs	r3, r2, #0
 8003be6:	6822      	ldr	r2, [r4, #0]
 8003be8:	bf18      	it	ne
 8003bea:	2301      	movne	r3, #1
 8003bec:	0692      	lsls	r2, r2, #26
 8003bee:	d42b      	bmi.n	8003c48 <_printf_common+0xb0>
 8003bf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	4638      	mov	r0, r7
 8003bf8:	47c0      	blx	r8
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	d01e      	beq.n	8003c3c <_printf_common+0xa4>
 8003bfe:	6823      	ldr	r3, [r4, #0]
 8003c00:	6922      	ldr	r2, [r4, #16]
 8003c02:	f003 0306 	and.w	r3, r3, #6
 8003c06:	2b04      	cmp	r3, #4
 8003c08:	bf02      	ittt	eq
 8003c0a:	68e5      	ldreq	r5, [r4, #12]
 8003c0c:	6833      	ldreq	r3, [r6, #0]
 8003c0e:	1aed      	subeq	r5, r5, r3
 8003c10:	68a3      	ldr	r3, [r4, #8]
 8003c12:	bf0c      	ite	eq
 8003c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c18:	2500      	movne	r5, #0
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	bfc4      	itt	gt
 8003c1e:	1a9b      	subgt	r3, r3, r2
 8003c20:	18ed      	addgt	r5, r5, r3
 8003c22:	2600      	movs	r6, #0
 8003c24:	341a      	adds	r4, #26
 8003c26:	42b5      	cmp	r5, r6
 8003c28:	d11a      	bne.n	8003c60 <_printf_common+0xc8>
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	e008      	b.n	8003c40 <_printf_common+0xa8>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	4652      	mov	r2, sl
 8003c32:	4649      	mov	r1, r9
 8003c34:	4638      	mov	r0, r7
 8003c36:	47c0      	blx	r8
 8003c38:	3001      	adds	r0, #1
 8003c3a:	d103      	bne.n	8003c44 <_printf_common+0xac>
 8003c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c44:	3501      	adds	r5, #1
 8003c46:	e7c6      	b.n	8003bd6 <_printf_common+0x3e>
 8003c48:	18e1      	adds	r1, r4, r3
 8003c4a:	1c5a      	adds	r2, r3, #1
 8003c4c:	2030      	movs	r0, #48	; 0x30
 8003c4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003c52:	4422      	add	r2, r4
 8003c54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003c58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003c5c:	3302      	adds	r3, #2
 8003c5e:	e7c7      	b.n	8003bf0 <_printf_common+0x58>
 8003c60:	2301      	movs	r3, #1
 8003c62:	4622      	mov	r2, r4
 8003c64:	4649      	mov	r1, r9
 8003c66:	4638      	mov	r0, r7
 8003c68:	47c0      	blx	r8
 8003c6a:	3001      	adds	r0, #1
 8003c6c:	d0e6      	beq.n	8003c3c <_printf_common+0xa4>
 8003c6e:	3601      	adds	r6, #1
 8003c70:	e7d9      	b.n	8003c26 <_printf_common+0x8e>
	...

08003c74 <_printf_i>:
 8003c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c78:	7e0f      	ldrb	r7, [r1, #24]
 8003c7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003c7c:	2f78      	cmp	r7, #120	; 0x78
 8003c7e:	4691      	mov	r9, r2
 8003c80:	4680      	mov	r8, r0
 8003c82:	460c      	mov	r4, r1
 8003c84:	469a      	mov	sl, r3
 8003c86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003c8a:	d807      	bhi.n	8003c9c <_printf_i+0x28>
 8003c8c:	2f62      	cmp	r7, #98	; 0x62
 8003c8e:	d80a      	bhi.n	8003ca6 <_printf_i+0x32>
 8003c90:	2f00      	cmp	r7, #0
 8003c92:	f000 80d4 	beq.w	8003e3e <_printf_i+0x1ca>
 8003c96:	2f58      	cmp	r7, #88	; 0x58
 8003c98:	f000 80c0 	beq.w	8003e1c <_printf_i+0x1a8>
 8003c9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ca0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ca4:	e03a      	b.n	8003d1c <_printf_i+0xa8>
 8003ca6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003caa:	2b15      	cmp	r3, #21
 8003cac:	d8f6      	bhi.n	8003c9c <_printf_i+0x28>
 8003cae:	a101      	add	r1, pc, #4	; (adr r1, 8003cb4 <_printf_i+0x40>)
 8003cb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cb4:	08003d0d 	.word	0x08003d0d
 8003cb8:	08003d21 	.word	0x08003d21
 8003cbc:	08003c9d 	.word	0x08003c9d
 8003cc0:	08003c9d 	.word	0x08003c9d
 8003cc4:	08003c9d 	.word	0x08003c9d
 8003cc8:	08003c9d 	.word	0x08003c9d
 8003ccc:	08003d21 	.word	0x08003d21
 8003cd0:	08003c9d 	.word	0x08003c9d
 8003cd4:	08003c9d 	.word	0x08003c9d
 8003cd8:	08003c9d 	.word	0x08003c9d
 8003cdc:	08003c9d 	.word	0x08003c9d
 8003ce0:	08003e25 	.word	0x08003e25
 8003ce4:	08003d4d 	.word	0x08003d4d
 8003ce8:	08003ddf 	.word	0x08003ddf
 8003cec:	08003c9d 	.word	0x08003c9d
 8003cf0:	08003c9d 	.word	0x08003c9d
 8003cf4:	08003e47 	.word	0x08003e47
 8003cf8:	08003c9d 	.word	0x08003c9d
 8003cfc:	08003d4d 	.word	0x08003d4d
 8003d00:	08003c9d 	.word	0x08003c9d
 8003d04:	08003c9d 	.word	0x08003c9d
 8003d08:	08003de7 	.word	0x08003de7
 8003d0c:	682b      	ldr	r3, [r5, #0]
 8003d0e:	1d1a      	adds	r2, r3, #4
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	602a      	str	r2, [r5, #0]
 8003d14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e09f      	b.n	8003e60 <_printf_i+0x1ec>
 8003d20:	6820      	ldr	r0, [r4, #0]
 8003d22:	682b      	ldr	r3, [r5, #0]
 8003d24:	0607      	lsls	r7, r0, #24
 8003d26:	f103 0104 	add.w	r1, r3, #4
 8003d2a:	6029      	str	r1, [r5, #0]
 8003d2c:	d501      	bpl.n	8003d32 <_printf_i+0xbe>
 8003d2e:	681e      	ldr	r6, [r3, #0]
 8003d30:	e003      	b.n	8003d3a <_printf_i+0xc6>
 8003d32:	0646      	lsls	r6, r0, #25
 8003d34:	d5fb      	bpl.n	8003d2e <_printf_i+0xba>
 8003d36:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003d3a:	2e00      	cmp	r6, #0
 8003d3c:	da03      	bge.n	8003d46 <_printf_i+0xd2>
 8003d3e:	232d      	movs	r3, #45	; 0x2d
 8003d40:	4276      	negs	r6, r6
 8003d42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d46:	485a      	ldr	r0, [pc, #360]	; (8003eb0 <_printf_i+0x23c>)
 8003d48:	230a      	movs	r3, #10
 8003d4a:	e012      	b.n	8003d72 <_printf_i+0xfe>
 8003d4c:	682b      	ldr	r3, [r5, #0]
 8003d4e:	6820      	ldr	r0, [r4, #0]
 8003d50:	1d19      	adds	r1, r3, #4
 8003d52:	6029      	str	r1, [r5, #0]
 8003d54:	0605      	lsls	r5, r0, #24
 8003d56:	d501      	bpl.n	8003d5c <_printf_i+0xe8>
 8003d58:	681e      	ldr	r6, [r3, #0]
 8003d5a:	e002      	b.n	8003d62 <_printf_i+0xee>
 8003d5c:	0641      	lsls	r1, r0, #25
 8003d5e:	d5fb      	bpl.n	8003d58 <_printf_i+0xe4>
 8003d60:	881e      	ldrh	r6, [r3, #0]
 8003d62:	4853      	ldr	r0, [pc, #332]	; (8003eb0 <_printf_i+0x23c>)
 8003d64:	2f6f      	cmp	r7, #111	; 0x6f
 8003d66:	bf0c      	ite	eq
 8003d68:	2308      	moveq	r3, #8
 8003d6a:	230a      	movne	r3, #10
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003d72:	6865      	ldr	r5, [r4, #4]
 8003d74:	60a5      	str	r5, [r4, #8]
 8003d76:	2d00      	cmp	r5, #0
 8003d78:	bfa2      	ittt	ge
 8003d7a:	6821      	ldrge	r1, [r4, #0]
 8003d7c:	f021 0104 	bicge.w	r1, r1, #4
 8003d80:	6021      	strge	r1, [r4, #0]
 8003d82:	b90e      	cbnz	r6, 8003d88 <_printf_i+0x114>
 8003d84:	2d00      	cmp	r5, #0
 8003d86:	d04b      	beq.n	8003e20 <_printf_i+0x1ac>
 8003d88:	4615      	mov	r5, r2
 8003d8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003d8e:	fb03 6711 	mls	r7, r3, r1, r6
 8003d92:	5dc7      	ldrb	r7, [r0, r7]
 8003d94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003d98:	4637      	mov	r7, r6
 8003d9a:	42bb      	cmp	r3, r7
 8003d9c:	460e      	mov	r6, r1
 8003d9e:	d9f4      	bls.n	8003d8a <_printf_i+0x116>
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d10b      	bne.n	8003dbc <_printf_i+0x148>
 8003da4:	6823      	ldr	r3, [r4, #0]
 8003da6:	07de      	lsls	r6, r3, #31
 8003da8:	d508      	bpl.n	8003dbc <_printf_i+0x148>
 8003daa:	6923      	ldr	r3, [r4, #16]
 8003dac:	6861      	ldr	r1, [r4, #4]
 8003dae:	4299      	cmp	r1, r3
 8003db0:	bfde      	ittt	le
 8003db2:	2330      	movle	r3, #48	; 0x30
 8003db4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003db8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003dbc:	1b52      	subs	r2, r2, r5
 8003dbe:	6122      	str	r2, [r4, #16]
 8003dc0:	f8cd a000 	str.w	sl, [sp]
 8003dc4:	464b      	mov	r3, r9
 8003dc6:	aa03      	add	r2, sp, #12
 8003dc8:	4621      	mov	r1, r4
 8003dca:	4640      	mov	r0, r8
 8003dcc:	f7ff fee4 	bl	8003b98 <_printf_common>
 8003dd0:	3001      	adds	r0, #1
 8003dd2:	d14a      	bne.n	8003e6a <_printf_i+0x1f6>
 8003dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd8:	b004      	add	sp, #16
 8003dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	f043 0320 	orr.w	r3, r3, #32
 8003de4:	6023      	str	r3, [r4, #0]
 8003de6:	4833      	ldr	r0, [pc, #204]	; (8003eb4 <_printf_i+0x240>)
 8003de8:	2778      	movs	r7, #120	; 0x78
 8003dea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003dee:	6823      	ldr	r3, [r4, #0]
 8003df0:	6829      	ldr	r1, [r5, #0]
 8003df2:	061f      	lsls	r7, r3, #24
 8003df4:	f851 6b04 	ldr.w	r6, [r1], #4
 8003df8:	d402      	bmi.n	8003e00 <_printf_i+0x18c>
 8003dfa:	065f      	lsls	r7, r3, #25
 8003dfc:	bf48      	it	mi
 8003dfe:	b2b6      	uxthmi	r6, r6
 8003e00:	07df      	lsls	r7, r3, #31
 8003e02:	bf48      	it	mi
 8003e04:	f043 0320 	orrmi.w	r3, r3, #32
 8003e08:	6029      	str	r1, [r5, #0]
 8003e0a:	bf48      	it	mi
 8003e0c:	6023      	strmi	r3, [r4, #0]
 8003e0e:	b91e      	cbnz	r6, 8003e18 <_printf_i+0x1a4>
 8003e10:	6823      	ldr	r3, [r4, #0]
 8003e12:	f023 0320 	bic.w	r3, r3, #32
 8003e16:	6023      	str	r3, [r4, #0]
 8003e18:	2310      	movs	r3, #16
 8003e1a:	e7a7      	b.n	8003d6c <_printf_i+0xf8>
 8003e1c:	4824      	ldr	r0, [pc, #144]	; (8003eb0 <_printf_i+0x23c>)
 8003e1e:	e7e4      	b.n	8003dea <_printf_i+0x176>
 8003e20:	4615      	mov	r5, r2
 8003e22:	e7bd      	b.n	8003da0 <_printf_i+0x12c>
 8003e24:	682b      	ldr	r3, [r5, #0]
 8003e26:	6826      	ldr	r6, [r4, #0]
 8003e28:	6961      	ldr	r1, [r4, #20]
 8003e2a:	1d18      	adds	r0, r3, #4
 8003e2c:	6028      	str	r0, [r5, #0]
 8003e2e:	0635      	lsls	r5, r6, #24
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	d501      	bpl.n	8003e38 <_printf_i+0x1c4>
 8003e34:	6019      	str	r1, [r3, #0]
 8003e36:	e002      	b.n	8003e3e <_printf_i+0x1ca>
 8003e38:	0670      	lsls	r0, r6, #25
 8003e3a:	d5fb      	bpl.n	8003e34 <_printf_i+0x1c0>
 8003e3c:	8019      	strh	r1, [r3, #0]
 8003e3e:	2300      	movs	r3, #0
 8003e40:	6123      	str	r3, [r4, #16]
 8003e42:	4615      	mov	r5, r2
 8003e44:	e7bc      	b.n	8003dc0 <_printf_i+0x14c>
 8003e46:	682b      	ldr	r3, [r5, #0]
 8003e48:	1d1a      	adds	r2, r3, #4
 8003e4a:	602a      	str	r2, [r5, #0]
 8003e4c:	681d      	ldr	r5, [r3, #0]
 8003e4e:	6862      	ldr	r2, [r4, #4]
 8003e50:	2100      	movs	r1, #0
 8003e52:	4628      	mov	r0, r5
 8003e54:	f7fc f9e4 	bl	8000220 <memchr>
 8003e58:	b108      	cbz	r0, 8003e5e <_printf_i+0x1ea>
 8003e5a:	1b40      	subs	r0, r0, r5
 8003e5c:	6060      	str	r0, [r4, #4]
 8003e5e:	6863      	ldr	r3, [r4, #4]
 8003e60:	6123      	str	r3, [r4, #16]
 8003e62:	2300      	movs	r3, #0
 8003e64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e68:	e7aa      	b.n	8003dc0 <_printf_i+0x14c>
 8003e6a:	6923      	ldr	r3, [r4, #16]
 8003e6c:	462a      	mov	r2, r5
 8003e6e:	4649      	mov	r1, r9
 8003e70:	4640      	mov	r0, r8
 8003e72:	47d0      	blx	sl
 8003e74:	3001      	adds	r0, #1
 8003e76:	d0ad      	beq.n	8003dd4 <_printf_i+0x160>
 8003e78:	6823      	ldr	r3, [r4, #0]
 8003e7a:	079b      	lsls	r3, r3, #30
 8003e7c:	d413      	bmi.n	8003ea6 <_printf_i+0x232>
 8003e7e:	68e0      	ldr	r0, [r4, #12]
 8003e80:	9b03      	ldr	r3, [sp, #12]
 8003e82:	4298      	cmp	r0, r3
 8003e84:	bfb8      	it	lt
 8003e86:	4618      	movlt	r0, r3
 8003e88:	e7a6      	b.n	8003dd8 <_printf_i+0x164>
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4632      	mov	r2, r6
 8003e8e:	4649      	mov	r1, r9
 8003e90:	4640      	mov	r0, r8
 8003e92:	47d0      	blx	sl
 8003e94:	3001      	adds	r0, #1
 8003e96:	d09d      	beq.n	8003dd4 <_printf_i+0x160>
 8003e98:	3501      	adds	r5, #1
 8003e9a:	68e3      	ldr	r3, [r4, #12]
 8003e9c:	9903      	ldr	r1, [sp, #12]
 8003e9e:	1a5b      	subs	r3, r3, r1
 8003ea0:	42ab      	cmp	r3, r5
 8003ea2:	dcf2      	bgt.n	8003e8a <_printf_i+0x216>
 8003ea4:	e7eb      	b.n	8003e7e <_printf_i+0x20a>
 8003ea6:	2500      	movs	r5, #0
 8003ea8:	f104 0619 	add.w	r6, r4, #25
 8003eac:	e7f5      	b.n	8003e9a <_printf_i+0x226>
 8003eae:	bf00      	nop
 8003eb0:	080043fd 	.word	0x080043fd
 8003eb4:	0800440e 	.word	0x0800440e

08003eb8 <memmove>:
 8003eb8:	4288      	cmp	r0, r1
 8003eba:	b510      	push	{r4, lr}
 8003ebc:	eb01 0402 	add.w	r4, r1, r2
 8003ec0:	d902      	bls.n	8003ec8 <memmove+0x10>
 8003ec2:	4284      	cmp	r4, r0
 8003ec4:	4623      	mov	r3, r4
 8003ec6:	d807      	bhi.n	8003ed8 <memmove+0x20>
 8003ec8:	1e43      	subs	r3, r0, #1
 8003eca:	42a1      	cmp	r1, r4
 8003ecc:	d008      	beq.n	8003ee0 <memmove+0x28>
 8003ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ed6:	e7f8      	b.n	8003eca <memmove+0x12>
 8003ed8:	4402      	add	r2, r0
 8003eda:	4601      	mov	r1, r0
 8003edc:	428a      	cmp	r2, r1
 8003ede:	d100      	bne.n	8003ee2 <memmove+0x2a>
 8003ee0:	bd10      	pop	{r4, pc}
 8003ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003eea:	e7f7      	b.n	8003edc <memmove+0x24>

08003eec <_sbrk_r>:
 8003eec:	b538      	push	{r3, r4, r5, lr}
 8003eee:	4d06      	ldr	r5, [pc, #24]	; (8003f08 <_sbrk_r+0x1c>)
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	4604      	mov	r4, r0
 8003ef4:	4608      	mov	r0, r1
 8003ef6:	602b      	str	r3, [r5, #0]
 8003ef8:	f7fd fa62 	bl	80013c0 <_sbrk>
 8003efc:	1c43      	adds	r3, r0, #1
 8003efe:	d102      	bne.n	8003f06 <_sbrk_r+0x1a>
 8003f00:	682b      	ldr	r3, [r5, #0]
 8003f02:	b103      	cbz	r3, 8003f06 <_sbrk_r+0x1a>
 8003f04:	6023      	str	r3, [r4, #0]
 8003f06:	bd38      	pop	{r3, r4, r5, pc}
 8003f08:	20000340 	.word	0x20000340

08003f0c <memcpy>:
 8003f0c:	440a      	add	r2, r1
 8003f0e:	4291      	cmp	r1, r2
 8003f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f14:	d100      	bne.n	8003f18 <memcpy+0xc>
 8003f16:	4770      	bx	lr
 8003f18:	b510      	push	{r4, lr}
 8003f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f22:	4291      	cmp	r1, r2
 8003f24:	d1f9      	bne.n	8003f1a <memcpy+0xe>
 8003f26:	bd10      	pop	{r4, pc}

08003f28 <_realloc_r>:
 8003f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f2c:	4680      	mov	r8, r0
 8003f2e:	4614      	mov	r4, r2
 8003f30:	460e      	mov	r6, r1
 8003f32:	b921      	cbnz	r1, 8003f3e <_realloc_r+0x16>
 8003f34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f38:	4611      	mov	r1, r2
 8003f3a:	f7ff bc49 	b.w	80037d0 <_malloc_r>
 8003f3e:	b92a      	cbnz	r2, 8003f4c <_realloc_r+0x24>
 8003f40:	f7ff fbda 	bl	80036f8 <_free_r>
 8003f44:	4625      	mov	r5, r4
 8003f46:	4628      	mov	r0, r5
 8003f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f4c:	f000 f81b 	bl	8003f86 <_malloc_usable_size_r>
 8003f50:	4284      	cmp	r4, r0
 8003f52:	4607      	mov	r7, r0
 8003f54:	d802      	bhi.n	8003f5c <_realloc_r+0x34>
 8003f56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003f5a:	d812      	bhi.n	8003f82 <_realloc_r+0x5a>
 8003f5c:	4621      	mov	r1, r4
 8003f5e:	4640      	mov	r0, r8
 8003f60:	f7ff fc36 	bl	80037d0 <_malloc_r>
 8003f64:	4605      	mov	r5, r0
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d0ed      	beq.n	8003f46 <_realloc_r+0x1e>
 8003f6a:	42bc      	cmp	r4, r7
 8003f6c:	4622      	mov	r2, r4
 8003f6e:	4631      	mov	r1, r6
 8003f70:	bf28      	it	cs
 8003f72:	463a      	movcs	r2, r7
 8003f74:	f7ff ffca 	bl	8003f0c <memcpy>
 8003f78:	4631      	mov	r1, r6
 8003f7a:	4640      	mov	r0, r8
 8003f7c:	f7ff fbbc 	bl	80036f8 <_free_r>
 8003f80:	e7e1      	b.n	8003f46 <_realloc_r+0x1e>
 8003f82:	4635      	mov	r5, r6
 8003f84:	e7df      	b.n	8003f46 <_realloc_r+0x1e>

08003f86 <_malloc_usable_size_r>:
 8003f86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f8a:	1f18      	subs	r0, r3, #4
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bfbc      	itt	lt
 8003f90:	580b      	ldrlt	r3, [r1, r0]
 8003f92:	18c0      	addlt	r0, r0, r3
 8003f94:	4770      	bx	lr
	...

08003f98 <_init>:
 8003f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9a:	bf00      	nop
 8003f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f9e:	bc08      	pop	{r3}
 8003fa0:	469e      	mov	lr, r3
 8003fa2:	4770      	bx	lr

08003fa4 <_fini>:
 8003fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa6:	bf00      	nop
 8003fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003faa:	bc08      	pop	{r3}
 8003fac:	469e      	mov	lr, r3
 8003fae:	4770      	bx	lr
