{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 12:57:13 2023 " "Info: Processing started: Thu Aug 03 12:57:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off addersubtractor4bit -c addersubtractor4bit " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off addersubtractor4bit -c addersubtractor4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[1\] cout 22.600 ns Longest " "Info: Longest tpd from source pin \"a\[1\]\" to destination pin \"cout\" is 22.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns a\[1\] 1 PIN PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_17; Fanout = 4; PIN Node = 'a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.400 ns) 7.200 ns cout~713 2 COMB LC5_B1 1 " "Info: 2: + IC(2.700 ns) + CELL(1.400 ns) = 7.200 ns; Loc. = LC5_B1; Fanout = 1; COMB Node = 'cout~713'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { a[1] cout~713 } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 8.500 ns cout~703 3 COMB LC6_B1 3 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 8.500 ns; Loc. = LC6_B1; Fanout = 3; COMB Node = 'cout~703'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { cout~713 cout~703 } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 12.400 ns cout~704 4 COMB LC7_B12 1 " "Info: 4: + IC(2.000 ns) + CELL(1.900 ns) = 12.400 ns; Loc. = LC7_B12; Fanout = 1; COMB Node = 'cout~704'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { cout~703 cout~704 } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 14.900 ns cout~691 5 COMB LC4_B12 1 " "Info: 5: + IC(0.600 ns) + CELL(1.900 ns) = 14.900 ns; Loc. = LC4_B12; Fanout = 1; COMB Node = 'cout~691'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { cout~704 cout~691 } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 17.400 ns cout~692 6 COMB LC1_B12 1 " "Info: 6: + IC(0.600 ns) + CELL(1.900 ns) = 17.400 ns; Loc. = LC1_B12; Fanout = 1; COMB Node = 'cout~692'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { cout~691 cout~692 } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(3.900 ns) 22.600 ns cout 7 PIN PIN_92 0 " "Info: 7: + IC(1.300 ns) + CELL(3.900 ns) = 22.600 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { cout~692 cout } "NODE_NAME" } } { "addersubtractor4bit.v" "" { Text "F:/Verilog Codes/exp2/addersubtractor4bit/addersubtractor4bit.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.400 ns ( 68.14 % ) " "Info: Total cell delay = 15.400 ns ( 68.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 31.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 31.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.600 ns" { a[1] cout~713 cout~703 cout~704 cout~691 cout~692 cout } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.600 ns" { a[1] {} a[1]~out {} cout~713 {} cout~703 {} cout~704 {} cout~691 {} cout~692 {} cout {} } { 0.000ns 0.000ns 2.700ns 0.000ns 2.000ns 0.600ns 0.600ns 1.300ns } { 0.000ns 3.100ns 1.400ns 1.300ns 1.900ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 12:57:13 2023 " "Info: Processing ended: Thu Aug 03 12:57:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
