{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 13:55:38 2009 " "Info: Processing started: Wed Sep 02 13:55:38 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga256 -c vga256 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga256 -c vga256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga256 EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"vga256\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_25m Global clock in PIN 16 " "Info: Automatically promoted signal \"clk_25m\" to use Global clock in PIN 16" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "rst_n Global clock " "Info: Automatically promoted signal \"rst_n\" to use Global clock" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst_n " "Info: Pin \"rst_n\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { rst_n } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 23 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register y_cnt\[0\] register vga_rgb\[4\] -8.284 ns " "Info: Slack time is -8.284 ns between source register \"y_cnt\[0\]\" and destination register \"vga_rgb\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m destination 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_25m\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK Unassigned 94 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 94; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns vga_rgb\[4\] 2 REG Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'vga_rgb\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk_25m vga_rgb[4] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m destination 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk_25m\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK Unassigned 94 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 94; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns vga_rgb\[4\] 2 REG Unassigned 1 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'vga_rgb\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk_25m vga_rgb[4] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_25m\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK Unassigned 94 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 94; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns y_cnt\[0\] 2 REG Unassigned 7 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"clk_25m\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK Unassigned 94 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 94; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns y_cnt\[0\] 2 REG Unassigned 7 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.023 ns - Longest register register " "Info: - Longest register to register delay is 9.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[0\] 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.575 ns) 1.658 ns Add2~40COUT1_57 2 COMB Unassigned 2 " "Info: 2: + IC(1.083 ns) + CELL(0.575 ns) = 1.658 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add2~40COUT1_57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { y_cnt[0] Add2~40COUT1_57 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.738 ns Add2~42COUT1_59 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.738 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add2~42COUT1_59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~40COUT1_57 Add2~42COUT1_59 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.818 ns Add2~44COUT1_61 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.818 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add2~44COUT1_61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~42COUT1_59 Add2~44COUT1_61 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.898 ns Add2~38COUT1_63 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.898 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add2~38COUT1_63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~44COUT1_61 Add2~38COUT1_63 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.156 ns Add2~46 6 COMB Unassigned 5 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 2.156 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Add2~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Add2~38COUT1_63 Add2~46 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.835 ns Add2~33 7 COMB Unassigned 3 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 2.835 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Add2~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add2~46 Add2~33 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 3.728 ns Equal10~0 8 COMB Unassigned 3 " "Info: 8: + IC(0.779 ns) + CELL(0.114 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'Equal10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Add2~33 Equal10~0 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.590 ns) 5.075 ns vga_rgb~8 9 COMB Unassigned 1 " "Info: 9: + IC(0.757 ns) + CELL(0.590 ns) = 5.075 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga_rgb~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Equal10~0 vga_rgb~8 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 5.729 ns vga_rgb~9 10 COMB Unassigned 4 " "Info: 10: + IC(0.064 ns) + CELL(0.590 ns) = 5.729 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'vga_rgb~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { vga_rgb~8 vga_rgb~9 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.383 ns vga_rgb~10 11 COMB Unassigned 2 " "Info: 11: + IC(0.362 ns) + CELL(0.292 ns) = 6.383 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga_rgb~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { vga_rgb~9 vga_rgb~10 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.738 ns) 9.023 ns vga_rgb\[4\] 12 REG Unassigned 1 " "Info: 12: + IC(1.902 ns) + CELL(0.738 ns) = 9.023 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'vga_rgb\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { vga_rgb~10 vga_rgb[4] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.076 ns ( 45.17 % ) " "Info: Total cell delay = 4.076 ns ( 45.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.947 ns ( 54.83 % ) " "Info: Total interconnect delay = 4.947 ns ( 54.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { y_cnt[0] Add2~40COUT1_57 Add2~42COUT1_59 Add2~44COUT1_61 Add2~38COUT1_63 Add2~46 Add2~33 Equal10~0 vga_rgb~8 vga_rgb~9 vga_rgb~10 vga_rgb[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { y_cnt[0] Add2~40COUT1_57 Add2~42COUT1_59 Add2~44COUT1_61 Add2~38COUT1_63 Add2~46 Add2~33 Equal10~0 vga_rgb~8 vga_rgb~9 vga_rgb~10 vga_rgb[4] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.023 ns register register " "Info: Estimated most critical path is register to register delay of 9.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[0\] 1 REG LAB_X22_Y8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y8; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.575 ns) 1.658 ns Add2~40COUT1_57 2 COMB LAB_X19_Y8 2 " "Info: 2: + IC(1.083 ns) + CELL(0.575 ns) = 1.658 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'Add2~40COUT1_57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { y_cnt[0] Add2~40COUT1_57 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.738 ns Add2~42COUT1_59 3 COMB LAB_X19_Y8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.738 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'Add2~42COUT1_59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~40COUT1_57 Add2~42COUT1_59 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.818 ns Add2~44COUT1_61 4 COMB LAB_X19_Y8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.818 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'Add2~44COUT1_61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~42COUT1_59 Add2~44COUT1_61 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.898 ns Add2~38COUT1_63 5 COMB LAB_X19_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.898 ns; Loc. = LAB_X19_Y8; Fanout = 2; COMB Node = 'Add2~38COUT1_63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add2~44COUT1_61 Add2~38COUT1_63 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.156 ns Add2~46 6 COMB LAB_X19_Y8 5 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 2.156 ns; Loc. = LAB_X19_Y8; Fanout = 5; COMB Node = 'Add2~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Add2~38COUT1_63 Add2~46 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.835 ns Add2~33 7 COMB LAB_X19_Y8 3 " "Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 2.835 ns; Loc. = LAB_X19_Y8; Fanout = 3; COMB Node = 'Add2~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add2~46 Add2~33 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.114 ns) 3.728 ns Equal10~0 8 COMB LAB_X20_Y8 3 " "Info: 8: + IC(0.779 ns) + CELL(0.114 ns) = 3.728 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'Equal10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Add2~33 Equal10~0 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.590 ns) 5.075 ns vga_rgb~8 9 COMB LAB_X19_Y7 1 " "Info: 9: + IC(0.757 ns) + CELL(0.590 ns) = 5.075 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'vga_rgb~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Equal10~0 vga_rgb~8 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.064 ns) + CELL(0.590 ns) 5.729 ns vga_rgb~9 10 COMB LAB_X19_Y7 4 " "Info: 10: + IC(0.064 ns) + CELL(0.590 ns) = 5.729 ns; Loc. = LAB_X19_Y7; Fanout = 4; COMB Node = 'vga_rgb~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { vga_rgb~8 vga_rgb~9 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.292 ns) 6.383 ns vga_rgb~10 11 COMB LAB_X19_Y7 2 " "Info: 11: + IC(0.362 ns) + CELL(0.292 ns) = 6.383 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'vga_rgb~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { vga_rgb~9 vga_rgb~10 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.738 ns) 9.023 ns vga_rgb\[4\] 12 REG LAB_X26_Y1 1 " "Info: 12: + IC(1.902 ns) + CELL(0.738 ns) = 9.023 ns; Loc. = LAB_X26_Y1; Fanout = 1; REG Node = 'vga_rgb\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { vga_rgb~10 vga_rgb[4] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.076 ns ( 45.17 % ) " "Info: Total cell delay = 4.076 ns ( 45.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.947 ns ( 54.83 % ) " "Info: Total interconnect delay = 4.947 ns ( 54.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { y_cnt[0] Add2~40COUT1_57 Add2~42COUT1_59 Add2~44COUT1_61 Add2~38COUT1_63 Add2~46 Add2~33 Equal10~0 vga_rgb~8 vga_rgb~9 vga_rgb~10 vga_rgb[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_g\[0\] GND " "Info: Pin vga_g\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { vga_g[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_g\[0\]" } } } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_g[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_b\[0\] GND " "Info: Pin vga_b\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { vga_b[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_b\[0\]" } } } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_b\[1\] GND " "Info: Pin vga_b\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { vga_b[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_b\[1\]" } } } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga256.fit.smsg " "Info: Generated suppressed messages file E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga256.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 13:55:41 2009 " "Info: Processing ended: Wed Sep 02 13:55:41 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
