<stg><name>Resize_opr_linear</name>


<trans_list>

<trans id="593" from="1" to="2">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="2" to="3">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="3" to="4">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="4" to="5">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="5" to="6">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="6" to="7">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="7" to="8">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="8" to="9">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="9" to="10">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="10" to="11">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="11" to="12">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="12" to="13">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="13" to="14">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="14" to="15">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="15" to="16">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="16" to="17">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="17" to="18">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="18" to="19">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="19" to="20">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="20" to="21">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="21" to="22">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="22" to="23">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="23" to="24">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="24" to="25">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="25" to="26">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="26" to="27">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="27" to="28">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="28" to="29">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="29" to="30">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="30" to="31">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="31" to="32">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="32" to="33">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="33" to="34">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="34" to="35">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="35" to="36">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="36" to="37">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="37" to="38">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="38" to="39">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="39" to="40">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="40" to="41">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="41" to="42">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="42" to="43">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="43" to="44">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="44" to="45">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="45" to="46">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="46" to="47">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="47" to="48">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="48" to="49">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="49" to="50">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="50" to="51">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="51" to="52">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="52" to="53">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="53" to="54">
<condition id="270">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="54" to="55">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="55" to="56">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="56" to="57">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="57" to="58">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="58" to="59">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="59" to="60">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="60" to="61">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="61" to="62">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="62" to="63">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="63" to="64">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="64" to="65">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="65" to="66">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="66" to="67">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="67" to="68">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="68" to="69">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="69" to="70">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="70" to="71">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="71" to="72">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="72" to="73">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="73" to="74">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="74" to="75">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="75" to="76">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="76" to="77">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="77" to="78">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="78" to="79">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="79" to="80">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="80" to="81">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="81" to="82">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="82" to="83">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="83" to="84">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="84" to="85">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="85" to="86">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="86" to="87">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="87" to="88">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="88" to="89">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="89" to="90">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="90" to="94">
<condition id="468">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="90" to="91">
<condition id="472">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="91" to="92">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="92" to="93">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="93" to="54">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="94" to="53">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
LineBuffer.exit:0  %row_wr = alloca i1

]]></Node>
<StgValue><ssdm name="row_wr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
LineBuffer.exit:1  %row_rd = alloca i1

]]></Node>
<StgValue><ssdm name="row_rd"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
LineBuffer.exit:2  %pre_fx = alloca i16

]]></Node>
<StgValue><ssdm name="pre_fx"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
LineBuffer.exit:3  %pre_fy = alloca i16

]]></Node>
<StgValue><ssdm name="pre_fy"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
LineBuffer.exit:4  %x = alloca i16

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="32">
<![CDATA[
LineBuffer.exit:5  %win_val_0_val_1_0 = alloca i8

]]></Node>
<StgValue><ssdm name="win_val_0_val_1_0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
LineBuffer.exit:6  %win_val_0_val_1_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="win_val_0_val_1_0_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
LineBuffer.exit:7  %win_val_1_val_1_0 = alloca i8

]]></Node>
<StgValue><ssdm name="win_val_1_val_1_0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
LineBuffer.exit:8  %win_val_1_val_1_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="win_val_1_val_1_0_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
LineBuffer.exit:9  %tmp = alloca i8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LineBuffer.exit:12  %p_dst_cols_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_dst_cols_V_read)

]]></Node>
<StgValue><ssdm name="p_dst_cols_V_read_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LineBuffer.exit:13  %p_dst_rows_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_dst_rows_V_read)

]]></Node>
<StgValue><ssdm name="p_dst_rows_V_read_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:14  %p_src_cols_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)

]]></Node>
<StgValue><ssdm name="p_src_cols_V_read_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:15  %p_src_rows_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)

]]></Node>
<StgValue><ssdm name="p_src_rows_V_read_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
LineBuffer.exit:16  %k_buf_val_val_0_0 = alloca [101 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_val_val_0_0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
LineBuffer.exit:17  %k_buf_val_val_1_0 = alloca [101 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_val_val_1_0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="32">
<![CDATA[
LineBuffer.exit:24  %srows = trunc i32 %p_src_rows_V_read_1 to i16

]]></Node>
<StgValue><ssdm name="srows"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32">
<![CDATA[
LineBuffer.exit:25  %scols = trunc i32 %p_src_cols_V_read_1 to i16

]]></Node>
<StgValue><ssdm name="scols"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="6" op_2_bw="16">
<![CDATA[
LineBuffer.exit:27  %tmp_2 = call i22 @_ssdm_op_BitConcatenate.i22.i6.i16(i6 %p_dst_rows_V_read_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
LineBuffer.exit:28  %tmp_4 = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %srows, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="48" op_0_bw="22">
<![CDATA[
LineBuffer.exit:29  %tmp_5 = sext i22 %tmp_2 to i48

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="52" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="22" op_1_bw="6" op_2_bw="16">
<![CDATA[
LineBuffer.exit:33  %tmp_9 = call i22 @_ssdm_op_BitConcatenate.i22.i6.i16(i6 %p_dst_cols_V_read_1, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
LineBuffer.exit:34  %tmp_8 = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %scols, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="48" op_0_bw="22">
<![CDATA[
LineBuffer.exit:35  %tmp_s = sext i22 %tmp_9 to i48

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="52" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:84  store i16 0, i16* %x

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:85  store i16 -10, i16* %pre_fy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:86  store i16 -10, i16* %pre_fx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
LineBuffer.exit:87  store i1 false, i1* %row_rd

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
LineBuffer.exit:88  store i1 false, i1* %row_wr

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="126" st_id="2" stage="51" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="51" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="128" st_id="3" stage="50" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="50" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="49" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="49" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="48" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="48" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="47" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="47" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="46" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="46" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="45" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="45" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="44" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="44" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="142" st_id="10" stage="43" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="43" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="42" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="42" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="41" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="41" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="40" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="40" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="39" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="39" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="38" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="38" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="154" st_id="16" stage="37" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="37" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="156" st_id="17" stage="36" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="36" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="158" st_id="18" stage="35" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="35" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="160" st_id="19" stage="34" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="34" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="162" st_id="20" stage="33" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="33" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="32" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="32" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="166" st_id="22" stage="31" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="31" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="30" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="30" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="29" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="29" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="172" st_id="25" stage="28" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="28" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="174" st_id="26" stage="27" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="27" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="176" st_id="27" stage="26" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="177" st_id="27" stage="26" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="25" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="25" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="180" st_id="29" stage="24" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="24" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="182" st_id="30" stage="23" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="183" st_id="30" stage="23" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="184" st_id="31" stage="22" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="185" st_id="31" stage="22" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="186" st_id="32" stage="21" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="21" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="20" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="20" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="190" st_id="34" stage="19" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="191" st_id="34" stage="19" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="192" st_id="35" stage="18" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="18" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="194" st_id="36" stage="17" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="36" stage="17" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="196" st_id="37" stage="16" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="197" st_id="37" stage="16" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="198" st_id="38" stage="15" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="199" st_id="38" stage="15" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="200" st_id="39" stage="14" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="201" st_id="39" stage="14" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="202" st_id="40" stage="13" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="203" st_id="40" stage="13" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="204" st_id="41" stage="12" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="205" st_id="41" stage="12" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="206" st_id="42" stage="11" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="11" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="208" st_id="43" stage="10" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="209" st_id="43" stage="10" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="210" st_id="44" stage="9" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="211" st_id="44" stage="9" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="212" st_id="45" stage="8" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="213" st_id="45" stage="8" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="214" st_id="46" stage="7" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="215" st_id="46" stage="7" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="216" st_id="47" stage="6" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="217" st_id="47" stage="6" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="218" st_id="48" stage="5" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="219" st_id="48" stage="5" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="220" st_id="49" stage="4" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="221" st_id="49" stage="4" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="222" st_id="50" stage="3" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="223" st_id="50" stage="3" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="224" st_id="51" stage="2" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="225" st_id="51" stage="2" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="226" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
LineBuffer.exit:10  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
LineBuffer.exit:11  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LineBuffer.exit:18  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([79 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="229" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LineBuffer.exit:19  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([79 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="230" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="6">
<![CDATA[
LineBuffer.exit:20  %dcols = sext i6 %p_dst_cols_V_read_1 to i16

]]></Node>
<StgValue><ssdm name="dcols"/></StgValue>
</operation>

<operation id="231" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
LineBuffer.exit:21  %dcols_cast = sext i6 %p_dst_cols_V_read_1 to i7

]]></Node>
<StgValue><ssdm name="dcols_cast"/></StgValue>
</operation>

<operation id="232" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="6">
<![CDATA[
LineBuffer.exit:22  %drows = sext i6 %p_dst_rows_V_read_1 to i16

]]></Node>
<StgValue><ssdm name="drows"/></StgValue>
</operation>

<operation id="233" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="6">
<![CDATA[
LineBuffer.exit:23  %drows_cast = sext i6 %p_dst_rows_V_read_1 to i7

]]></Node>
<StgValue><ssdm name="drows_cast"/></StgValue>
</operation>

<operation id="234" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="16">
<![CDATA[
LineBuffer.exit:26  %tmp_11_cast = sext i16 %srows to i17

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="235" st_id="52" stage="1" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:30  %tmp_6 = sdiv i48 %tmp_4, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="236" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="48">
<![CDATA[
LineBuffer.exit:31  %row_rate_V = trunc i48 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="row_rate_V"/></StgValue>
</operation>

<operation id="237" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="16">
<![CDATA[
LineBuffer.exit:32  %tmp_18_cast = sext i16 %scols to i17

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="238" st_id="52" stage="1" lat="52">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
LineBuffer.exit:36  %tmp_1 = sdiv i48 %tmp_8, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="239" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="48">
<![CDATA[
LineBuffer.exit:37  %col_rate_V = trunc i48 %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="col_rate_V"/></StgValue>
</operation>

<operation id="240" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
LineBuffer.exit:38  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %tmp_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="241" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:39  %p_neg = sub i32 0, %row_rate_V

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:40  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="243" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:41  %tmp_7 = zext i31 %p_lshr to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="244" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:42  %p_neg_t = sub i32 0, %tmp_7

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="245" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:43  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i48.i32.i32(i48 %tmp_6, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="246" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:44  %tmp_13 = zext i31 %p_lshr_f to i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="247" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LineBuffer.exit:45  %tmp_3 = select i1 %tmp_60, i32 %p_neg_t, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="248" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="33" op_0_bw="32">
<![CDATA[
LineBuffer.exit:46  %tmp_26_cast = sext i32 %tmp_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="249" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LineBuffer.exit:47  %p_Val2_8 = add i33 -32768, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="250" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="20" op_0_bw="20" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:48  %p_Val2_9 = call i20 @_ssdm_op_PartSelect.i20.i33.i32.i32(i33 %p_Val2_8, i32 6, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="251" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
LineBuffer.exit:49  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_8, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="252" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="20" op_0_bw="1">
<![CDATA[
LineBuffer.exit:50  %tmp_10 = zext i1 %tmp_61 to i20

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="253" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
LineBuffer.exit:51  %p_Val2_17 = add i20 %p_Val2_9, %tmp_10

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="254" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
LineBuffer.exit:52  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %tmp_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="255" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:53  %p_neg1 = sub i32 0, %col_rate_V

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="256" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:54  %p_lshr1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr1"/></StgValue>
</operation>

<operation id="257" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:55  %tmp_16 = zext i31 %p_lshr1 to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="258" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:56  %p_neg_t1 = sub i32 0, %tmp_16

]]></Node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:57  %p_lshr_f1 = call i31 @_ssdm_op_PartSelect.i31.i48.i32.i32(i48 %tmp_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f1"/></StgValue>
</operation>

<operation id="260" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="31">
<![CDATA[
LineBuffer.exit:58  %tmp_32 = zext i31 %p_lshr_f1 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="261" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
LineBuffer.exit:59  %tmp_11 = select i1 %tmp_62, i32 %p_neg_t1, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="262" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="33" op_0_bw="32">
<![CDATA[
LineBuffer.exit:60  %tmp_30_cast = sext i32 %tmp_11 to i33

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="263" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
LineBuffer.exit:61  %p_Val2_12 = add i33 -32768, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="264" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="20" op_0_bw="20" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
LineBuffer.exit:62  %p_Val2_13 = call i20 @_ssdm_op_PartSelect.i20.i33.i32.i32(i33 %p_Val2_12, i32 6, i32 25)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="265" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
LineBuffer.exit:63  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_12, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="266" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="1">
<![CDATA[
LineBuffer.exit:64  %tmp_12 = zext i1 %tmp_63 to i20

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="267" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
LineBuffer.exit:65  %p_Val2_18 = add i20 %p_Val2_13, %tmp_12

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="268" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:66  %tmp_14 = icmp sgt i16 %srows, %drows

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="269" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
LineBuffer.exit:67  %tmp_15 = add i7 1, %drows_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="270" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="7">
<![CDATA[
LineBuffer.exit:68  %tmp_21_cast = sext i7 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="271" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LineBuffer.exit:69  %rows = select i1 %tmp_14, i16 %srows, i16 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="272" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:70  %tmp_17 = icmp sgt i16 %scols, %dcols

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="273" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
LineBuffer.exit:71  %tmp_18 = add i7 1, %dcols_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="274" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="7">
<![CDATA[
LineBuffer.exit:72  %tmp_23_cast = sext i7 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="275" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
LineBuffer.exit:73  %cols = select i1 %tmp_17, i16 %scols, i16 %tmp_23_cast

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="276" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
LineBuffer.exit:74  %tmp_19 = add i17 -1, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="277" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:75  %sx = add i16 -1, %scols

]]></Node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="278" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
LineBuffer.exit:76  %tmp_20 = add i17 -1, %tmp_11_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="279" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
LineBuffer.exit:77  %sy = add i16 -1, %srows

]]></Node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>

<operation id="280" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:78  %tmp_21 = icmp sgt i32 %row_rate_V, 65536

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="281" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
LineBuffer.exit:79  %tmp_22 = icmp sgt i32 %col_rate_V, 65536

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="282" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
LineBuffer.exit:80  %tmp_23 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_17, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="283" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="26">
<![CDATA[
LineBuffer.exit:81  %tmp_57_cast = sext i26 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="284" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
LineBuffer.exit:82  %tmp_24 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_18, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="26">
<![CDATA[
LineBuffer.exit:83  %tmp_59_cast = sext i26 %tmp_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="286" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
LineBuffer.exit:89  br label %.loopexit25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="287" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.loopexit25:0  %p_Val2_15 = phi i15 [ 0, %LineBuffer.exit ], [ %i, %.loopexit25.loopexit ]

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="288" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
.loopexit25:1  %i_op_assign_15_cast = zext i15 %p_Val2_15 to i16

]]></Node>
<StgValue><ssdm name="i_op_assign_15_cast"/></StgValue>
</operation>

<operation id="289" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit25:2  %tmp_25 = icmp slt i16 %i_op_assign_15_cast, %rows

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="290" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit25:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.loopexit25:4  %i = add i15 %p_Val2_15, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="292" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit25:5  br i1 %tmp_25, label %.preheader773.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader773.preheader:0  %tmp_26 = add i16 %i_op_assign_15_cast, -1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="294" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader773.preheader:1  %tmp_27 = icmp eq i15 %p_Val2_15, 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="295" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader773.preheader:2  %row_wr_2 = icmp ne i15 %p_Val2_15, 0

]]></Node>
<StgValue><ssdm name="row_wr_2"/></StgValue>
</operation>

<operation id="296" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="31" op_1_bw="15" op_2_bw="16">
<![CDATA[
.preheader773.preheader:3  %tmp_28 = call i31 @_ssdm_op_BitConcatenate.i31.i15.i16(i15 %p_Val2_15, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="31">
<![CDATA[
.preheader773.preheader:4  %tmp_47_cast = zext i31 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="298" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader773.preheader:5  br label %.preheader773

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="300" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader773:0  %p_Val2_16 = phi i15 [ 0, %.preheader773.preheader ], [ %j, %._crit_edge787 ]

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="301" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="15">
<![CDATA[
.preheader773:2  %i_op_assign_cast = zext i15 %p_Val2_16 to i16

]]></Node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="302" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader773:3  %tmp_29 = icmp slt i16 %i_op_assign_cast, %cols

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="303" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader773:5  %j = add i15 %p_Val2_16, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="304" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="305" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_21, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit, label %._crit_edge777

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="54" stage="35" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="308" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="31" op_0_bw="31" op_1_bw="15" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:0  %tmp_33 = call i31 @_ssdm_op_BitConcatenate.i31.i15.i16(i15 %p_Val2_16, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="309" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="31">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_52_cast = zext i31 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="310" st_id="54" stage="35" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:52  %tmp_48 = icmp eq i15 %p_Val2_16, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:70  %col_wr_1 = icmp ne i15 %p_Val2_16, 0

]]></Node>
<StgValue><ssdm name="col_wr_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="313" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader773:6  br i1 %tmp_29, label %0, label %.loopexit25.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="55" stage="34" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="315" st_id="55" stage="34" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="316" st_id="56" stage="33" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="317" st_id="56" stage="33" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="318" st_id="57" stage="32" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="319" st_id="57" stage="32" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="320" st_id="58" stage="31" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="321" st_id="58" stage="31" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="322" st_id="59" stage="30" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="323" st_id="59" stage="30" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="324" st_id="60" stage="29" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="325" st_id="60" stage="29" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="326" st_id="61" stage="28" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="327" st_id="61" stage="28" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="328" st_id="62" stage="27" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="329" st_id="62" stage="27" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="330" st_id="63" stage="26" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="331" st_id="63" stage="26" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="332" st_id="64" stage="25" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="333" st_id="64" stage="25" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="334" st_id="65" stage="24" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="335" st_id="65" stage="24" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="336" st_id="66" stage="23" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="337" st_id="66" stage="23" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="338" st_id="67" stage="22" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="339" st_id="67" stage="22" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="340" st_id="68" stage="21" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="341" st_id="68" stage="21" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="342" st_id="69" stage="20" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="343" st_id="69" stage="20" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="344" st_id="70" stage="19" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="345" st_id="70" stage="19" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="346" st_id="71" stage="18" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="347" st_id="71" stage="18" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="348" st_id="72" stage="17" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="349" st_id="72" stage="17" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="350" st_id="73" stage="16" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="351" st_id="73" stage="16" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="352" st_id="74" stage="15" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="353" st_id="74" stage="15" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="354" st_id="75" stage="14" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="14" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="356" st_id="76" stage="13" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="357" st_id="76" stage="13" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="358" st_id="77" stage="12" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="359" st_id="77" stage="12" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="360" st_id="78" stage="11" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="361" st_id="78" stage="11" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="362" st_id="79" stage="10" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="363" st_id="79" stage="10" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="364" st_id="80" stage="9" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="365" st_id="80" stage="9" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="366" st_id="81" stage="8" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="367" st_id="81" stage="8" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="368" st_id="82" stage="7" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="369" st_id="82" stage="7" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="370" st_id="83" stage="6" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="371" st_id="83" stage="6" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="372" st_id="84" stage="5" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="373" st_id="84" stage="5" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="374" st_id="85" stage="4" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="375" st_id="85" stage="4" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="376" st_id="86" stage="3" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="377" st_id="86" stage="3" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="378" st_id="87" stage="2" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="379" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_35 = add i16 %i_op_assign_cast, -1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="380" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="87" stage="2" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="382" st_id="88" stage="1" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_31 = udiv i32 %tmp_47_cast, %row_rate_V

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="383" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:1  %tmp_64 = trunc i32 %tmp_31 to i16

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="384" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:2  br label %._crit_edge777

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge777:0  %dy = phi i16 [ %tmp_64, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit ], [ %tmp_26, %0 ]

]]></Node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="386" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge777:1  br i1 %tmp_22, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="88" stage="1" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_34 = udiv i32 %tmp_52_cast, %col_rate_V

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="388" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:3  %tmp_65 = trunc i32 %tmp_34 to i16

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="389" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:4  br label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ifconv:0  %dx = phi i16 [ %tmp_65, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27 ], [ %tmp_35, %1 ]

]]></Node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="391" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:6  %OP1_V = sext i16 %dy to i32

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="392" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="393" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:9  %OP1_V_1 = sext i16 %dx to i32

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="394" st_id="88" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_1 = mul i32 %col_rate_V, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="395" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:1  %row_wr_load = load i1* %row_wr

]]></Node>
<StgValue><ssdm name="row_wr_load"/></StgValue>
</operation>

<operation id="396" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:2  %row_rd_load = load i1* %row_rd

]]></Node>
<StgValue><ssdm name="row_rd_load"/></StgValue>
</operation>

<operation id="397" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:3  %pre_fx_load = load i16* %pre_fx

]]></Node>
<StgValue><ssdm name="pre_fx_load"/></StgValue>
</operation>

<operation id="398" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:4  %pre_fy_load = load i16* %pre_fy

]]></Node>
<StgValue><ssdm name="pre_fy_load"/></StgValue>
</operation>

<operation id="399" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:5  %x_load = load i16* %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="400" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %p_Val2_3 = add i32 %p_Val2_s, %tmp_57_cast

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="401" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %p_Val2_2 = add i32 %p_Val2_1, %tmp_59_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="402" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="403" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="404" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:14  %tmp_67 = trunc i32 %p_Val2_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="405" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %tmp_36 = icmp eq i16 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="406" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %ret_V_1 = add i16 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="407" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:17  %p_6 = select i1 %tmp_36, i16 %ret_V, i16 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="408" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:18  %sx_2 = select i1 %tmp_66, i16 %p_6, i16 %ret_V

]]></Node>
<StgValue><ssdm name="sx_2"/></StgValue>
</operation>

<operation id="409" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %ret_V_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="410" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="411" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_69 = trunc i32 %p_Val2_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="412" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %tmp_37 = icmp eq i16 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="413" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %ret_V_3 = add i16 1, %ret_V_2

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="414" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %p_7 = select i1 %tmp_37, i16 %ret_V_2, i16 %ret_V_3

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="415" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:25  %sy_3 = select i1 %tmp_68, i16 %p_7, i16 %ret_V_2

]]></Node>
<StgValue><ssdm name="sy_3"/></StgValue>
</operation>

<operation id="416" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_38 = sext i32 %p_Val2_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="417" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:27  %tmp_39 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sx_2, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="418" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_64_cast = sext i32 %tmp_39 to i33

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="419" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:29  %r_V_6 = sub nsw i33 %tmp_38, %tmp_64_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="420" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:30  %tmp_40 = icmp sgt i33 %r_V_6, 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="421" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:31  %tmp_70 = trunc i33 %r_V_6 to i18

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="422" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:34  %tmp_42 = sext i32 %p_Val2_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="423" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:35  %tmp_43 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sy_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="424" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_70_cast = sext i32 %tmp_43 to i33

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="425" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:37  %r_V_7 = sub nsw i33 %tmp_42, %tmp_70_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="426" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:38  %tmp_44 = icmp sgt i33 %r_V_7, 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="427" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:39  %tmp_71 = trunc i33 %r_V_7 to i18

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="428" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:44  %tmp_74_cast = sext i16 %sx_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="429" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:45  %tmp_46 = icmp sgt i17 %tmp_74_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="430" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:47  %pre_fx_1 = select i1 %tmp_46, i16 %sx, i16 %sx_2

]]></Node>
<StgValue><ssdm name="pre_fx_1"/></StgValue>
</operation>

<operation id="431" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:48  %tmp_76_cast = sext i16 %sy_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="432" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:49  %tmp_47 = icmp sgt i17 %tmp_76_cast, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="433" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:51  %sy_4 = select i1 %tmp_47, i16 %sy, i16 %sy_3

]]></Node>
<StgValue><ssdm name="sy_4"/></StgValue>
</operation>

<operation id="434" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:53  %row_wr_1 = icmp eq i16 %sy_4, %tmp_26

]]></Node>
<StgValue><ssdm name="row_wr_1"/></StgValue>
</operation>

<operation id="435" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:54  %not_1 = icmp ne i16 %sy_4, %pre_fy_load

]]></Node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="436" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:55  %pre_fy_1_sy = select i1 %tmp_27, i16 %pre_fy_load, i16 %sy_4

]]></Node>
<StgValue><ssdm name="pre_fy_1_sy"/></StgValue>
</operation>

<operation id="437" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:56  %x_2 = select i1 %tmp_48, i16 0, i16 %x_load

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="438" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %sel_tmp5 = and i1 %tmp_48, %tmp_21

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="439" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:58  %sel_tmp6 = select i1 %sel_tmp5, i16 %pre_fy_load, i16 %pre_fy_1_sy

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="440" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:59  %pre_fy_5 = select i1 %tmp_48, i16 %sel_tmp6, i16 %pre_fy_load

]]></Node>
<StgValue><ssdm name="pre_fy_5"/></StgValue>
</operation>

<operation id="441" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:60  %pre_fx_2 = select i1 %tmp_48, i16 -10, i16 %pre_fx_load

]]></Node>
<StgValue><ssdm name="pre_fx_2"/></StgValue>
</operation>

<operation id="442" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %tmp17 = or i1 %not_1, %sel_tmp5

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="443" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %sel_tmp = or i1 %tmp17, %tmp_27

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="444" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:63  %row_rd_5 = select i1 %tmp_48, i1 %sel_tmp, i1 %row_rd_load

]]></Node>
<StgValue><ssdm name="row_rd_5"/></StgValue>
</operation>

<operation id="445" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:64  %row_wr_4 = select i1 %sel_tmp5, i1 %row_wr_1, i1 %row_wr_2

]]></Node>
<StgValue><ssdm name="row_wr_4"/></StgValue>
</operation>

<operation id="446" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:65  %row_wr_3 = select i1 %tmp_48, i1 %row_wr_4, i1 %row_wr_load

]]></Node>
<StgValue><ssdm name="row_wr_3"/></StgValue>
</operation>

<operation id="447" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:66  %tmp_49 = add i16 -1, %i_op_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="448" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:67  %col_wr = icmp eq i16 %pre_fx_1, %tmp_49

]]></Node>
<StgValue><ssdm name="col_wr"/></StgValue>
</operation>

<operation id="449" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:68  %not_s = icmp ne i16 %pre_fx_1, %pre_fx_2

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="450" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:69  %pre_fx_2_sx = select i1 %tmp_48, i16 -10, i16 %pre_fx_1

]]></Node>
<StgValue><ssdm name="pre_fx_2_sx"/></StgValue>
</operation>

<operation id="451" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:71  %pre_fx_5 = select i1 %tmp_22, i16 %pre_fx_2, i16 %pre_fx_2_sx

]]></Node>
<StgValue><ssdm name="pre_fx_5"/></StgValue>
</operation>

<operation id="452" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %tmp18 = or i1 %not_s, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="453" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:73  %col_rd_2 = or i1 %tmp18, %tmp_48

]]></Node>
<StgValue><ssdm name="col_rd_2"/></StgValue>
</operation>

<operation id="454" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:74  %col_wr_2 = select i1 %tmp_22, i1 %col_wr, i1 %col_wr_1

]]></Node>
<StgValue><ssdm name="col_wr_2"/></StgValue>
</operation>

<operation id="455" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:75  br i1 %col_rd_2, label %.preheader772.0, label %_ifconv.._crit_edge781_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv.._crit_edge781_crit_edge:0  store i16 %x_2, i16* %x

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.._crit_edge781_crit_edge:1  br label %._crit_edge781

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="16">
<![CDATA[
.preheader772.0:0  %tmp_50 = sext i16 %x_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="459" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader772.0:1  br i1 %row_rd_5, label %2, label %.preheader771.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.0:0  %k_buf_val_val_0_0_ad_1 = getelementptr [101 x i8]* %k_buf_val_val_0_0, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="k_buf_val_val_0_0_ad_1"/></StgValue>
</operation>

<operation id="461" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="7">
<![CDATA[
.preheader771.0:1  %win_val_0_val_0_0 = load i8* %k_buf_val_val_0_0_ad_1, align 1

]]></Node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="462" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.0:2  %k_buf_val_val_1_0_ad_1 = getelementptr [101 x i8]* %k_buf_val_val_1_0, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="k_buf_val_val_1_0_ad_1"/></StgValue>
</operation>

<operation id="463" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="7">
<![CDATA[
.preheader771.0:3  %win_val_1_val_0_0_1 = load i8* %k_buf_val_val_1_0_ad_1, align 1

]]></Node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="464" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_buf_val_val_0_0_ad = getelementptr [101 x i8]* %k_buf_val_val_0_0, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="k_buf_val_val_0_0_ad"/></StgValue>
</operation>

<operation id="465" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="7">
<![CDATA[
:2  %win_val_1_val_0_0 = load i8* %k_buf_val_val_0_0_ad, align 1

]]></Node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="466" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="16">
<![CDATA[
:4  %tmp_84_cast = sext i16 %sy_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="467" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %tmp_51 = icmp slt i17 %tmp_84_cast, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="468" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_86_cast = sext i16 %pre_fx_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="469" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp_52 = icmp slt i17 %tmp_86_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="470" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_52, label %4, label %._crit_edge782

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge782:0  %tmp_88_cast = sext i16 %pre_fx_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="472" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge782:1  %tmp_53 = icmp slt i17 %tmp_88_cast, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="473" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge782:2  br i1 %tmp_53, label %._crit_edge784, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_51, label %6, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:2  %x_1 = add i16 %x_2, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="476" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:6  store i16 %x_1, i16* %x

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge781:0  %brmerge_demorgan = and i1 %row_wr_3, %col_wr_2

]]></Node>
<StgValue><ssdm name="brmerge_demorgan"/></StgValue>
</operation>

<operation id="478" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge781:1  br i1 %brmerge_demorgan, label %.preheader.preheader_ifconv, label %._crit_edge787

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge787:0  %empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="480" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge787:1  store i16 %pre_fy_5, i16* %pre_fy

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge787:2  store i16 %pre_fx_5, i16* %pre_fx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge787:3  store i1 %row_rd_5, i1* %row_rd

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge787:4  store i1 %row_wr_3, i1* %row_wr

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge787:5  br label %.preheader773

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="485" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
.preheader773:1  %win_val_0_val_1_0_2 = load i8* %win_val_0_val_1_0

]]></Node>
<StgValue><ssdm name="win_val_0_val_1_0_2"/></StgValue>
</operation>

<operation id="486" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader773:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="7">
<![CDATA[
.preheader771.0:1  %win_val_0_val_0_0 = load i8* %k_buf_val_val_0_0_ad_1, align 1

]]></Node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="488" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="7">
<![CDATA[
.preheader771.0:3  %win_val_1_val_0_0_1 = load i8* %k_buf_val_val_1_0_ad_1, align 1

]]></Node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="489" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader771.0:4  store i8 %win_val_0_val_0_0, i8* %win_val_0_val_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.preheader771.0:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %k_buf_val_val_1_0_ad = getelementptr [101 x i8]* %k_buf_val_val_1_0, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="k_buf_val_val_1_0_ad"/></StgValue>
</operation>

<operation id="492" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="7">
<![CDATA[
:2  %win_val_1_val_0_0 = load i8* %k_buf_val_val_0_0_ad, align 1

]]></Node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="493" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %win_val_1_val_0_0, i8* %k_buf_val_val_1_0_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_51, label %3, label %._crit_edge782

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8">
<![CDATA[
:0  %s_val_0_load = load i8* %tmp

]]></Node>
<StgValue><ssdm name="s_val_0_load"/></StgValue>
</operation>

<operation id="496" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1  store i8 %s_val_0_load, i8* %k_buf_val_val_0_0_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
<literal name="tmp_53" val="1"/>
</and_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge784:0  br i1 %tmp_51, label %.loopexit, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:0  store i8 %win_val_1_val_0_0, i8* %win_val_0_val_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="502" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_78 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="504" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_54)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="505" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %tmp_78, i8* %k_buf_val_val_0_0_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %tmp_78, i8* %tmp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  store i8 %tmp_78, i8* %win_val_0_val_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="tmp_51" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.loopexit:0  %win_val_val_1_0_0_2 = phi i8 [ %win_val_1_val_0_0_1, %.preheader771.0 ], [ %win_val_1_val_0_0, %4 ], [ %win_val_1_val_0_0, %._crit_edge784 ], [ %win_val_1_val_0_0, %.critedge ], [ %win_val_1_val_0_0, %6 ]

]]></Node>
<StgValue><ssdm name="win_val_val_1_0_0_2"/></StgValue>
</operation>

<operation id="510" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:1  %win_val_1_val_1_0_2 = load i8* %win_val_1_val_1_0

]]></Node>
<StgValue><ssdm name="win_val_1_val_1_0_2"/></StgValue>
</operation>

<operation id="511" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  store i8 %win_val_1_val_1_0_2, i8* %win_val_1_val_1_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:4  store i8 %win_val_val_1_0_0_2, i8* %win_val_1_val_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:5  store i8 %win_val_0_val_1_0_2, i8* %win_val_0_val_1_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:7  br label %._crit_edge781

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="515" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:32  %tmp_41 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_70, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="516" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:33  %u_V = select i1 %tmp_40, i20 %tmp_41, i20 0

]]></Node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="517" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:40  %tmp_45 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_71, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="518" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:41  %v_V_2 = select i1 %tmp_44, i20 %tmp_45, i20 0

]]></Node>
<StgValue><ssdm name="v_V_2"/></StgValue>
</operation>

<operation id="519" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:42  %u1_V = sub i20 262144, %u_V

]]></Node>
<StgValue><ssdm name="u1_V"/></StgValue>
</operation>

<operation id="520" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:43  %v1_V = sub i20 262144, %v_V_2

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="521" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:46  %p_u_V = select i1 %tmp_46, i20 0, i20 %u_V

]]></Node>
<StgValue><ssdm name="p_u_V"/></StgValue>
</operation>

<operation id="522" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:50  %v_V = select i1 %tmp_47, i20 0, i20 %v_V_2

]]></Node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="523" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:0  %win_val_0_val_1_0_3 = load i8* %win_val_0_val_1_0

]]></Node>
<StgValue><ssdm name="win_val_0_val_1_0_3"/></StgValue>
</operation>

<operation id="524" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:1  %win_val_0_val_1_0_4 = load i8* %win_val_0_val_1_0_1

]]></Node>
<StgValue><ssdm name="win_val_0_val_1_0_4"/></StgValue>
</operation>

<operation id="525" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:2  %win_val_1_val_1_0_3 = load i8* %win_val_1_val_1_0

]]></Node>
<StgValue><ssdm name="win_val_1_val_1_0_3"/></StgValue>
</operation>

<operation id="526" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:3  %win_val_1_val_1_0_4 = load i8* %win_val_1_val_1_0_1

]]></Node>
<StgValue><ssdm name="win_val_1_val_1_0_4"/></StgValue>
</operation>

<operation id="527" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:4  %OP2_V = sext i20 %u1_V to i28

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="528" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:6  %OP2_V_2 = sext i20 %v1_V to i28

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="529" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:7  %OP1_V_2 = zext i8 %win_val_1_val_1_0_4 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="530" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:8  %r_V = mul i28 %OP2_V, %OP1_V_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="531" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:11  %OP1_V_4 = zext i8 %win_val_1_val_1_0_3 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="532" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:12  %r_V_1 = mul i28 %OP2_V_2, %OP1_V_4

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="533" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:17  %OP1_V_6 = zext i8 %win_val_0_val_1_0_4 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="534" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:18  %r_V_2 = mul i28 %OP2_V, %OP1_V_6

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="535" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader_ifconv:25  %OP1_V_8 = zext i8 %win_val_0_val_1_0_3 to i28

]]></Node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="536" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:26  %OP2_V_7 = sext i20 %p_u_V to i28

]]></Node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="537" st_id="91" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader_ifconv:27  %r_V_3 = mul i28 %OP2_V_7, %OP1_V_8

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="538" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="48" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:5  %OP2_V_1 = sext i20 %v1_V to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="539" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="48" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:9  %OP1_V_3 = sext i28 %r_V to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="540" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:10  %p_Val2_21 = mul nsw i48 %OP1_V_3, %OP2_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="541" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="48" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:13  %OP1_V_5 = sext i28 %r_V_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5"/></StgValue>
</operation>

<operation id="542" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="48" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:14  %OP2_V_5 = sext i20 %p_u_V to i48

]]></Node>
<StgValue><ssdm name="OP2_V_5"/></StgValue>
</operation>

<operation id="543" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:15  %p_Val2_24 = mul nsw i48 %OP1_V_5, %OP2_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="544" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:16  %p_Val2_27 = add i48 %p_Val2_24, %p_Val2_21

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="545" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="48" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:19  %OP1_V_7 = sext i28 %r_V_2 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_7"/></StgValue>
</operation>

<operation id="546" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="29" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:20  %OP1_V_7_cast = sext i28 %r_V_2 to i29

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="547" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="48" op_0_bw="20">
<![CDATA[
.preheader.preheader_ifconv:21  %OP2_V_6 = sext i20 %v_V to i48

]]></Node>
<StgValue><ssdm name="OP2_V_6"/></StgValue>
</operation>

<operation id="548" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:22  %p_Val2_28 = mul nsw i48 %OP1_V_7, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="549" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="48" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:28  %OP1_V_9 = sext i28 %r_V_3 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_9"/></StgValue>
</operation>

<operation id="550" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="29" op_0_bw="28">
<![CDATA[
.preheader.preheader_ifconv:29  %OP1_V_9_cast = sext i28 %r_V_3 to i29

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="551" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:30  %p_Val2_29 = mul nsw i48 %OP1_V_9, %OP2_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="552" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader_ifconv:35  %p_Val2_31 = add i29 %OP1_V_7_cast, %OP1_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="553" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="48" op_0_bw="29">
<![CDATA[
.preheader.preheader_ifconv:36  %p_Val2_3031_cast = sext i29 %p_Val2_31 to i48

]]></Node>
<StgValue><ssdm name="p_Val2_3031_cast"/></StgValue>
</operation>

<operation id="554" st_id="92" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:37  %tmp20 = mul i48 %OP2_V_6, %p_Val2_3031_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="555" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="49" op_0_bw="48">
<![CDATA[
.preheader.preheader_ifconv:23  %tmp_63_cast = zext i48 %p_Val2_27 to i49

]]></Node>
<StgValue><ssdm name="tmp_63_cast"/></StgValue>
</operation>

<operation id="556" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="50" op_0_bw="48">
<![CDATA[
.preheader.preheader_ifconv:24  %tmp_55 = zext i48 %p_Val2_28 to i50

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="557" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="49" op_0_bw="48">
<![CDATA[
.preheader.preheader_ifconv:31  %tmp_1268_cast_cast = zext i48 %p_Val2_29 to i49

]]></Node>
<StgValue><ssdm name="tmp_1268_cast_cast"/></StgValue>
</operation>

<operation id="558" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
.preheader.preheader_ifconv:32  %tmp19 = add i49 %tmp_63_cast, %tmp_1268_cast_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="559" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="50" op_0_bw="49">
<![CDATA[
.preheader.preheader_ifconv:33  %tmp29_cast = zext i49 %tmp19 to i50

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="560" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
.preheader.preheader_ifconv:34  %p_Val2_30 = add i50 %tmp29_cast, %tmp_55

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="561" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader_ifconv:38  %p_Val2_44_cast = add i48 %tmp20, %p_Val2_27

]]></Node>
<StgValue><ssdm name="p_Val2_44_cast"/></StgValue>
</operation>

<operation id="562" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:39  %signbit = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_44_cast, i32 47)

]]></Node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="563" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:40  %p_Val2_32 = call i8 @_ssdm_op_PartSelect.i8.i50.i32.i32(i50 %p_Val2_30, i32 36, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="564" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:41  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_44_cast, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="565" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:42  %tmp_3_i_i = zext i1 %tmp_74 to i8

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="566" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:43  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_44_cast, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="567" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:44  %p_Val2_33 = add i8 %p_Val2_32, %tmp_3_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="568" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:45  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="569" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:46  %tmp_8_i_i = xor i1 %tmp_76, true

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="570" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:47  %carry = and i1 %tmp_75, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="571" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:48  %p_Result_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %p_Val2_44_cast, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i"/></StgValue>
</operation>

<operation id="572" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:49  %Range1_all_ones = icmp eq i4 %p_Result_6_i_i, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="573" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader_ifconv:50  %Range1_all_zeros = icmp eq i4 %p_Result_6_i_i, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="574" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:51  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="575" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:52  %p_38_i_i_i = and i1 %carry, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i_i"/></StgValue>
</operation>

<operation id="576" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:53  %tmp_i_i = xor i1 %p_38_i_i_i, true

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="577" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:54  %neg_src = and i1 %signbit, %tmp_i_i

]]></Node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="578" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:55  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit

]]></Node>
<StgValue><ssdm name="p_39_demorgan_i_i_i"/></StgValue>
</operation>

<operation id="579" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:56  %signbit_not = xor i1 %signbit, true

]]></Node>
<StgValue><ssdm name="signbit_not"/></StgValue>
</operation>

<operation id="580" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:57  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not

]]></Node>
<StgValue><ssdm name="neg_src_not_i_i"/></StgValue>
</operation>

<operation id="581" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:58  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i_not_i_i"/></StgValue>
</operation>

<operation id="582" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:59  %p_39_demorgan_i_not_i = xor i1 %p_39_demorgan_i_i_i, true

]]></Node>
<StgValue><ssdm name="p_39_demorgan_i_not_i"/></StgValue>
</operation>

<operation id="583" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:60  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="584" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:61  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_33, i8 -1

]]></Node>
<StgValue><ssdm name="p_mux_i_i"/></StgValue>
</operation>

<operation id="585" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:62  %p_i_i = select i1 %neg_src, i8 0, i8 %p_Val2_33

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="586" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:63  %p_Val2_s_187 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_s_187"/></StgValue>
</operation>

<operation id="587" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader_ifconv:64  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="588" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader.preheader_ifconv:65  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:66  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_187)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:67  %empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="591" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader_ifconv:68  br label %._crit_edge787

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="592" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
.loopexit25.loopexit:0  br label %.loopexit25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
