<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6462522 - Transistor pattern for voltage regulator - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Transistor pattern for voltage regulator"><meta name="DC.contributor" content="Andrew J. Burstein" scheme="inventor"><meta name="DC.contributor" content="Charles Nickel" scheme="inventor"><meta name="DC.contributor" content="Volterra Semiconductor Corporation" scheme="assignee"><meta name="DC.date" content="2001-6-26" scheme="dateSubmitted"><meta name="DC.description" content="A voltage regulator with an input terminal and an output terminal has a printed circuit board, a substrate mounted on the printed circuit board, and a first flip-chip type integrated circuit chip mounted on the substrate. The first integrated circuit chip includes a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal. A filter is disposed to provide a substantially DC voltage at the output terminal, and a control circuit controls the power switch to maintain the DC voltage substantially constant."><meta name="DC.date" content="2002-10-8" scheme="issued"><meta name="DC.relation" content="US:4074342" scheme="references"><meta name="DC.relation" content="US:5671121" scheme="references"><meta name="DC.relation" content="US:5777383" scheme="references"><meta name="DC.relation" content="US:5959442" scheme="references"><meta name="DC.relation" content="US:6278264" scheme="references"><meta name="citation_patent_number" content="US:6462522"><meta name="citation_patent_application_number" content="US:09/892,233"><link rel="canonical" href="http://www.google.com/patents/US6462522"/><meta property="og:url" content="http://www.google.com/patents/US6462522"/><meta name="title" content="Patent US6462522 - Transistor pattern for voltage regulator"/><meta name="description" content="A voltage regulator with an input terminal and an output terminal has a printed circuit board, a substrate mounted on the printed circuit board, and a first flip-chip type integrated circuit chip mounted on the substrate. The first integrated circuit chip includes a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal. A filter is disposed to provide a substantially DC voltage at the output terminal, and a control circuit controls the power switch to maintain the DC voltage substantially constant."/><meta property="og:title" content="Patent US6462522 - Transistor pattern for voltage regulator"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("DpPtU8z0LOmmsATSo4HYAg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("IRL"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("DpPtU8z0LOmmsATSo4HYAg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("IRL"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6462522?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6462522"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=6rxcBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6462522&amp;usg=AFQjCNFFzFTGHO4lKCWvZwcnDC2DDsH9-Q" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6462522.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6462522.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20010035746"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6462522"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6462522" style="display:none"><span itemprop="description">A voltage regulator with an input terminal and an output terminal has a printed circuit board, a substrate mounted on the printed circuit board, and a first flip-chip type integrated circuit chip mounted on the substrate. The first integrated circuit chip includes a first power switch fabricated therein...</span><span itemprop="url">http://www.google.com/patents/US6462522?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6462522 - Transistor pattern for voltage regulator</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6462522 - Transistor pattern for voltage regulator" title="Patent US6462522 - Transistor pattern for voltage regulator"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6462522 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/892,233</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Oct 8, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 26, 2001</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Feb 4, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6278264">US6278264</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20010035746">US20010035746</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2001057608A1">WO2001057608A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09892233, </span><span class="patent-bibdata-value">892233, </span><span class="patent-bibdata-value">US 6462522 B2, </span><span class="patent-bibdata-value">US 6462522B2, </span><span class="patent-bibdata-value">US-B2-6462522, </span><span class="patent-bibdata-value">US6462522 B2, </span><span class="patent-bibdata-value">US6462522B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Andrew+J.+Burstein%22">Andrew J. Burstein</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Charles+Nickel%22">Charles Nickel</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Volterra+Semiconductor+Corporation%22">Volterra Semiconductor Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6462522.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6462522.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6462522.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (5),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (24),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (12),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6462522&usg=AFQjCNEX7FezH32LkleSzYMt9L_tmnex8g">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6462522&usg=AFQjCNFe8UddsSqvnwuNWlBys-xz_4FNAg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6462522B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHAaTj6LxAQW4i6ShfWrmdD0wij7A">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55000872" lang="EN" load-source="patent-office">Transistor pattern for voltage regulator</invention-title></span><br><span class="patent-number">US 6462522 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50392872" lang="EN" load-source="patent-office"> <div class="abstract">A voltage regulator with an input terminal and an output terminal has a printed circuit board, a substrate mounted on the printed circuit board, and a first flip-chip type integrated circuit chip mounted on the substrate. The first integrated circuit chip includes a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal. A filter is disposed to provide a substantially DC voltage at the output terminal, and a control circuit controls the power switch to maintain the DC voltage substantially constant.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(12)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6462522B2/US06462522-20021008-D00011.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6462522B2/US06462522-20021008-D00011.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(33)</span></span></div><div class="patent-text"><div mxw-id="PCLM8372813" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6462522-B2-CLM-00001" class="claim">
      <div class="claim-text">1. An integrated circuit structure comprising:</div>
      <div class="claim-text">a substrate having a first plurality of doped regions and a second plurality of doped regions, the first plurality of doped regions and the second plurality of doped regions being arranged in an alternating pattern; and </div>
      <div class="claim-text">a gate region on the substrate separating the first plurality of doped regions and the second plurality of doped regions. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6462522-B2-CLM-00002" class="claim">
      <div class="claim-text">2. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00001">claim 1</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions are arranged in a rectangular array.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6462522-B2-CLM-00003" class="claim">
      <div class="claim-text">3. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00001">claim 1</claim-ref>, wherein the gate region is a unitary gate structure separating adjacent doped regions of the first plurality of doped regions and the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6462522-B2-CLM-00004" class="claim">
      <div class="claim-text">4. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00001">claim 1</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions are substantially rectangular, and the gate region forms a rectangular grid separating the first plurality of doped regions and the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6462522-B2-CLM-00005" class="claim">
      <div class="claim-text">5. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00001">claim 1</claim-ref>, wherein the first plurality of doped regions are source regions of a distributed transistor array and the second plurality of doped regions are drain regions of the distributed transistor array.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6462522-B2-CLM-00006" class="claim">
      <div class="claim-text">6. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00005">claim 5</claim-ref>, wherein the distributed transistor array operates as a switch in a switching regulator circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6462522-B2-CLM-00007" class="claim">
      <div class="claim-text">7. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00005">claim 5</claim-ref>, wherein the distributed transistor array is a PMOS transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6462522-B2-CLM-00008" class="claim">
      <div class="claim-text">8. The integrated circuit structure of <claim-ref idref="US-6462522-B2-CLM-00005">claim 5</claim-ref>, wherein the distributed transistor array is an NMOS transistor.</div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6462522-B2-CLM-00009" class="claim">
      <div class="claim-text">9. A voltage regulator having an input terminal and an output terminal, comprising:</div>
      <div class="claim-text">a printed circuit board; </div>
      <div class="claim-text">a first flip-chip type integrated circuit chip mounted on the printed circuit board, the first integrated circuit chip including a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal, wherein the power switch includes </div>
      <div class="claim-text">a chip substrate having a first plurality of doped regions and a second plurality of doped regions, the first plurality of doped regions and the second plurality of doped regions being arranged in an alternating pattern, the first plurality of doped regions coupled to the input terminal, the second plurality of doped regions coupled to the output terminal, and </div>
      <div class="claim-text">a gate region on the chip substrate separating the first plurality of doped regions and the second plurality of doped regions; </div>
      <div class="claim-text">a filter disposed to provide a substantially DC voltage at the output terminal; and </div>
      <div class="claim-text">a control circuit connected to the gate region to control the power switch to maintain the DC voltage substantially constant. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6462522-B2-CLM-00010" class="claim">
      <div class="claim-text">10. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00009">claim 9</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions are arranged in a rectangular array.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6462522-B2-CLM-00011" class="claim">
      <div class="claim-text">11. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00009">claim 9</claim-ref>, wherein the gate region is a unitary gate structure separating adjacent doped regions of the first plurality of doped regions and the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6462522-B2-CLM-00012" class="claim">
      <div class="claim-text">12. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00009">claim 9</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions are substantially rectangular, and the gate region forms a rectangular grid separating the first plurality of doped regions and the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6462522-B2-CLM-00013" class="claim">
      <div class="claim-text">13. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00009">claim 9</claim-ref>, wherein the first plurality of doped regions are source regions of a distributed transistor array and the second plurality of doped regions are drain regions of the distributed transistor array.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6462522-B2-CLM-00014" class="claim">
      <div class="claim-text">14. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00013">claim 13</claim-ref>, wherein the distributed transistor array is a PMOS transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6462522-B2-CLM-00015" class="claim">
      <div class="claim-text">15. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00013">claim 13</claim-ref>, wherein the distributed transistor array is an NMOS transistor.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6462522-B2-CLM-00016" class="claim">
      <div class="claim-text">16. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00009">claim 9</claim-ref>, wherein the first power switch and filter form a buck-converter topology.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6462522-B2-CLM-00017" class="claim">
      <div class="claim-text">17. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00009">claim 9</claim-ref>, wherein the first power switch intermittently couples an intermediate terminal to the input terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6462522-B2-CLM-00018" class="claim">
      <div class="claim-text">18. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00017">claim 17</claim-ref>, wherein the first flip-chip type integrated circuit chip has a second power switch fabricated therein to alternately couple and decouple the intermediate terminal to ground.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6462522-B2-CLM-00019" class="claim">
      <div class="claim-text">19. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00018">claim 18</claim-ref>, wherein the filter is electrically coupled between the output terminal and the intermediate terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6462522-B2-CLM-00020" class="claim">
      <div class="claim-text">20. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00018">claim 18</claim-ref>, wherein the first power switch includes a distributed array of PMOS transistors and the second power switch includes a distributed array of NMOS transistors.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6462522-B2-CLM-00021" class="claim">
      <div class="claim-text">21. The voltage regulator of <claim-ref idref="US-6462522-B2-CLM-00017">claim 17</claim-ref>, further comprising a rectifier connecting the intermediate terminal to ground.</div>
    </div>
    </div> <div class="claim"> <div num="22" id="US-6462522-B2-CLM-00022" class="claim">
      <div class="claim-text">22. An integrated circuit chip with a power switch for a voltage regulator fabricated thereon, comprising:</div>
      <div class="claim-text">a substrate having a first plurality of doped regions and a second plurality of doped regions, the first plurality of doped regions and the second plurality of doped regions being arranged in a first alternating pattern; </div>
      <div class="claim-text">a gate region on the substrate separating the first plurality of doped regions and the second plurality of doped regions; and </div>
      <div class="claim-text">an array of metalized pads fabricated on a surface of the substrate, the array including a first plurality of pads and a second plurality of pads, the first and second pluralities of pads being arranged in a second alternating pattern; </div>
      <div class="claim-text">wherein the first plurality of pads are electrically connected to the first plurality of doped regions and the second plurality of pads are electrically connected to the second plurality of doped regions, and wherein the first plurality of pads are connected to a first terminal of the voltage regulator and the second plurality of pads are connected to a second terminal in the voltage regulator. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6462522-B2-CLM-00023" class="claim">
      <div class="claim-text">23. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the first alternating pattern is a rectangular array.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6462522-B2-CLM-00024" class="claim">
      <div class="claim-text">24. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the gate region is a unitary gate structure separating adjacent doped regions of the first plurality of doped regions and the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6462522-B2-CLM-00025" class="claim">
      <div class="claim-text">25. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the first plurality of doped regions and the second plurality of doped regions are substantially rectangular, and the gate region forms a rectangular grid separating the first plurality of doped regions and the second plurality of doped regions.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6462522-B2-CLM-00026" class="claim">
      <div class="claim-text">26. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the first plurality of doped regions are source regions of a distributed transistor array and the second plurality of doped regions are drain regions of the distributed transistor array.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" id="US-6462522-B2-CLM-00027" class="claim">
      <div class="claim-text">27. The chip of <claim-ref idref="US-6462522-B2-CLM-00026">claim 26</claim-ref>, wherein the distributed transistor array operates as a switch in a switching regulator circuit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="28" id="US-6462522-B2-CLM-00028" class="claim">
      <div class="claim-text">28. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the second alternating pattern is a first set of alternating stripes.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="29" id="US-6462522-B2-CLM-00029" class="claim">
      <div class="claim-text">29. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the second alternating pattern is a checkerboard pattern.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="30" id="US-6462522-B2-CLM-00030" class="claim">
      <div class="claim-text">30. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the first and second pluralities of doped regions are p+ regions formed in an n-type well or substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" id="US-6462522-B2-CLM-00031" class="claim">
      <div class="claim-text">31. The chip of <claim-ref idref="US-6462522-B2-CLM-00030">claim 30</claim-ref>, wherein the first terminal is an input terminal and the second terminal is an intermediate terminal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="32" id="US-6462522-B2-CLM-00032" class="claim">
      <div class="claim-text">32. The chip of <claim-ref idref="US-6462522-B2-CLM-00022">claim 22</claim-ref>, wherein the first and second pluralities of doped regions are n+ regions formed in a p-type well or substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="33" id="US-6462522-B2-CLM-00033" class="claim">
      <div class="claim-text">33. The chip of <claim-ref idref="US-6462522-B2-CLM-00032">claim 32</claim-ref>, wherein the first terminal is a ground terminal and the second terminal is an intermediate terminal.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53649190" lang="EN" load-source="patent-office" class="description">
    <p>This application is a continuation of U.S. patent application Ser. No. 09/498,297, filed Feb. 4, 2000, now U.S. Pat. No. 6,278,264 the entirety of which is incorporated by reference.</p>
    <heading>BACKGROUND</heading> <p>The present invention relates generally to voltage regulators, and more particularly to a switching voltage regulator at least partially implemented with flip-chip packaging.</p>
    <p>Voltage regulators, such as DC to DC converters, are used to provide stable voltage sources for electronic systems. Efficient DC to DC converters are particularly needed for battery management in low power devices, such as laptop notebooks and cellular phones. Switching voltage regulators (or simply “switching regulators”) are known to be an efficient type of DC to DC converter. A switching regulator generates an output voltage by converting an input DC voltage into a high frequency voltage, and filtering the high frequency voltage to generate the output DC voltage. Specifically, the switching regulator includes a switch for alternately coupling and decoupling an input DC voltage source, such as a battery, to a load, such as an integrated circuit. An output filter, typically including an inductor and a capacitor, between the input voltage source and the load filters the output of the switch and thus provides the output DC voltage. The switch is typically controlled by a pulse modulator, such as a pulse width modulator or a pulse frequency modulator, which controls the switch.</p>
    <p>Switching regulators are now being fabricated at least partially with integrated circuit techniques. Specifically, some switching regulators are being fabricated in integrated circuit chips with wire bond packaging (in which wires extend from the sides of the chip to the package, and the package has leads that are soldered to a printed circuit board). Unfortunately, one problem with wire bond chips is that they have a large parasitic inductance and resistance.</p>
    <p>The parasitic inductance can result in large voltage transients on the integrated circuit. Specifically, although there is an abrupt change in the supply current when switching from the high to low voltage inputs, the current flowing through the parasitic inductor cannot change instantaneously. Thus, some current will continue to flow, causing the voltage on the voltage supply lines to “bounce”. If the voltage transients exceed the process limitations of the integrated circuit, there can be damage due to voltage overstress. In addition, if the voltages on the voltage supply lines come too close together or cross, the digital and analog circuitry in the voltage regulator will fail. Furthermore, large voltage transients create noise which can interfere with the normal operation of analog components of the power regulator. Compensating for this noise requires additional circuitry, at the expense of design time, silicon area and power consumption.</p>
    <p>The parasitic resistance of the packaging increases energy dissipation, which wastes energy and creates excess heat. This excess heat can degrade circuit performance, and in order to avoid the degraded circuit performance, it is necessary to use expensive heat sinks or cooling systems, or limit the current flowing through the device.</p>
    <p>In view of the foregoing, it would be advantageous to develop a switching regulator with reduced parasitic inductance and resistance.</p>
    <heading>SUMMARY</heading> <p>In one aspect, the invention is directed to a voltage regulator having an input terminal and an output terminal. The voltage regulator has a printed circuit board, a substrate mounted on the printed circuit board, and a first flip-chip type integrated circuit chip mounted on the substrate. The first integrated circuit chip includes a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal. A filter is disposed to provide a substantially DC voltage at the output terminal, and a control circuit controls the power switch to maintain the DC voltage substantially constant.</p>
    <p>Implementations of the invention may include one or more of the following features. The power switch and filter may form a buck-converter topology. The first integrated circuit chip may be mounted on the substrate with an array of solder bumps, and the substrate may be mounted on the printed circuit board with solder balls. The flip-chip type integrated circuit chip may include a p-type region and an n-type region, and the power switch may include a plurality of p+ regions fabricated in the n-type region, and a plurality of n+ regions fabricated in the p-type region. Alternating p+ regions may be connected to the input terminal and to an intermediate terminal, and alternating n+ regions may be connected to the intermediate terminal and to ground. At least a portion of the control circuit may be fabricated in a second integrated circuit chip electrically coupled to the printed circuit board separately from the first chip. A portion of the control circuit, such as an interpreter to interpret commands from the portion of the control circuit fabricated on the second chip, or a sensor that directs measurements to the portion of the control circuit fabricated on the second chip, may be fabricated on the first chip. The filter can be electrically coupled to the printed circuit board or to the substrate separately from the first chip. The first power switch may intermittently couple an intermediate terminal to the input terminal. The first flip-chip type integrated circuit chip may have a second power switch fabricated therein to alternately couple and decouple the intermediate terminal to ground. The filter may be electrically coupled between the output terminal and the intermediate terminal. The first power switch may include a distributed array of PMOS transistors and the second power switch may include a distributed array of NMOS transistors. A rectifier may connect the intermediate terminal to ground. The rectifier may be connected to the printed circuit board separately from the first chip. The filter may include an inductor or a capacitor electrically coupling the first power switch to the output terminal. The inductor is mounted on the substrate or the printed circuit board. The capacitor may be mounted on the substrate. An input capacitor, mounted on the substrate or printed circuit board, may connect the input terminal to ground.</p>
    <p>In another aspect, the invention is directed to an integrated circuit chip with a power switch for a voltage regulator fabricated thereon. The chip includes a substrate having a first plurality of doped regions and a second plurality of doped regions and an array of metalized pads fabricated on a surface of the substrate. The first and second pluralities of doped regions are arranged in a first alternating pattern. The array includes a first plurality of pads and a second plurality of pads, with the first and second pluralities of pads arranged in a second alternating pattern. The first plurality of pads are electrically connected to the first plurality of doped regions and to a first terminal of the voltage regulator, and the second plurality of pads are electrically connected to the second plurality of doped regions and to a second terminal in the voltage regulator.</p>
    <p>Implementations of the invention may include one or more of the following features. The second alternating pattern may be a first set of alternating stripes, and the first alternating pattern may be a second set of alternating stripes oriented orthogonally to the first set of alternating stripes. The first and second pluralities of doped regions may be p+ regions formed in an n-type well or substrate. The first terminal may be an input terminal and the second terminal may an intermediate terminal. The first and second pluralities of doped regions may be n+ regions formed in a p-type well or substrate. The first terminal may be a ground terminal and the second terminal is an intermediate terminal. The first plurality of pads may be connected to a first plurality of solder balls and the second plurality of pads may be connected to a second plurality of solder balls interleaved with the first plurality of solder balls across a surface on the chip.</p>
    <p>In another aspect, the invention is directed to a power switch for a voltage regulator having an input terminal and an output terminal. The power switch has a PMOS switch fabricated on a chip with a first alternating pattern of source pads and drain pads, an NMOS switch fabricated on the chip with a second alternating pattern of source pads and drain pads, and a substrate having a first signal layer with a first electrode to electrically couple the drain pads of the PMOS and NMOS switches to an intermediate terminal, a second electrode to electrically couple the source pads of the PMOS switch to the input terminal, and a third electrode to electrically couple the source pads of the NMOS switch to ground.</p>
    <p>Implementations of the invention may include one or more of the following features. The first and second alternating patterns may be alternating rows. The first electrode may have a body and a first plurality of fingers that extend from the body toward the second electrode, the second electrode may have a body and plurality of fingers that extend toward the first electrode, and the first plurality of fingers may be interdigited with the fingers of the second electrode. The first electrode may have a second plurality of fingers that extend from the body toward the third electrode, the third electrode may have a body and a plurality of fingers that extend toward the first electrode, and the second plurality of fingers may be interdigited with the fingers of the third electrode. Each finger may overlie and be electrically coupled to a row of pads on the chip. The substrate may include a second signal layer formed on an opposite side of the substrate from the first signal layer. Conductive vias through the substrate may electrically connect the first signal layer to the second signal layer. Solder balls may electrically connect the rows of pads to the first, second and third electrodes of the first signal layer.</p>
    <p>In another aspect, the invention is directed to a power switch for a voltage regulator. The power switch has a chip having an array of pads formed thereon and a substrate having a signal layer formed thereon. Each pad is connected to a plurality of doped regions to create a distributed array of transistors. The signal layer has a first electrode and a second electrode, the first electrode having a body and a plurality of fingers that extend from the body toward the second electrode, the second electrode having a body and plurality of fingers that extend toward the first electrode. The fingers of the first electrode are interdigited with the fingers of the second electrode and each finger overlies and is electrically coupled to a row of pads on the chip.</p>
    <p>In another aspect, the invention is directed to a voltage regulator having a first flip-chip type integrated circuit chip mounted directly on the printed circuit board. The voltage regulator has an input terminal and an output terminal, and the first integrated circuit chip including a first power switch fabricated therein to alternately couple and decouple the input terminal to the output terminal. A filter is disposed to provide a substantially DC voltage at the output terminal, and a control circuit controls the power switch to maintain the DC voltage substantially constant.</p>
    <p>Advantages of the invention may include the following. Device reliability, efficiency and temperature control are improved. The power switch package has a low parasitic inductance. Therefore, the package places less stress on the integrated circuit, is less likely to cause the voltages on the inputs to approach too closely, and generates less noise. The power switch package also has a low parasitic resistance, thus reducing excess heat and minimizing the loss of current flowing through the power switch package. Reducing the resistance reduces the amount of power dissipated, thereby making the switching regulator more efficient. The switching regulator can be fabricated in a flip-chip package. The package also permits the circuit density on the chip to be increased, thereby permitting lower cost, smaller area, and more complex chips.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a block diagram of a switching regulator.</p>
    <p>FIG. 2 is a schematic side view of a flip-chip package from the switching regulator of FIG. <b>1</b>.</p>
    <p>FIG. 3A is a schematic plan view of a power switch fabricated on a flip-chip according to the invention.</p>
    <p>FIG. 3B is an enlarged view illustrating the distributed array of parallel transistor used in the power switch of FIG. <b>3</b>A.</p>
    <p>FIG. 3C is a schematic plan view of a distributed transistor fabricated in a checkerboard pattern.</p>
    <p>FIG. 4A is a schematic side view of a pad from the flip-chip of FIG. <b>3</b>A.</p>
    <p>FIG. 4B is a schematic plan view of the pad of FIG. <b>4</b>A.</p>
    <p>FIG. 5 is a schematic plan view of the top surface of the substrate nearer to the power switch chip.</p>
    <p>FIG. 6 is a schematic illustration of the alignment of the flip-chip to the top surface of the substrate.</p>
    <p>FIG. 7 is a schematic plan view of the bottom surface of the substrate farther from the power switch chip.</p>
    <p>FIGS. 8A-8G are schematic plan views of several configurations for the drain and source pads and the overlying electrodes to enable direct mounting of a flip chip to a printed circuit board.</p>
    <p>FIG. 9 is a schematic plan view of a switching regulator in which two. IC chips are connected separately to a printed circuit board.</p>
    <p>FIG. 10 is a schematic plan view of a switching regulator in which two IC chips are connected by the same substrate to a printed circuit board.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>Referring to FIG. 1, an implementation of a switching regulator <b>10</b> is coupled to a DC input voltage source <b>12</b>, such as a battery, by an input terminal <b>20</b>. The switching regulator <b>10</b> is also coupled to a load <b>14</b>, such as an integrated circuit, by an output terminal <b>24</b>. The switching regulator <b>10</b> serves as a DC-to-DC converter between the input terminal <b>20</b> and the output terminal <b>24</b>. The switching regulator <b>10</b> includes a switching circuit <b>16</b> which serves as a power switch for alternately coupling and decoupling the input terminal <b>20</b> to an intermediate terminal <b>22</b>. The switching circuit <b>16</b> includes a rectifier, such as a switch or diode, coupling the intermediate terminal <b>22</b> to ground. Specifically, the switching circuit <b>16</b> and the output filter <b>26</b> may be configured in a buck converter topology with a first transistor <b>30</b> having a source connected to the input terminal <b>20</b> and a drain connected to the intermediate terminal <b>22</b> and a second transistor <b>32</b> having a source connected to ground and a drain connected to the intermediate terminal <b>22</b>. The first transistor <b>30</b> may be a P-type MOS (PMOS) device, whereas the second transistor <b>32</b> may be an N-type MOS (NMOS) device. The switching regulator <b>10</b> may also include an input capacitor <b>38</b> connecting the input terminal <b>22</b> to ground.</p>
    <p>The switching regulator also includes a controller assembly with a pulse modulator <b>18</b> for controlling the operation of the switching circuit <b>16</b>. The pulse modulator <b>18</b> causes the switching circuit <b>16</b> to generate an intermediate voltage having a rectangular waveform at the intermediate terminal <b>22</b>. Although the pulse modulator <b>18</b> and the switching circuit <b>16</b> are illustrated and described below as a pulse width modulator, the invention is also applicable to various pulse frequency modulation schemes.</p>
    <p>The intermediate terminal <b>22</b> is coupled to the output terminal <b>24</b> by an output filter <b>26</b>. The output filter <b>26</b> converts the rectangular waveform of the intermediate voltage at the intermediate terminal <b>22</b> into a substantially DC output voltage at the output terminal <b>24</b>. Specifically, in a buck-converter topology, the output filter <b>26</b> includes an inductor <b>34</b> connected between the intermediate terminal <b>22</b> and the output terminal <b>24</b> and a capacitor <b>36</b> connected in parallel with the load <b>14</b>. During a PMOS conduction period, the voltage source <b>12</b> supplies energy to the load <b>14</b> and the inductor <b>34</b> via the first transistor <b>30</b>. On the other hand, during an NMOS conduction period, the energy is supplied by the inductor <b>34</b>. The resulting output voltage V<sub>out </sub>is a substantially DC voltage. Although the switching circuit <b>16</b> and the output filter <b>26</b> are illustrated in a buck converter topology, the invention is also applicable to other switching voltage regulator topologies, such as a boost converter or a buck-boost converter topology.</p>
    <p>The output voltage is regulated, or maintained at a substantially constant level, by a feedback loop in the controller assembly that includes a feedback circuit <b>28</b>. The feedback circuit <b>28</b> includes circuitry which measures the output voltage and/or the current passing through the output terminal. The measured voltage and current are used to control the pulse modulator <b>18</b> so that the output voltage at the output terminal <b>24</b> remains substantially constant.</p>
    <p>Referring to FIG. 2, the switching circuit <b>16</b> can be fabricated in a flip-chip package <b>40</b> that includes an integrated circuit chip <b>42</b> and a substrate <b>44</b>. The flip-chip package <b>40</b> is attached to a printed circuit board (PCB) <b>46</b> on which the other components of the power regulator, such as the output filter and feedback circuit, can be mounted. An implementation of the substrate <b>44</b> includes a metallized top signal layer <b>50</b> which faces the chip <b>42</b>, a metallized bottom signal layer <b>52</b> on the side of the substrate farther from the chip <b>42</b>, and vias <b>54</b> (shown in phantom) that connect the top signal layer <b>50</b> to the bottom signal layer <b>52</b>. The power switch chip <b>42</b> is connected to the top signal layer <b>50</b> of the substrate <b>44</b> by solder bumps <b>56</b> which may be silver, aluminum, copper, brass, an alloy of lead and tin, or another metal or metal alloy. The bottom signal layer <b>52</b> of the substrate <b>44</b> is connected to the printed circuit board <b>46</b> by additional solder balls <b>58</b>. Of course, the substrate <b>44</b> could include three or more signal layers.</p>
    <p>As shown in FIGS. 3A and 3B, each switch in the switching circuit <b>16</b> on IC chip <b>42</b> is fabricated as a distributed array of parallel transistors. Each switch includes multiple doped regions arranged to form parallel stripes, and alternating stripes are connected to form the source and drain regions of the distributed transistor. Specifically, the NMOS transistor <b>32</b> includes alternating stripes of n-doped source regions <b>60</b> and drain regions <b>62</b> in a p-type well or substrate. The PMOS transistor array <b>30</b> will be constructed similarly, with alternating stripes of p-doped source regions and drain regions in an n-type well or substrate. Each pair of source and drain stripes is separated by a gate stripe <b>64</b>. The IC chip can include two or more metalization layers, e.g., three layers, formed over the semiconductor substrate to carry current from the doped regions to the electrode pads on the surface of the chip.</p>
    <p>In another implementation, as shown in FIG. 3C, the distributed transistor can be fabricated in a regular array. Specifically, the NMOS transistor <b>32</b> includes rectangular n-doped source regions <b>60</b>′ and drain regions <b>62</b>′ laid out in a checkerboard pattern in a p-type well or substrate. The PMOS transistor array <b>30</b> will be constructed similarly, with alternating rectangular p-doped source regions and drain regions in an n-type well or substrate. A grid-like gate <b>64</b>′ separates each pair of source and drain regions. Unillustrated metalization layers formed over the semiconductor substrate can carry current from the doped regions to the electrode pads on the surface of the chip.</p>
    <p>As shown in FIG. 3A, on the surface of the chip, overlying the buried array of distributed transistors, is an array of drain pads and source pads. Specifically, in one implementation, the PMOS switch includes a regular array of source pads <b>70</b> and drain pads <b>72</b>, with alternating rows of the pads connected by the unillustrated metalization layers to the source regions and drain regions, respectively, of the distributed transistor. Similarly, the NMOS switch includes a regular array of source pads <b>74</b> and drain pads <b>76</b>, with alternating rows of the pads connected by unillustrated metalization layers to the source regions <b>60</b> and drain regions <b>62</b>, respectively. The rows of source and drain pads may be oriented orthogonally to the stripes of source and drain regions in the chip. A possible advantage of this implementation is reduced impedance. Alternatively, the array of distributed transistors can be configured so that the transistors are not direct beneath the drain pads and source pads.</p>
    <p>A set of control pads <b>78</b> can be located near an edge of the chip <b>42</b>. The control pads <b>78</b> can be connected to gate access lines <b>66</b> which are connected to the gate stripes, or the control pads may be connected to unillustrated circuitry on the IC chip <b>42</b> which interprets commands generated by the off-chip controller <b>18</b> and, in response to the commands, controls the gate access lines. Additional unillustrated circuitry on the IC chip may measure a characteristic of the switching circuit, e.g., the current flowing through the PMOS transistor array <b>30</b> and NMOS transistor array <b>32</b>, and pass the measurement back to the rest of the control circuitry via the control pads <b>78</b>.</p>
    <p>When the flip-chip <b>42</b> is connected to the rest of the switching voltage regulator on the printed circuit board <b>46</b>, the drain pads <b>70</b> and <b>74</b> will be connected to the intermediate terminal <b>22</b>, the source pads <b>72</b> in the PMOS transistor <b>30</b> will be connected to the input terminal <b>20</b>, and the source pads in the NMOS transistor <b>32</b> will be connected to ground. A possible advantage of this distributed array configuration is that current only needs to flow the short distance between adjacent rows of pads, rather than the entire length of the transistor, thereby lowering metal resistance.</p>
    <p>Each row of drain or source pads <b>70</b>, <b>72</b>, <b>74</b>, <b>76</b> may contain a number of individual pads, e.g., four pads (as shown in FIG. 3A) to six pad (as shown in FIG. <b>3</b>B). The center-to-center distance between each pad in a row may be about 300 microns, and the center-to-center distance between each row of pads may be about 250 microns. As shown in FIG. 4A, each pad includes a final metal layer <b>80</b>, such as aluminum, a nitride passivation layer <b>82</b>, and an under-bump metalization (UBM) layer <b>84</b>. As shown in FIG. 4B, although the pads are illustrated in FIG. 3 as square, each pad may be octagonal, or some other shape that is appropriate to maximize circuit performance for a particular application. The UBM layer <b>84</b> can have an edge-to-edge distance of about 100 microns, and the final metal layer <b>80</b> can having an edge-to-edge distance of about 115 microns.</p>
    <p>As previously discussed, the substrate <b>44</b> transfers signals from the chip <b>42</b> to the printed circuit board <b>46</b>. As shown in FIG. 5, the top signal layer <b>50</b> of the substrate <b>44</b> includes an input voltage electrode plane <b>90</b>, a ground electrode plane <b>92</b>, and an intermediate voltage electrode plane <b>94</b>. The intermediate voltage electrode <b>94</b> includes a central connecting bar <b>100</b>, a set of electrode fingers <b>102</b> that extend off the central connecting bar <b>100</b> toward input voltage electrode <b>90</b>, and a set of electrode fingers <b>104</b> that extend off the central connecting bar <b>100</b> toward the ground electrode <b>92</b>. The input voltage electrode <b>90</b> includes a main electrode body <b>110</b> and a set of electrode fingers <b>112</b> that extend from the main body <b>110</b> toward the intermediate voltage electrode <b>94</b> and are interdigited with the electrode fingers <b>102</b>. Similarly, the ground electrode <b>92</b> includes a main electrode body <b>114</b> and a set of electrode fingers <b>116</b> that extend from the main body <b>114</b> toward the intermediate voltage electrode <b>94</b> and are interdigited with the electrode fingers <b>104</b>.</p>
    <p>Referring to FIG. 6, each row of pads on the flip-chip <b>42</b> is aligned with one of the electrode fingers in the top signal layer <b>50</b>. Specifically, each drain pad <b>70</b> in the PMOS transistor <b>30</b> is aligned with an electrode finger <b>102</b> of intermediate voltage electrode <b>94</b>, and each source pad <b>72</b> in the PMOS transistor <b>30</b> is aligned with an electrode finger <b>112</b> of the input voltage electrode <b>90</b>. Similarly, each drain pad <b>74</b> in the NMOS transistor <b>32</b> is aligned with an electrode finger <b>104</b> of intermediate voltage electrode <b>94</b>, and each source pad <b>76</b> in the NMOS transistor <b>32</b> is aligned with an electrode finger <b>116</b> of the ground electrode <b>92</b>. Small control electrodes <b>96</b> are aligned with the control pads <b>78</b>.</p>
    <p>Once assembled, each pad is electrically connected by a solder bump to the appropriate electrode of the top signal layer <b>50</b>. In general, increasing the number of solder bumps lowers the impedance of the connection between the flip chip and the substrate. The interleaved structure of the electrode fingers on the signal layer <b>50</b> and the alternating rows of drain and source pads on the flip-chip <b>42</b> provides a very simple configuration that does not require hundreds of individual interconnects. It also provides a very short current path on the chip <b>42</b> to each part of the power transistors, thereby reducing on-chip metal resistance and power losses. In addition, the configuration permits the efficient use of field-effect transistors in both the interior and periphery of the chip.</p>
    <p>As shown in FIG. 7, the bottom signal layer <b>52</b> of the substrate <b>44</b> includes an intermediate voltage electrode <b>120</b>, an input voltage electrode <b>122</b>, and a ground electrode <b>124</b>. Conductive vias <b>54</b> (see FIG. 2) connect associated electrodes on the top and bottom signal layers, so that the bottom intermediate voltage electrode <b>120</b> is connected to the top intermediate voltage electrode <b>94</b>, the bottom input electrode <b>122</b> is connected to the top input electrode <b>90</b>, and the bottom ground electrode <b>124</b> is connected to the top ground electrode <b>92</b>. Additional vias connect the top and bottom control electrodes <b>96</b> and <b>126</b>.</p>
    <p>As previously mentioned, solder bumps <b>58</b> (shown in phantom in FIG. 7) are used to connect the bottom signal layer <b>52</b> to the printed circuit board <b>46</b>. An evenly-spaced array of solder bumps, e.g., a 6×6 array, may be formed on the bottom signal layer <b>52</b>. Solder bumps <b>130</b> connect the input voltage electrode <b>122</b> to the input voltage terminal <b>20</b>, solder bumps <b>132</b> connect intermediate voltage electrode <b>120</b> to intermediate terminal <b>22</b>, and solder bumps <b>134</b> connect ground electrode <b>124</b> to the ground plane of the printed circuit board. In general, increasing the number of solder bumps lowers the impedance of the connection between the substrate and printed circuit board.</p>
    <p>In another implementation, the integrated circuit chip <b>42</b>″ may be mounted directly on a printed circuit board. As shown in FIGS. 8A-8G, the printed circuit board may have an input voltage electrode <b>90</b>′, a ground electrode <b>92</b>′, and an intermediate voltage electrode <b>94</b>′. The electrodes on the printed circuit board may have different configurations, and the chip <b>42</b>″ may have different numbers and configurations of solder balls to connect the drain and source pads on the chip to the input, ground and intermediate electrodes.</p>
    <p>Referring to FIG. 9, the other integrated circuit components of the switching regulator <b>10</b>, such as the feedback circuit <b>28</b> and the pulse modulator <b>18</b> from the controller assembly, can be fabricated on a second IC chip <b>140</b> (which can be a flip-chip or a wire bound chip) that is coupled to the printed circuit board <b>46</b> separately from the first IC chip <b>42</b>. Alternatively, as shown in FIG. 10, both the switching circuit IC chip <b>42</b> and the second IC chip <b>140</b> could be electrically coupled to the printed circuit board <b>46</b> by the same substrate <b>44</b>′. Of course, this will require a different layout of the top and bottom signal layers of the substrate <b>44</b>′ in order to carry signals between the first and second chips <b>42</b>, <b>140</b>. As previously noted, the first IC chip <b>42</b> can include circuitry that interprets commands generated by the controller assembly, and circuitry that provides feedback to the controller assembly.</p>
    <p>The elements of the output filter <b>26</b>, such as the inductor <b>3</b>, the filter capacitor <b>36</b>, and the input capacitor <b>38</b> may be mounted at least partly on the substrate <b>44</b> (as shown in phantom in FIG. <b>2</b>). For example, one terminal of the inductor <b>34</b> may be connected directly to the intermediate voltage electrode <b>94</b>. The other terminal of the inductor <b>34</b> may be connected to another electrode on the substrate (which would be coupled to the printed circuit board through a via and the bottom signal layer) or directly to the printed circuit board. If the inductor is mounted on the substrate, the filter capacitor <b>36</b> may either be mounted on the substrate (as illustrated in FIG. 2) or connected directly to the printed circuit board. Alternately, all the elements of the output filter <b>26</b>, including the inductor <b>34</b> and the capacitor <b>36</b>, may be mounted directly on the printed circuit board <b>46</b> (as illustrated in FIG. <b>9</b>). If the switching circuit <b>16</b> includes a rectifier instead of a second transistor, the rectifier can be connected to the printed circuit board <b>46</b> or to the substrate <b>44</b> separately from the first chip <b>42</b>.</p>
    <p>The input capacitor <b>38</b> connects the input terminal <b>22</b> to ground to compensate for stray inductance on the ground and power supply lines. Placing the input capacitor <b>38</b> close to the switching regulator keeps the inductance and resistance low. Preferably, the input capacitor <b>38</b> is mounted on the substrate (as illustrated in phantom FIG. <b>2</b>), although it can be connected directly to the printed circuit board (as illustrated in FIG. <b>9</b>).</p>
    <p>Numerous modifications to the configuration of the flip-chip design will occur to those of ordinary skill in the art. The intermediate voltage electrode plane <b>120</b> need not be a figure-eight shape, and the input and ground electrode planes <b>122</b> and <b>124</b> need not be rectangular, so long as the vias connect the appropriate portions of the top and bottom signal layers. The solder balls <b>58</b> can be larger or smaller than the solder bumps <b>56</b>, and neither need be disposed in a regular array. The pads can be shapes other than rectangular or octagonal. Other configurations are possible for the distributed array of transistors, and other patterns are possible for the contact pads.</p>
    <p>The invention is not limited to the embodiment depicted and described. Rather, the scope of the invention is defined by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4074342">US4074342</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 1974</td><td class="patent-data-table-td patent-date-value">Feb 14, 1978</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Electrical package for lsi devices and assembly process therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5671121">US5671121</a></td><td class="patent-data-table-td patent-date-value">Jan 30, 1996</td><td class="patent-data-table-td patent-date-value">Sep 23, 1997</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Kangaroo multi-package interconnection concept</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5777383">US5777383</a></td><td class="patent-data-table-td patent-date-value">May 9, 1996</td><td class="patent-data-table-td patent-date-value">Jul 7, 1998</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Semiconductor chip package with interconnect layers and routing and testing methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5959442">US5959442</a></td><td class="patent-data-table-td patent-date-value">Sep 30, 1997</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Buck converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6278264">US6278264</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 2000</td><td class="patent-data-table-td patent-date-value">Aug 21, 2001</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Flip-chip switching regulator</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6710441">US6710441</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2001</td><td class="patent-data-table-td patent-date-value">Mar 23, 2004</td><td class="patent-data-table-td ">Isothermal Research Systems, Inc.</td><td class="patent-data-table-td ">Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6737301">US6737301</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2001</td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td ">Isothermal Systems Research, Inc.</td><td class="patent-data-table-td ">Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6897561">US6897561</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td patent-date-value">May 24, 2005</td><td class="patent-data-table-td ">Semiconductor Components Industries, Llc</td><td class="patent-data-table-td ">Semiconductor power device having a diamond shaped metal interconnect scheme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6897643">US6897643</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 11, 2002</td><td class="patent-data-table-td patent-date-value">May 24, 2005</td><td class="patent-data-table-td ">Monolithic Power Systems, Inc.</td><td class="patent-data-table-td ">Integrated circuit driver having stable bootstrap power supply</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7019337">US7019337</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2003</td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td ">Isothermal Systems Research, Inc.</td><td class="patent-data-table-td ">Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7109578">US7109578</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 1, 2004</td><td class="patent-data-table-td patent-date-value">Sep 19, 2006</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and electronic equipment using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7262496">US7262496</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 2004</td><td class="patent-data-table-td patent-date-value">Aug 28, 2007</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Wiring base with wiring extending inside and outside of a mounting region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7319269">US7319269</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 2005</td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Semiconductor device power interconnect striping</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7547580">US7547580</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2007</td><td class="patent-data-table-td patent-date-value">Jun 16, 2009</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Method for manufacturing a semiconductor wiring base that includes a wiring base with wiring extending inside and outside of a mounting region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8106516">US8106516</a></td><td class="patent-data-table-td patent-date-value">Jul 27, 2010</td><td class="patent-data-table-td patent-date-value">Jan 31, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Wafer-level chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8253420">US8253420</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2009</td><td class="patent-data-table-td patent-date-value">Aug 28, 2012</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Integrated electrical circuit and test to determine the integrity of a silicon die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8581343">US8581343</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Electrical connectivity for circuit applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8629669">US8629669</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td patent-date-value">Jan 14, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Sensing and feedback in a current mode control voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8648449">US8648449</a></td><td class="patent-data-table-td patent-date-value">Jul 20, 2009</td><td class="patent-data-table-td patent-date-value">Feb 11, 2014</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Electrical connectivity for circuit applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8691684">US8691684</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 2013</td><td class="patent-data-table-td patent-date-value">Apr 8, 2014</td><td class="patent-data-table-td ">Stmicroelectronics (Shenzhen) R&amp;D Co. Ltd.</td><td class="patent-data-table-td ">Layout and pad floor plan of power transistor for good performance of SPU and STOG</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8692360">US8692360</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td patent-date-value">Apr 8, 2014</td><td class="patent-data-table-td ">International Rectifier Corporation</td><td class="patent-data-table-td ">Electrical connectivity for circuit applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710664">US8710664</a></td><td class="patent-data-table-td patent-date-value">Jan 30, 2012</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Wafer-level chip scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8710810">US8710810</a></td><td class="patent-data-table-td patent-date-value">Jun 23, 2011</td><td class="patent-data-table-td patent-date-value">Apr 29, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Systems and methods for DC-to-DC converter control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8779744">US8779744</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2010</td><td class="patent-data-table-td patent-date-value">Jul 15, 2014</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Sensing and feedback with enhanced stability in a current mode control voltage regulator</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100051335">US20100051335</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 2009</td><td class="patent-data-table-td patent-date-value">Mar 4, 2010</td><td class="patent-data-table-td ">Au Optronics Corporation</td><td class="patent-data-table-td ">Conducting Layer Jump Connection Structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100165585">US20100165585</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 2009</td><td class="patent-data-table-td patent-date-value">Jul 1, 2010</td><td class="patent-data-table-td ">Megica Corporation</td><td class="patent-data-table-td ">Chip packages with power management integrated circuits and related techniques</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110133747">US20110133747</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 4, 2009</td><td class="patent-data-table-td patent-date-value">Jun 9, 2011</td><td class="patent-data-table-td ">Volterra Semiconductor Corporation</td><td class="patent-data-table-td ">Integrated electrical circuit and test to determine the integrity of a silicon die</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130267087">US20130267087</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 2013</td><td class="patent-data-table-td patent-date-value">Oct 10, 2013</td><td class="patent-data-table-td ">Stmicroelectronics (Shenzhen) R&amp;D Co. Ltd.</td><td class="patent-data-table-td ">Layout and pad floor plan of power transistor for good performance of spu and stog</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100514670C?cl=en">CN100514670C</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2004</td><td class="patent-data-table-td patent-date-value">Jul 15, 2009</td><td class="patent-data-table-td ">株式会社东芝</td><td class="patent-data-table-td ">Built-in power MOS field effect transistor and semiconductor device of drive circuit</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc323/defs323.htm&usg=AFQjCNGDjQiECvi1UahGwFcTAeoi48vGog#C323S282000">323/282</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23175">257/E23.175</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S700000">257/700</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H02M0003000000">H02M3/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023538000">H01L23/538</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/3011">H01L2924/3011</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L23/5386">H01L23/5386</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/15311">H01L2924/15311</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/16225">H01L2224/16225</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6rxcBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H02M3/00">H02M3/00</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L23/538G</span>, <span class="nested-value">H02M3/00</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Apr 8, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 4, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 9-11, 13, 15-19, 21-24, AND 26-28 IS CONFIRMED. NEW CLAIMS 34-101 ARE ADDED AND DETERMINED TO BE PATENTABLE. CLAIMS 1-8, 12, 14, 20, 25, AND 29-33 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 8, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 30, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090430</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 10, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3OGH89Grsy5zSyN2iPDXMGsZUeWA\u0026id=6rxcBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3ZgBaveBXsjs7M9ltcaDx_ZJTRCA\u0026id=6rxcBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1ln5lElXntJF8ja-_IBPIutdmN-g","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Transistor_pattern_for_voltage_regulator.pdf?id=6rxcBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0NDXi0wPoLcDCVzaXCTIXlE9FJ2A"},"sample_url":"http://www.google.com/patents/reader?id=6rxcBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>