  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  201/   513.)(  210/   528.)(  220/   544.)(  240/   576.)
     4/   4. : (    2/     2.)(  230/   560.)(  250/   592.)(    B/    11.)
     8/   8. : (    0/     0.)(    1/     1.)(    2/     2.)(    3/     3.)
     C/  12. : (    4/     4.)(    0/     0.)(    0/     0.)(    0/     0.)
 state is decimal format; registers are hex 

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
   starting instruction 1
    0    9    8   9   0    0    0    0    0    0    0   0    0    0 0000 [pc] -> mar     
    1    9    8   9   0    0    0    0    0    0    0   0    0    0 0000 [[mar]] -> mdr  
    2    9    8   9   0    0    0    0    0    0    0   0  201    0 0000 [mdr] -> ir     
    3    9    8   9   0    0    0    0    0    0    0   0  201  201 0000 [pc]+1 -> q     
    4    9    8   9   0    0    1    0    0    0    0   0  201  201 0000 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    5    9    8   9   1    0    1    0    0    0    0   0  201  201 0000 --              
    6    9    8   9   1    0    1    0    0    0    0   0  201  201 0000 --              
  230    9    8   9   1    0    1    0    0    0    0   0  201  201 0000 --              
  240    9    8   9   1    0    1    0    0    0    0   0  201  201 0000 [d] -> t3       
  295    9    8   9   1    0    1    0    8    0    0   0  201  201 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  320    9    8   9   1    0    1    0    8    0    0   0  201  201 0000 [t3]+1 -> q     
  325    9    8   9   1    0    9    0    8    0    0   0  201  201 0000 [q] -> dst      
   starting instruction 2
    0    9    9   9   1    0    9    0    8    0    0   0  201  201 0000 [pc] -> mar     
    1    9    9   9   1    0    9    0    8    0    0   1  201  201 0000 [[mar]] -> mdr  
    2    9    9   9   1    0    9    0    8    0    0   1  210  201 0000 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    9    9   9   1    0    9    0    8    0    0   1  210  210 0000 [pc]+1 -> q     
    4    9    9   9   1    0    2    0    8    0    0   1  210  210 0000 [q] -> pc       
    5    9    9   9   2    0    2    0    8    0    0   1  210  210 0000 --              
    6    9    9   9   2    0    2    0    8    0    0   1  210  210 0000 --              
  230    9    9   9   2    0    2    0    8    0    0   1  210  210 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  250    9    9   9   2    0    2    0    8    0    0   1  210  210 0000 [d] -> mar      
  251    9    9   9   2    0    2    0    8    0    0   9  210  210 0000 [[mar]] -> mdr  
  252    9    9   9   2    0    2    0    8    0    0   9    1  210 0000 [mdr] -> t3     
  253    9    9   9   2    0    2    0    1    0    0   9    1  210 0000 [d] -> t5       
  295    9    9   9   2    0    2    0    1    0    9   9    1  210 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  320    9    9   9   2    0    2    0    1    0    9   9    1  210 0000 [t3]+1 -> q     
  321    9    9   9   2    0    2    0    1    0    9   9    1  210 0000 [q] -> mdr      
  301    9    9   9   2    0    2    0    1    0    9   9    2  210 0000 [t5] -> mar     
  302    9    9   9   2    0    2    0    1    0    9   9    2  210 0000 [mdr] -> [[mar]]
   starting instruction 3
    0    9    9   9   2    0    2    0    1    0    9   9    2  210 0000 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    1    9    9   9   2    0    2    0    1    0    9   2    2  210 0000 [[mar]] -> mdr  
    2    9    9   9   2    0    2    0    1    0    9   2  220  210 0000 [mdr] -> ir     
    3    9    9   9   2    0    2    0    1    0    9   2  220  220 0000 [pc]+1 -> q     
    4    9    9   9   2    0    3    0    1    0    9   2  220  220 0000 [q] -> pc       
    5    9    9   9   3    0    3    0    1    0    9   2  220  220 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    6    9    9   9   3    0    3    0    1    0    9   2  220  220 0000 --              
  230    9    9   9   3    0    3    0    1    0    9   2  220  220 0000 --              
  250    9    9   9   3    0    3    0    1    0    9   2  220  220 0000 [d] -> mar      
  251    9    9   9   3    0    3    0    1    0    9   9  220  220 0000 [[mar]] -> mdr  
  252    9    9   9   3    0    3    0    1    0    9   9    2  220 0000 [mdr] -> t3     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  253    9    9   9   3    0    3    0    2    0    9   9    2  220 0000 [d] -> t5       
  254    9    9   9   3    0    3    0    2    0    9   9    2  220 0000 [d]+1 -> q      
  255    9    9   9   3    0    A    0    2    0    9   9    2  220 0000 [q] -> d        
  295    A    9   9   3    0    A    0    2    0    9   9    2  220 0000 --              
  320    A    9   9   3    0    A    0    2    0    9   9    2  220 0000 [t3]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  321    A    9   9   3    0    3    0    2    0    9   9    2  220 0000 [q] -> mdr      
  301    A    9   9   3    0    3    0    2    0    9   9    3  220 0000 [t5] -> mar     
  302    A    9   9   3    0    3    0    2    0    9   9    3  220 0000 [mdr] -> [[mar]]
   starting instruction 4
    0    A    9   9   3    0    3    0    2    0    9   9    3  220 0000 [pc] -> mar     
    1    A    9   9   3    0    3    0    2    0    9   3    3  220 0000 [[mar]] -> mdr  

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    2    A    9   9   3    0    3    0    2    0    9   3  240  220 0000 [mdr] -> ir     
    3    A    9   9   3    0    3    0    2    0    9   3  240  240 0000 [pc]+1 -> q     
    4    A    9   9   3    0    4    0    2    0    9   3  240  240 0000 [q] -> pc       
    5    A    9   9   4    0    4    0    2    0    9   3  240  240 0000 --              
    6    A    9   9   4    0    4    0    2    0    9   3  240  240 0000 --              

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  230    A    9   9   4    0    4    0    2    0    9   3  240  240 0000 --              
  270    A    9   9   4    0    4    0    2    0    9   3  240  240 0000 [pc] -> mar     
  271    A    9   9   4    0    4    0    2    0    9   4  240  240 0000 [[mar]] -> mdr  
  272    A    9   9   4    0    4    0    2    0    9   4    2  240 0000 [pc]+1 -> q     
  273    A    9   9   4    0    5    0    2    0    9   4    2  240 0000 [q] -> pc       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  280    A    9   9   5    0    5    0    2    0    9   4    2  240 0000 [d] -> t1       
  281    A    9   9   5    A    5    0    2    0    9   4    2  240 0000 [t1]+[mdr] -> q 
  282    A    9   9   5    A    C    0    2    0    9   4    2  240 0000 [q] -> mar      
  283    A    9   9   5    A    C    0    2    0    9   C    2  240 0000 [[mar]] -> mdr  
  284    A    9   9   5    A    C    0    2    0    9   C    4  240 0000 [mdr] -> t3     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  285    A    9   9   5    A    C    0    4    0    9   C    4  240 0000 [q] -> t5       
  295    A    9   9   5    A    C    0    4    0    C   C    4  240 0000 --              
  320    A    9   9   5    A    C    0    4    0    C   C    4  240 0000 [t3]+1 -> q     
  321    A    9   9   5    A    5    0    4    0    C   C    4  240 0000 [q] -> mdr      
  301    A    9   9   5    A    5    0    4    0    C   C    5  240 0000 [t5] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  302    A    9   9   5    A    5    0    4    0    C   C    5  240 0000 [mdr] -> [[mar]]
   starting instruction 5
    0    A    9   9   5    A    5    0    4    0    C   C    5  240 0000 [pc] -> mar     
    1    A    9   9   5    A    5    0    4    0    C   5    5  240 0000 [[mar]] -> mdr  
    2    A    9   9   5    A    5    0    4    0    C   5  230  240 0000 [mdr] -> ir     
    3    A    9   9   5    A    5    0    4    0    C   5  230  230 0000 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    A    9   9   5    A    6    0    4    0    C   5  230  230 0000 [q] -> pc       
    5    A    9   9   6    A    6    0    4    0    C   5  230  230 0000 --              
    6    A    9   9   6    A    6    0    4    0    C   5  230  230 0000 --              
  230    A    9   9   6    A    6    0    4    0    C   5  230  230 0000 --              
  260    A    9   9   6    A    6    0    4    0    C   5  230  230 0000 [d] -> t1       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  261    A    9   9   6    A    6    0    4    0    C   5  230  230 0000 [d]-1 -> q      
  262    A    9   9   6    A    9    0    4    0    C   5  230  230 0000 [q] -> mar      
  263    A    9   9   6    A    9    0    4    0    C   9  230  230 0000 [[mar]] -> mdr  
  264    A    9   9   6    A    9    0    4    0    C   9    3  230 0000 [mdr] -> t3     
  265    A    9   9   6    A    9    0    3    0    C   9    3  230 0000 [q] -> t5       

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  266    A    9   9   6    A    9    0    3    0    9   9    3  230 0000 [q] -> d        
  295    9    9   9   6    A    9    0    3    0    9   9    3  230 0000 --              
  320    9    9   9   6    A    9    0    3    0    9   9    3  230 0000 [t3]+1 -> q     
  321    9    9   9   6    A    4    0    3    0    9   9    3  230 0000 [q] -> mdr      
  301    9    9   9   6    A    4    0    3    0    9   9    4  230 0000 [t5] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  302    9    9   9   6    A    4    0    3    0    9   9    4  230 0000 [mdr] -> [[mar]]
   starting instruction 6
    0    9    9   9   6    A    4    0    3    0    9   9    4  230 0000 [pc] -> mar     
    1    9    9   9   6    A    4    0    3    0    9   6    4  230 0000 [[mar]] -> mdr  
    2    9    9   9   6    A    4    0    3    0    9   6  250  230 0000 [mdr] -> ir     
    3    9    9   9   6    A    4    0    3    0    9   6  250  250 0000 [pc]+1 -> q     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    4    9    9   9   6    A    7    0    3    0    9   6  250  250 0000 [q] -> pc       
    5    9    9   9   7    A    7    0    3    0    9   6  250  250 0000 --              
    6    9    9   9   7    A    7    0    3    0    9   6  250  250 0000 --              
  230    9    9   9   7    A    7    0    3    0    9   6  250  250 0000 --              
  270    9    9   9   7    A    7    0    3    0    9   6  250  250 0000 [pc] -> mar     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  271    9    9   9   7    A    7    0    3    0    9   7  250  250 0000 [[mar]] -> mdr  
  272    9    9   9   7    A    7    0    3    0    9   7    B  250 0000 [pc]+1 -> q     
  273    9    9   9   7    A    8    0    3    0    9   7    B  250 0000 [q] -> pc       
  290    9    9   9   8    A    8    0    3    0    9   7    B  250 0000 [mdr] -> mar    
  291    9    9   9   8    A    8    0    3    0    9   B    B  250 0000 [mdr] -> t5     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  292    9    9   9   8    A    8    0    3    0    B   B    B  250 0000 [[mar]] -> mdr  
  293    9    9   9   8    A    8    0    3    0    B   B    3  250 0000 [mdr] -> t3     
  295    9    9   9   8    A    8    0    3    0    B   B    3  250 0000 --              
  320    9    9   9   8    A    8    0    3    0    B   B    3  250 0000 [t3]+1 -> q     
  321    9    9   9   8    A    4    0    3    0    B   B    3  250 0000 [q] -> mdr      

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
  301    9    9   9   8    A    4    0    3    0    B   B    4  250 0000 [t5] -> mar     
  302    9    9   9   8    A    4    0    3    0    B   B    4  250 0000 [mdr] -> [[mar]]
   starting instruction 7
    0    9    9   9   8    A    4    0    3    0    B   B    4  250 0000 [pc] -> mar     
    1    9    9   9   8    A    4    0    3    0    B   8    4  250 0000 [[mar]] -> mdr  
    2    9    9   9   8    A    4    0    3    0    B   8    0  250 0000 [mdr] -> ir     

   st   ac    x  sp  pc   t1    q   t2   t3   t4   t5 mar  mdr   ir cvzn reg xfer
    3    9    9   9   8    A    4    0    3    0    B   8    0    0 0000 [pc]+1 -> q     
    4    9    9   9   8    A    9    0    3    0    B   8    0    0 0000 [q] -> pc       
    7    9    9   9   9    A    9    0    3    0    B   8    0    0 0000 --              
    8    9    9   9   9    A    9    0    3    0    B   8    0    0 0000 --              
   15    9    9   9   9    A    9    0    3    0    B   8    0    0 0000 --              
  test 2: Halt instruction executed 
  Hex/Decimal memory dump (least significant word on left)
  Only lines with at least one nonzero value printed
     0/   0. : (  201/   513.)(  210/   528.)(  220/   544.)(  240/   576.)
     4/   4. : (    2/     2.)(  230/   560.)(  250/   592.)(    B/    11.)
     8/   8. : (    0/     0.)(    4/     4.)(    2/     2.)(    4/     4.)
     C/  12. : (    5/     5.)(    0/     0.)(    0/     0.)(    0/     0.)
