#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002176a7ca430 .scope module, "counter_testbench" "counter_testbench" 2 1;
 .timescale 0 0;
v000002176a7cb280_0 .var "clock_in", 0 0;
v000002176a7cb320_0 .net "counter_out", 2 0, v000002176a7ca5c0_0;  1 drivers
v000002176a7cb3c0_0 .var "enable_in", 0 0;
v000002176a815130_0 .var "reset_in", 0 0;
S_000002176a7e24d0 .scope module, "cnt" "counter" 2 24, 3 3 0, S_000002176a7ca430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 3 "counter";
v000002176a7e2b30_0 .net "clock", 0 0, v000002176a7cb280_0;  1 drivers
v000002176a7ca5c0_0 .var "counter", 2 0;
v000002176a7e27f0_0 .net "enable", 0 0, v000002176a7cb3c0_0;  1 drivers
v000002176a7e2890_0 .net "reset", 0 0, v000002176a815130_0;  1 drivers
E_000002176a8069e0 .event posedge, v000002176a7e2b30_0;
S_000002176a7e2660 .scope begin, "MY_COUNTER" "MY_COUNTER" 3 11, 3 11 0, S_000002176a7e24d0;
 .timescale 0 0;
    .scope S_000002176a7e24d0;
T_0 ;
    %wait E_000002176a8069e0;
    %fork t_1, S_000002176a7e2660;
    %jmp t_0;
    .scope S_000002176a7e2660;
t_1 ;
    %load/vec4 v000002176a7e2890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002176a7ca5c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002176a7e27f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002176a7ca5c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002176a7ca5c0_0, 0;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_000002176a7e24d0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000002176a7ca430;
T_1 ;
    %vpi_call 2 7 "$display", "time\011 clk reset enable counter" {0 0 0};
    %vpi_call 2 8 "$monitor", "%g\011 %b   %b     %b      %b", $time, v000002176a7cb280_0, v000002176a815130_0, v000002176a7cb3c0_0, v000002176a7cb320_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002176a7cb280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002176a815130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002176a7cb3c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002176a815130_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002176a815130_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002176a7cb3c0_0, 0, 1;
    %delay 36, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002176a7cb3c0_0, 0, 1;
    %delay 3, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002176a7ca430;
T_2 ;
    %delay 2, 0;
    %load/vec4 v000002176a7cb280_0;
    %inv;
    %store/vec4 v000002176a7cb280_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "counter_testbench.v";
    "counter.v";
