

================================================================
== Vitis HLS Report for 'find_best_move'
================================================================
* Date:           Sun Feb 22 21:56:47 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_212_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_213_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gp.cpp:212]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 13 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_sign_0 = alloca i32 1"   --->   Operation 14 'alloca' 'out_sign_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32 1"   --->   Operation 15 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_r2_0 = alloca i32 1"   --->   Operation 16 'alloca' 'out_r2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 17 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%out_r1_0 = alloca i32 1"   --->   Operation 18 'alloca' 'out_r1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 19 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_0 = alloca i32 1"   --->   Operation 20 'alloca' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2"   --->   Operation 21 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1"   --->   Operation 22 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%M_rows_load = load i32 %M_rows" [gp.cpp:211]   --->   Operation 23 'load' 'M_rows_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%M_t_load = load i32 %M_t" [gp.cpp:211]   --->   Operation 24 'load' 'M_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.70ns)   --->   "%R = add i32 %M_t_load, i32 %M_rows_load" [gp.cpp:211]   --->   Operation 25 'add' 'R' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %agg_result_0"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag3_0"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag6_0"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag9_0"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %empty"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln212 = store i31 0, i31 %i" [gp.cpp:212]   --->   Operation 31 'store' 'store_ln212' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln212 = br void %VITIS_LOOP_213_2" [gp.cpp:212]   --->   Operation 32 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [gp.cpp:213]   --->   Operation 33 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i31 %i_1" [gp.cpp:213]   --->   Operation 34 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.70ns)   --->   "%icmp_ln213 = icmp_slt  i32 %zext_ln213, i32 %R" [gp.cpp:213]   --->   Operation 35 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.66ns)   --->   "%j_3 = add i31 %i_1, i31 1" [gp.cpp:213]   --->   Operation 36 'add' 'j_3' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln213, void %for.end23, void %VITIS_LOOP_213_2.split" [gp.cpp:212]   --->   Operation 37 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [gp.cpp:212]   --->   Operation 38 'specloopname' 'specloopname_ln212' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i31 %j_3" [gp.cpp:213]   --->   Operation 39 'zext' 'zext_ln213_1' <Predicate = (icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.61ns)   --->   "%br_ln213 = br void %for.body5" [gp.cpp:213]   --->   Operation 40 'br' 'br_ln213' <Predicate = (icmp_ln213)> <Delay = 1.61>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%out_sign_0_load = load i32 %out_sign_0" [gp.cpp:228]   --->   Operation 41 'load' 'out_sign_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0" [gp.cpp:228]   --->   Operation 42 'load' 'write_flag9_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%out_r2_0_load = load i32 %out_r2_0" [gp.cpp:228]   --->   Operation 43 'load' 'out_r2_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0" [gp.cpp:228]   --->   Operation 44 'load' 'write_flag6_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_r1_0_load = load i32 %out_r1_0" [gp.cpp:228]   --->   Operation 45 'load' 'out_r1_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0" [gp.cpp:228]   --->   Operation 46 'load' 'write_flag3_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_0_load = load i32 %agg_result_0" [gp.cpp:228]   --->   Operation 47 'load' 'agg_result_0_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.79ns)   --->   "%select_ln228 = select i1 %write_flag3_0_load, i32 %out_r1_0_load, i32 0" [gp.cpp:228]   --->   Operation 48 'select' 'select_ln228' <Predicate = (!icmp_ln213)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "%select_ln228_1 = select i1 %write_flag6_0_load, i32 %out_r2_0_load, i32 0" [gp.cpp:228]   --->   Operation 49 'select' 'select_ln228_1' <Predicate = (!icmp_ln213)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%select_ln228_2 = select i1 %write_flag9_0_load, i32 %out_sign_0_load, i32 0" [gp.cpp:228]   --->   Operation 50 'select' 'select_ln228_2' <Predicate = (!icmp_ln213)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_0_load" [gp.cpp:228]   --->   Operation 51 'insertvalue' 'mrv' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln228" [gp.cpp:228]   --->   Operation 52 'insertvalue' 'mrv_1' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln228_1" [gp.cpp:228]   --->   Operation 53 'insertvalue' 'mrv_2' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln228_2" [gp.cpp:228]   --->   Operation 54 'insertvalue' 'mrv_3' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln228 = ret i128 %mrv_3" [gp.cpp:228]   --->   Operation 55 'ret' 'ret_ln228' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%j = phi i32 %zext_ln213_1, void %VITIS_LOOP_213_2.split, i32 %j_2, void %for.inc"   --->   Operation 56 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.70ns)   --->   "%icmp_ln213_1 = icmp_eq  i32 %j, i32 %R" [gp.cpp:213]   --->   Operation 57 'icmp' 'icmp_ln213_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.96>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty"   --->   Operation 58 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%out_sign_0_load_1 = load i32 %out_sign_0"   --->   Operation 59 'load' 'out_sign_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%write_flag9_0_load_1 = load i1 %write_flag9_0" [gp.cpp:219]   --->   Operation 60 'load' 'write_flag9_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%out_r2_0_load_1 = load i32 %out_r2_0"   --->   Operation 61 'load' 'out_r2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%write_flag6_0_load_1 = load i1 %write_flag6_0" [gp.cpp:219]   --->   Operation 62 'load' 'write_flag6_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%out_r1_0_load_1 = load i32 %out_r1_0"   --->   Operation 63 'load' 'out_r1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%write_flag3_0_load_1 = load i1 %write_flag3_0" [gp.cpp:219]   --->   Operation 64 'load' 'write_flag3_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%agg_result_0_load_1 = load i32 %agg_result_0"   --->   Operation 65 'load' 'agg_result_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213_1, void %for.body5.split, void %for.inc21" [gp.cpp:213]   --->   Operation 66 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i32 %j" [gp.cpp:213]   --->   Operation 67 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln213_1)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (6.96ns)   --->   "%call_ret = call i64 @compute_pp_nn, i31 %i_1, i9 %trunc_ln213, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:216]   --->   Operation 68 'call' 'call_ret' <Predicate = (!icmp_ln213_1)> <Delay = 6.96> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 69 [1/1] (1.61ns)   --->   "%store_ln212 = store i31 %j_3, i31 %i" [gp.cpp:212]   --->   Operation 69 'store' 'store_ln212' <Predicate = (icmp_ln213_1)> <Delay = 1.61>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln212 = br void %VITIS_LOOP_213_2" [gp.cpp:212]   --->   Operation 70 'br' 'br_ln212' <Predicate = (icmp_ln213_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.27>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [gp.cpp:213]   --->   Operation 71 'specloopname' 'specloopname_ln213' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (0.00ns)   --->   "%call_ret = call i64 @compute_pp_nn, i31 %i_1, i9 %trunc_ln213, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:216]   --->   Operation 72 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln217)   --->   "%p = extractvalue i64 %call_ret" [gp.cpp:216]   --->   Operation 73 'extractvalue' 'p' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%n = extractvalue i64 %call_ret" [gp.cpp:216]   --->   Operation 74 'extractvalue' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln217)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p, i32 1, i32 31" [gp.cpp:217]   --->   Operation 75 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln217 = icmp_sgt  i31 %tmp, i31 0" [gp.cpp:217]   --->   Operation 76 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.61ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %if.end9, void %if.then" [gp.cpp:217]   --->   Operation 77 'br' 'br_ln217' <Predicate = true> <Delay = 1.61>

State 6 <SV = 5> <Delay = 8.47>
ST_6 : Operation 78 [2/2] (8.47ns)   --->   "%best_score = call i32 @compute_greedy_potential_score, i31 %i_1, i9 %trunc_ln213, i2 1, i32 %k1_read, i32 %k2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t, i32 %M_t_capacity, i32 %M_rows" [gp.cpp:218]   --->   Operation 78 'call' 'best_score' <Predicate = true> <Delay = 8.47> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 79 [1/2] (4.34ns)   --->   "%best_score = call i32 @compute_greedy_potential_score, i31 %i_1, i9 %trunc_ln213, i2 1, i32 %k1_read, i32 %k2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t, i32 %M_t_capacity, i32 %M_rows" [gp.cpp:218]   --->   Operation 79 'call' 'best_score' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.68>
ST_8 : Operation 80 [1/1] (2.70ns)   --->   "%icmp_ln219 = icmp_sgt  i32 %best_score, i32 %p_load" [gp.cpp:219]   --->   Operation 80 'icmp' 'icmp_ln219' <Predicate = (icmp_ln217)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.79ns)   --->   "%select_ln219 = select i1 %icmp_ln219, i32 %best_score, i32 %agg_result_0_load_1" [gp.cpp:219]   --->   Operation 81 'select' 'select_ln219' <Predicate = (icmp_ln217)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.97ns)   --->   "%or_ln219 = or i1 %icmp_ln219, i1 %write_flag3_0_load_1" [gp.cpp:219]   --->   Operation 82 'or' 'or_ln219' <Predicate = (icmp_ln217)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.79ns)   --->   "%select_ln219_1 = select i1 %icmp_ln219, i32 %zext_ln213, i32 %out_r1_0_load_1" [gp.cpp:219]   --->   Operation 83 'select' 'select_ln219_1' <Predicate = (icmp_ln217)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln219_1 = or i1 %icmp_ln219, i1 %write_flag6_0_load_1" [gp.cpp:219]   --->   Operation 84 'or' 'or_ln219_1' <Predicate = (icmp_ln217)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.79ns)   --->   "%select_ln219_2 = select i1 %icmp_ln219, i32 %j, i32 %out_r2_0_load_1" [gp.cpp:219]   --->   Operation 85 'select' 'select_ln219_2' <Predicate = (icmp_ln217)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln219_2 = or i1 %icmp_ln219, i1 %write_flag9_0_load_1" [gp.cpp:219]   --->   Operation 86 'or' 'or_ln219_2' <Predicate = (icmp_ln217)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.79ns)   --->   "%select_ln219_3 = select i1 %icmp_ln219, i32 1, i32 %out_sign_0_load_1" [gp.cpp:219]   --->   Operation 87 'select' 'select_ln219_3' <Predicate = (icmp_ln217)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.79ns)   --->   "%select_ln219_4 = select i1 %icmp_ln219, i32 %best_score, i32 %p_load" [gp.cpp:219]   --->   Operation 88 'select' 'select_ln219_4' <Predicate = (icmp_ln217)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.61ns)   --->   "%br_ln219 = br void %if.end9" [gp.cpp:219]   --->   Operation 89 'br' 'br_ln219' <Predicate = (icmp_ln217)> <Delay = 1.61>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n, i32 1, i32 31" [gp.cpp:221]   --->   Operation 90 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.66ns)   --->   "%icmp_ln221 = icmp_sgt  i31 %tmp_4, i31 0" [gp.cpp:221]   --->   Operation 91 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.47>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_2 = phi i32 %agg_result_0_load_1, void %for.body5.split, i32 %select_ln219, void %if.then" [gp.cpp:219]   --->   Operation 92 'phi' 'agg_result_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%write_flag3_2 = phi i1 %write_flag3_0_load_1, void %for.body5.split, i1 %or_ln219, void %if.then" [gp.cpp:219]   --->   Operation 93 'phi' 'write_flag3_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%out_r1_2 = phi i32 %out_r1_0_load_1, void %for.body5.split, i32 %select_ln219_1, void %if.then" [gp.cpp:219]   --->   Operation 94 'phi' 'out_r1_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%write_flag6_2 = phi i1 %write_flag6_0_load_1, void %for.body5.split, i1 %or_ln219_1, void %if.then" [gp.cpp:219]   --->   Operation 95 'phi' 'write_flag6_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%out_r2_2 = phi i32 %out_r2_0_load_1, void %for.body5.split, i32 %select_ln219_2, void %if.then" [gp.cpp:219]   --->   Operation 96 'phi' 'out_r2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%write_flag9_2 = phi i1 %write_flag9_0_load_1, void %for.body5.split, i1 %or_ln219_2, void %if.then" [gp.cpp:219]   --->   Operation 97 'phi' 'write_flag9_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%out_sign_2 = phi i32 %out_sign_0_load_1, void %for.body5.split, i32 %select_ln219_3, void %if.then" [gp.cpp:219]   --->   Operation 98 'phi' 'out_sign_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_25 = phi i32 %p_load, void %for.body5.split, i32 %select_ln219_4, void %if.then" [gp.cpp:219]   --->   Operation 99 'phi' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.61ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc, void %if.then11" [gp.cpp:221]   --->   Operation 100 'br' 'br_ln221' <Predicate = true> <Delay = 1.61>
ST_9 : Operation 101 [2/2] (8.47ns)   --->   "%best_score_1 = call i32 @compute_greedy_potential_score, i31 %i_1, i9 %trunc_ln213, i2 3, i32 %k1_read, i32 %k2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t, i32 %M_t_capacity, i32 %M_rows" [gp.cpp:222]   --->   Operation 101 'call' 'best_score_1' <Predicate = (icmp_ln221)> <Delay = 8.47> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 102 [1/2] (4.34ns)   --->   "%best_score_1 = call i32 @compute_greedy_potential_score, i31 %i_1, i9 %trunc_ln213, i2 3, i32 %k1_read, i32 %k2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t, i32 %M_t_capacity, i32 %M_rows" [gp.cpp:222]   --->   Operation 102 'call' 'best_score_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 6.90>
ST_11 : Operation 103 [1/1] (2.70ns)   --->   "%icmp_ln223 = icmp_sgt  i32 %best_score_1, i32 %empty_25" [gp.cpp:223]   --->   Operation 103 'icmp' 'icmp_ln223' <Predicate = (icmp_ln221)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.79ns)   --->   "%select_ln223 = select i1 %icmp_ln223, i32 %best_score_1, i32 %agg_result_2" [gp.cpp:223]   --->   Operation 104 'select' 'select_ln223' <Predicate = (icmp_ln221)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.97ns)   --->   "%or_ln223 = or i1 %icmp_ln223, i1 %write_flag3_2" [gp.cpp:223]   --->   Operation 105 'or' 'or_ln223' <Predicate = (icmp_ln221)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.79ns)   --->   "%select_ln223_1 = select i1 %icmp_ln223, i32 %zext_ln213, i32 %out_r1_2" [gp.cpp:223]   --->   Operation 106 'select' 'select_ln223_1' <Predicate = (icmp_ln221)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln223_1 = or i1 %icmp_ln223, i1 %write_flag6_2" [gp.cpp:223]   --->   Operation 107 'or' 'or_ln223_1' <Predicate = (icmp_ln221)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.79ns)   --->   "%select_ln223_2 = select i1 %icmp_ln223, i32 %j, i32 %out_r2_2" [gp.cpp:223]   --->   Operation 108 'select' 'select_ln223_2' <Predicate = (icmp_ln221)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.97ns)   --->   "%or_ln223_2 = or i1 %icmp_ln223, i1 %write_flag9_2" [gp.cpp:223]   --->   Operation 109 'or' 'or_ln223_2' <Predicate = (icmp_ln221)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.79ns)   --->   "%select_ln223_3 = select i1 %icmp_ln223, i32 4294967295, i32 %out_sign_2" [gp.cpp:223]   --->   Operation 110 'select' 'select_ln223_3' <Predicate = (icmp_ln221)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.79ns)   --->   "%select_ln223_4 = select i1 %icmp_ln223, i32 %best_score_1, i32 %empty_25" [gp.cpp:223]   --->   Operation 111 'select' 'select_ln223_4' <Predicate = (icmp_ln221)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (1.61ns)   --->   "%br_ln223 = br void %for.inc" [gp.cpp:223]   --->   Operation 112 'br' 'br_ln223' <Predicate = (icmp_ln221)> <Delay = 1.61>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%agg_result_3 = phi i32 %agg_result_2, void %if.end9, i32 %select_ln223, void %if.then11" [gp.cpp:219]   --->   Operation 113 'phi' 'agg_result_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%write_flag3_3 = phi i1 %write_flag3_2, void %if.end9, i1 %or_ln223, void %if.then11" [gp.cpp:219]   --->   Operation 114 'phi' 'write_flag3_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%out_r1_3 = phi i32 %out_r1_2, void %if.end9, i32 %select_ln223_1, void %if.then11" [gp.cpp:219]   --->   Operation 115 'phi' 'out_r1_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%write_flag6_3 = phi i1 %write_flag6_2, void %if.end9, i1 %or_ln223_1, void %if.then11" [gp.cpp:219]   --->   Operation 116 'phi' 'write_flag6_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%out_r2_3 = phi i32 %out_r2_2, void %if.end9, i32 %select_ln223_2, void %if.then11" [gp.cpp:219]   --->   Operation 117 'phi' 'out_r2_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%write_flag9_3 = phi i1 %write_flag9_2, void %if.end9, i1 %or_ln223_2, void %if.then11" [gp.cpp:219]   --->   Operation 118 'phi' 'write_flag9_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%out_sign_3 = phi i32 %out_sign_2, void %if.end9, i32 %select_ln223_3, void %if.then11" [gp.cpp:219]   --->   Operation 119 'phi' 'out_sign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty_26 = phi i32 %empty_25, void %if.end9, i32 %select_ln223_4, void %if.then11" [gp.cpp:219]   --->   Operation 120 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (2.70ns)   --->   "%j_2 = add i32 %j, i32 1" [gp.cpp:213]   --->   Operation 121 'add' 'j_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.61ns)   --->   "%store_ln219 = store i32 %agg_result_3, i32 %agg_result_0" [gp.cpp:219]   --->   Operation 122 'store' 'store_ln219' <Predicate = true> <Delay = 1.61>
ST_11 : Operation 123 [1/1] (1.61ns)   --->   "%store_ln219 = store i1 %write_flag3_3, i1 %write_flag3_0" [gp.cpp:219]   --->   Operation 123 'store' 'store_ln219' <Predicate = true> <Delay = 1.61>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln219 = store i32 %out_r1_3, i32 %out_r1_0" [gp.cpp:219]   --->   Operation 124 'store' 'store_ln219' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.61ns)   --->   "%store_ln219 = store i1 %write_flag6_3, i1 %write_flag6_0" [gp.cpp:219]   --->   Operation 125 'store' 'store_ln219' <Predicate = true> <Delay = 1.61>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln219 = store i32 %out_r2_3, i32 %out_r2_0" [gp.cpp:219]   --->   Operation 126 'store' 'store_ln219' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.61ns)   --->   "%store_ln219 = store i1 %write_flag9_3, i1 %write_flag9_0" [gp.cpp:219]   --->   Operation 127 'store' 'store_ln219' <Predicate = true> <Delay = 1.61>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln219 = store i32 %out_sign_3, i32 %out_sign_0" [gp.cpp:219]   --->   Operation 128 'store' 'store_ln219' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (1.61ns)   --->   "%store_ln219 = store i32 %empty_26, i32 %empty" [gp.cpp:219]   --->   Operation 129 'store' 'store_ln219' <Predicate = true> <Delay = 1.61>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln213 = br void %for.body5" [gp.cpp:213]   --->   Operation 130 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 2.702ns
The critical path consists of the following:
	'load' operation 32 bit ('M_rows_load', gp.cpp:211) on static variable 'M_rows' [22]  (0.000 ns)
	'add' operation 32 bit ('R', gp.cpp:211) [24]  (2.702 ns)

 <State 2>: 4.312ns
The critical path consists of the following:
	'load' operation 31 bit ('i', gp.cpp:213) on local variable 'i', gp.cpp:212 [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln213', gp.cpp:213) [35]  (2.702 ns)
	blocking operation 1.61 ns on control path)

 <State 3>: 2.702ns
The critical path consists of the following:
	'phi' operation 32 bit ('j') with incoming values : ('zext_ln213_1', gp.cpp:213) ('j', gp.cpp:213) [43]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln213_1', gp.cpp:213) [52]  (2.702 ns)

 <State 4>: 6.961ns
The critical path consists of the following:
	'call' operation 64 bit ('call_ret', gp.cpp:216) to 'compute_pp_nn' [57]  (6.961 ns)

 <State 5>: 4.277ns
The critical path consists of the following:
	'call' operation 64 bit ('call_ret', gp.cpp:216) to 'compute_pp_nn' [57]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln217', gp.cpp:217) [61]  (2.667 ns)
	multiplexor before 'phi' operation 32 bit ('agg_result_2', gp.cpp:219) with incoming values : ('agg_result_0_load_1') ('select_ln219', gp.cpp:219) [76]  (1.610 ns)

 <State 6>: 8.470ns
The critical path consists of the following:
	'call' operation 32 bit ('best_score', gp.cpp:218) to 'compute_greedy_potential_score' [64]  (8.470 ns)

 <State 7>: 4.344ns
The critical path consists of the following:
	'call' operation 32 bit ('best_score', gp.cpp:218) to 'compute_greedy_potential_score' [64]  (4.344 ns)

 <State 8>: 3.680ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln219', gp.cpp:219) [65]  (2.702 ns)
	'or' operation 1 bit ('or_ln219', gp.cpp:219) [67]  (0.978 ns)

 <State 9>: 8.470ns
The critical path consists of the following:
	'call' operation 32 bit ('best_score', gp.cpp:222) to 'compute_greedy_potential_score' [88]  (8.470 ns)

 <State 10>: 4.344ns
The critical path consists of the following:
	'call' operation 32 bit ('best_score', gp.cpp:222) to 'compute_greedy_potential_score' [88]  (4.344 ns)

 <State 11>: 6.900ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln223', gp.cpp:223) [89]  (2.702 ns)
	'or' operation 1 bit ('or_ln223', gp.cpp:223) [91]  (0.978 ns)
	multiplexor before 'phi' operation 1 bit ('write_flag3_3', gp.cpp:219) with incoming values : ('write_flag3_0_load_1', gp.cpp:219) ('or_ln219', gp.cpp:219) ('or_ln223', gp.cpp:223) [101]  (1.610 ns)
	'phi' operation 1 bit ('write_flag3_3', gp.cpp:219) with incoming values : ('write_flag3_0_load_1', gp.cpp:219) ('or_ln219', gp.cpp:219) ('or_ln223', gp.cpp:223) [101]  (0.000 ns)
	'store' operation 0 bit ('store_ln219', gp.cpp:219) of variable 'write_flag3_3', gp.cpp:219 on local variable 'write_flag3_0' [110]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
