m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/u/home/clab/st161569
T_opt
!s110 1715697404
VWm8CHK`>A6zC^jg3[UoH_2
Z2 04 6 6 work top_tb struct 1
=1-a8a159d0b5d5-664376fc-7936d-eda
R0
Z3 !s12b OEM100
Z4 !s124 OEM100
Z5 o-quiet -work RISCV_Processor_lib -L RISCV_Processor_lib
Z6 tCvgOpt 0
n@_opt
Z7 OL;O;2022.4_2;75
R1
T_opt1
!s110 1715694812
VI30TOeVZX6[GgcQhm04UF3
R2
=5-a8a159d0b5d5-66436cdc-8df31-7100
R0
R3
R4
o-quiet +acc -auto_acc_if_foreign -work RISCV_Processor_lib -L RISCV_Processor_lib
R6
n@_opt1
R7
R1
T_opt2
!s110 1716303458
VDzC>CShY;ZD>_H<_9al0>2
R2
=12-a8a159d0b5d5-664cb662-429a1-4f46
R0
R3
R4
R5
R6
n@_opt2
R7
Eaddress_gen
Z8 w1715690989
Z9 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z10 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z11 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 0
Z12 d/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
l0
Z13 L13 1
V9eAkL_?Po7U4cLL1dh;gC0
!s100 :YfH73gZ7MfY60BJfld@o2
Z14 OL;C;2022.4_2;75
33
Z15 !s110 1715690990
!i10b 1
Z16 !s108 1715690989.000000
Z17 !s90 -work|RISCV_Processor_lib|-nologo|-2008|-f|/tmp/Files0|
Z18 !s107 /u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/riscv_types_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
Z19 o-nologo -work RISCV_Processor_lib -2008
Z20 tExplicit 1 CvgOpt 0
Asim
R9
R10
R11
DEx4 work 11 address_gen 0 22 9eAkL_?Po7U4cLL1dh;gC0
!i122 0
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
l13
L10 10
V^^_WFdFAIk`d`R63IiglF0
!s100 dAJcj<6oD15V[8SPWM_c61
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Ealu
Z21 w1716303456
Z22 DPx19 riscv_processor_lib 5 types 0 22 nX[8i@_T4Rakh^@M5abhQ2
R9
R10
R11
!i122 43
Z23 d/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
l0
Z24 L15 1
VH3:PC>RfF:1>7^JfghnZl2
!s100 gfS8NGWWETj4R1L1Z[e1K1
R14
33
Z25 !s110 1716303456
!i10b 1
Z26 !s108 1716303456.000000
R17
Z27 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R19
R20
Abehav
DEx4 work 3 alu 0 22 H3:PC>RfF:1>7^JfghnZl2
R9
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
l20
L15 74
V0[`LJ^TVV7:ZRoQl;RZ^h3
!s100 F>Z2@m<n67Zdm9QQWXDHV0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eclk_res_gen
R21
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
l0
R13
Vc@mV2NZDRS;UgY0VPfaMN3
!s100 HQTITM=Ndl=GmJ`Lz_azM0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
R10
R11
DEx4 work 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
l13
L10 21
VYo[<mo5AS6AjI3Jl?nA3N0
!s100 eISXGojH_KlgO^Cb9LdWR1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Ecpu
R21
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
l0
R13
VTSSGNHJ5k@H@BkhANAZ4Q1
!s100 eeB:G@[`J?gFbQ;Z78D6=1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Astruct
DEx19 riscv_processor_lib 15 rs2_multiplexer 0 22 =F;i95KDFHY0_7PJ_?bl_3
DEx19 riscv_processor_lib 3 rom 0 22 hgMMBiRdfFa^c`kfI`YkB2
DEx19 riscv_processor_lib 13 register_file 0 22 _^?3;kzHECHCe<YV5TKmM0
DEx19 riscv_processor_lib 18 pf_if_pipeline_reg 0 22 3:HBo5]8Ac6`4DN0M`]3l3
DEx19 riscv_processor_lib 6 pc_inc 0 22 CzEE?GKHCjDIHPQO@==^60
DEx19 riscv_processor_lib 19 mem_wb_pipeline_reg 0 22 cZ85fi5i5zmS9V3iHC7:n1
DEx19 riscv_processor_lib 20 mem_mode_multiplexer 0 22 ^Wa9GT2_3l[z1HcZ67<a^3
DEx19 riscv_processor_lib 18 if_dc_pipeline_reg 0 22 kH;Yz4KRz7>5bGPgJW^z00
DEx19 riscv_processor_lib 19 ex_mem_pipeline_reg 0 22 [cG6G9a1=DY1[599oD0oP2
DEx19 riscv_processor_lib 7 decoder 0 22 bIeZV6eYhzRBL>IlMN]]W3
DEx19 riscv_processor_lib 18 dc_ex_pipeline_reg 0 22 Jj?;jThNKZTW`zXg>N8Z^0
DEx19 riscv_processor_lib 11 data_memory 0 22 i0^k?U[H4hHILd^Y?k<E=1
DEx19 riscv_processor_lib 3 alu 0 22 H3:PC>RfF:1>7^JfghnZl2
DEx4 work 3 cpu 0 22 TSSGNHJ5k@H@BkhANAZ4Q1
R22
R9
R10
R11
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
l218
L17 333
VF>F2iD4o3<Cm2Wgh_FJ[L0
!s100 klz<3eZ6Sj78]H@m:8OWz2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Edata_memory
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd
l0
R24
Vi0^k?U[H4hHILd^Y?k<E=1
!s100 fUTWE^U_RH3ZJHVI=H<L71
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R22
R9
R10
R11
DEx4 work 11 data_memory 0 22 i0^k?U[H4hHILd^Y?k<E=1
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd
l14
L10 66
VI1Moo3e2P1LTnZl]c6I8E0
!s100 :K]kZRS]GLz=ZFm?Zo^Ve2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Edc_ex_pipeline_reg
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
l0
R24
VJj?;jThNKZTW`zXg>N8Z^0
!s100 HT0BfS[XHP>nKEMJi>Ak12
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 18 dc_ex_pipeline_reg 0 22 Jj?;jThNKZTW`zXg>N8Z^0
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
l14
L13 29
VLeoXSB21f]Eim?Y^n>8=i0
!s100 l5[HZaY_aFUN^S=48fg<o3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Edecoder
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
l0
R24
VbIeZV6eYhzRBL>IlMN]]W3
!s100 AQgNYG_f]02RKSVZOG[b@2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 7 decoder 0 22 bIeZV6eYhzRBL>IlMN]]W3
Z28 DPx19 riscv_processor_lib 11 isa_defines 0 22 EZc9XW6gQOe@H?zFQHEZV2
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
l24
L17 206
V@`15@:SHhF3RY2JLb>IJN0
!s100 FPic;4_HOK3J5kHL?TZBK3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eex_mem_pipeline_reg
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
l0
R24
V[cG6G9a1=DY1[599oD0oP2
!s100 ^5PWgUQ2?>CSjgKUb4`P62
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 19 ex_mem_pipeline_reg 0 22 [cG6G9a1=DY1[599oD0oP2
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
l14
L13 23
VY@^9GnZ3kia55;498N;Ae3
!s100 C1[6;lfcDQ1TJ^2dY50@f1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eif_dc_pipeline_reg
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
l0
R24
VkH;Yz4KRz7>5bGPgJW^z00
!s100 O;P4lg7:fX<O_Y7^HERke2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 18 if_dc_pipeline_reg 0 22 kH;Yz4KRz7>5bGPgJW^z00
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
l14
Z29 L13 13
VoV8ngD99FQ2E]`ES<zZZ10
!s100 ^@l>>2:GfGihFVz>Wo]<e0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Pisa_defines
R22
R10
R11
!i122 43
w1716303344
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
l0
L15 104
VEZc9XW6gQOe@H?zFQHEZV2
!s100 Kd0jkZ]@i^2dbj<]e:VAC2
R14
33
b1
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Bbody
DPx4 work 11 isa_defines 0 22 EZc9XW6gQOe@H?zFQHEZV2
R22
R10
R11
!i122 43
w1716303368
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
l0
L10 59
VU^i6CM8S=Y<7n[8dR10dN1
!s100 dTL]c2mDzO;TDDkZ6JBzQ3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Emem_mode_multiplexer
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_entity.vhd
l0
R24
V^Wa9GT2_3l[z1HcZ67<a^3
!s100 NmnZc1JEWjQ1>9]4fH5Z`1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R22
R9
R10
R11
DEx4 work 20 mem_mode_multiplexer 0 22 ^Wa9GT2_3l[z1HcZ67<a^3
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd
l11
Z30 L10 12
VSSGI7:JYa4kzMTjAHJ^K:0
!s100 a=kQ^j[9m:2;<oZW<YL3K3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Emem_wb_pipeline_reg
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
l0
R24
VcZ85fi5i5zmS9V3iHC7:n1
!s100 ^cGnMa<GU1ZHHC1AP8ZE51
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 19 mem_wb_pipeline_reg 0 22 cZ85fi5i5zmS9V3iHC7:n1
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
l14
L13 17
VXT^eOcX_W]kc^H^CWQI0L3
!s100 cS7AbE;4DL@K1IAK0U`dY1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Epc_inc
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
l0
R24
VCzEE?GKHCjDIHPQO@==^60
!s100 NMomILcAz_1AA9e^hgBDa3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R22
DEx4 work 6 pc_inc 0 22 CzEE?GKHCjDIHPQO@==^60
R9
R10
R11
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
l15
L14 7
VOD6TNkBRRRd?oB9;NS;@j0
!s100 >Z?J]H5^d^eXMR9AjQOCW3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Epf_if_pipeline_reg
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
l0
R24
V3:HBo5]8Ac6`4DN0M`]3l3
!s100 ;j8nJc9hkGW]lk?@biX4k0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R9
DEx4 work 18 pf_if_pipeline_reg 0 22 3:HBo5]8Ac6`4DN0M`]3l3
R10
R11
R22
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
l14
R29
V=81W=bJXSdzQEROil^zeK1
!s100 3H0Tj4Wd?d6NOOT^:D@aM3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Eregister_file
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
l0
R24
V_^?3;kzHECHCe<YV5TKmM0
!s100 [HCURecc1MWm`j[5:69841
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
DEx4 work 13 register_file 0 22 _^?3;kzHECHCe<YV5TKmM0
R22
R9
Z31 DPx4 ieee 15 std_logic_arith 0 22 B[jVX6I8iRX2o6WYW0BB>3
Z32 DPx4 ieee 18 std_logic_unsigned 0 22 o4hn5gYc0WVo72BSL@Ta50
R10
R11
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
l21
L17 49
VM>hb7BGEN9Eh:3`D3U`TA3
!s100 L^`IgF@^LNeDPe4bbFbMA0
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Erom
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
l0
R24
VhgMMBiRdfFa^c`kfI`YkB2
!s100 @hVVV?5ng[I?MIK]NISiI3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
DEx4 work 3 rom 0 22 hgMMBiRdfFa^c`kfI`YkB2
R28
R22
R31
R32
R9
R10
R11
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
l115
L19 113
VXjI0nDzAejg:X40i:O[ZN2
!s100 e`b4bB:al8L`Knij@KF6W3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Ers2_multiplexer
R21
R22
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
l0
R24
V=F;i95KDFHY0_7PJ_?bl_3
!s100 bXaQU`CA`WK<;0b_4<1cF1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
R22
R9
R10
R11
DEx4 work 15 rs2_multiplexer 0 22 =F;i95KDFHY0_7PJ_?bl_3
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
l11
R30
V6[fmn[U:3hU@;TT^z^^Fm3
!s100 c:X_e9QF>3YF3PzEUWS:L3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Etop_tb
R21
R9
R10
R11
!i122 43
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
l0
R13
VoBRM8hI=mA:Ha=PZQf:PP3
!s100 KYmZ;>MQCAH_BGSG:WTUg2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Astruct
DEx19 riscv_processor_lib 3 cpu 0 22 TSSGNHJ5k@H@BkhANAZ4Q1
DEx19 riscv_processor_lib 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
DEx4 work 6 top_tb 0 22 oBRM8hI=mA:Ha=PZQf:PP3
R9
R10
R11
!i122 43
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
l46
L16 45
VEF<n=^:3ie>5?zdW]cmlT1
!s100 TI>mi4T3=;Z=M;71S@nWT1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Ptypes
R10
R11
!i122 43
w1716303052
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
l0
L12 33
VnX[8i@_T4Rakh^@M5abhQ2
!s100 WPcnW@2ZnJ4IAQSo2X^^h3
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
