$date
	Mon Jul  9 09:18:49 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sys_block_tb $end
$var wire 1 ! wbs_ack_o $end
$var wire 32 " wbs_dat_o [31:0] $end
$var wire 1 # wbs_int_o $end
$var integer 32 $ i [31:0] $end
$var reg 1 % wb_clk_i $end
$var reg 1 & wb_rst_i $end
$var reg 8 ' wbs_adr_i [7:0] $end
$var reg 1 ( wbs_cyc_i $end
$var reg 32 ) wbs_dat_i [31:0] $end
$var reg 4 * wbs_sel_i [3:0] $end
$var reg 1 + wbs_stb_i $end
$var reg 1 , wbs_we_i $end
$scope module dut $end
$var wire 1 - adr_match $end
$var wire 1 . wb_clk_i $end
$var wire 1 / wb_rst_i $end
$var wire 8 0 wbs_adr_i [7:0] $end
$var wire 1 1 wbs_cyc_i $end
$var wire 32 2 wbs_dat_i [31:0] $end
$var wire 4 3 wbs_sel_i [3:0] $end
$var wire 1 4 wbs_stb_i $end
$var wire 1 5 wbs_we_i $end
$var reg 1 6 wbs_ack_o $end
$var reg 32 7 wbs_dat_o [31:0] $end
$var reg 32 8 wbs_dat_o_reg [31:0] $end
$var reg 1 9 wbs_err_o $end
$var reg 1 : wbs_int_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
x9
bx 8
bx 7
x6
x5
x4
bx 3
bx 2
x1
bx 0
1/
0.
x-
x,
x+
bx *
bx )
x(
bx '
1&
0%
b0 $
x#
bx "
x!
$end
#1
0:
0#
06
0!
b0 7
b0 "
1%
1.
#2
1-
0%
0.
b1 $
1,
15
1(
11
1+
14
b1111 *
b1111 3
b100 '
b100 0
0&
0/
b11101110111011101110111011101110 )
b11101110111011101110111011101110 2
#3
16
1!
bx 7
bx "
1%
1.
#4
0%
0.
b10 $
b101 '
b101 0
b11101110111011101110111011101111 )
b11101110111011101110111011101111 2
#5
1%
1.
#6
0%
0.
b11 $
b110 '
b110 0
b11101110111011101110111011110000 )
b11101110111011101110111011110000 2
#7
1%
1.
#8
0%
0.
b100 $
b111 '
b111 0
b11101110111011101110111011110001 )
b11101110111011101110111011110001 2
#9
1%
1.
#10
0%
0.
b101 $
b1000 '
b1000 0
b11101110111011101110111011110010 )
b11101110111011101110111011110010 2
#11
1%
1.
#12
0-
0%
0.
b110 $
b1001 '
b1001 0
b11101110111011101110111011110011 )
b11101110111011101110111011110011 2
#13
bz 7
bz "
1%
1.
#14
0%
0.
b111 $
b1010 '
b1010 0
b11101110111011101110111011110100 )
b11101110111011101110111011110100 2
#15
1%
1.
#16
0%
0.
b1000 $
b1011 '
b1011 0
b11101110111011101110111011110101 )
b11101110111011101110111011110101 2
#17
1%
1.
#18
0%
0.
#19
1%
1.
#20
0%
0.
#21
1%
1.
#22
0%
0.
0(
01
0+
04
#23
06
0!
1%
1.
#24
0%
0.
#25
1%
1.
#26
0%
0.
#27
16
1!
b11101110000100011111111110001000 8
bx 7
bx "
1-
1%
1.
0,
05
1(
11
1+
14
b0 '
b0 0
b0 $
#28
0%
0.
#29
b1001000110100 8
b11101110000100011111111110001000 7
b11101110000100011111111110001000 "
1%
1.
b1 '
b1 0
b1 $
1+
14
#30
0%
0.
#31
b100001100100001 8
b1001000110100 7
b1001000110100 "
1%
1.
b10 '
b10 0
b10 $
1+
14
#32
0%
0.
#33
b11000000110001000000110000001 8
b100001100100001 7
b100001100100001 "
1%
1.
b11 '
b11 0
b11 $
1+
14
#34
0%
0.
#35
b11101110111011101110111011101110 8
b11000000110001000000110000001 7
b11000000110001000000110000001 "
1%
1.
b100 '
b100 0
b100 $
1+
14
#36
0%
0.
#37
b11101110111011101110111011101111 8
b11101110111011101110111011101110 7
b11101110111011101110111011101110 "
1%
1.
b101 '
b101 0
b101 $
1+
14
#38
0%
0.
#39
b11101110111011101110111011110000 8
b11101110111011101110111011101111 7
b11101110111011101110111011101111 "
1%
1.
b110 '
b110 0
b110 $
1+
14
#40
0%
0.
#41
b11101110111011101110111011110001 8
b11101110111011101110111011110000 7
b11101110111011101110111011110000 "
1%
1.
b111 '
b111 0
b111 $
1+
14
#42
0%
0.
#43
b0 8
b11101110111011101110111011110001 7
b11101110111011101110111011110001 "
1%
1.
b1000 '
b1000 0
b1000 $
1+
14
#44
0%
0.
#45
bz 7
bz "
0-
1%
1.
b1001 '
b1001 0
b1001 $
1+
14
#46
0%
0.
#47
1%
1.
b1010 '
b1010 0
b1010 $
1+
14
#48
0%
0.
#49
1%
1.
b1011 '
b1011 0
b1011 $
1+
14
#50
0%
0.
#51
1%
1.
b1100 '
b1100 0
b1100 $
1+
14
#52
0%
0.
#53
1%
1.
b1101 '
b1101 0
b1101 $
1+
14
#54
0%
0.
#55
1%
1.
b1110 '
b1110 0
b1110 $
1+
14
#56
0%
0.
#57
1%
1.
b1111 '
b1111 0
b1111 $
1+
14
#58
0%
0.
#59
06
0!
1%
1.
b10000 $
0+
04
#60
0%
0.
#61
1%
1.
#62
0%
0.
#63
1%
1.
#64
0%
0.
#65
1%
1.
#66
0%
0.
#67
1%
1.
#68
0%
0.
#69
1%
1.
#70
0%
0.
#71
1%
1.
#72
0%
0.
#73
1%
1.
#74
0%
0.
#75
1%
1.
#76
0%
0.
#77
1%
1.
#78
0%
0.
#79
1%
1.
