###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       235362   # Number of WRITE/WRITEP commands
num_reads_done                 =      1586002   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1256940   # Number of read row buffer hits
num_read_cmds                  =      1585995   # Number of READ/READP commands
num_writes_done                =       235383   # Number of read requests issued
num_write_row_hits             =       170022   # Number of write row buffer hits
num_act_cmds                   =       398339   # Number of ACT commands
num_pre_cmds                   =       398309   # Number of PRE commands
num_ondemand_pres              =       373065   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9574658   # Cyles of rank active rank.0
rank_active_cycles.1           =      9403531   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       425342   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       596469   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1738793   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32545   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8199   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7012   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4824   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4543   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2177   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1539   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1298   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1047   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19493   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           65   # Write cmd latency (cycles)
write_latency[40-59]           =          104   # Write cmd latency (cycles)
write_latency[60-79]           =          192   # Write cmd latency (cycles)
write_latency[80-99]           =          316   # Write cmd latency (cycles)
write_latency[100-119]         =          432   # Write cmd latency (cycles)
write_latency[120-139]         =          586   # Write cmd latency (cycles)
write_latency[140-159]         =          803   # Write cmd latency (cycles)
write_latency[160-179]         =         1079   # Write cmd latency (cycles)
write_latency[180-199]         =         1288   # Write cmd latency (cycles)
write_latency[200-]            =       230487   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       315657   # Read request latency (cycles)
read_latency[40-59]            =       133805   # Read request latency (cycles)
read_latency[60-79]            =       135209   # Read request latency (cycles)
read_latency[80-99]            =        88111   # Read request latency (cycles)
read_latency[100-119]          =        73483   # Read request latency (cycles)
read_latency[120-139]          =        64246   # Read request latency (cycles)
read_latency[140-159]          =        53256   # Read request latency (cycles)
read_latency[160-179]          =        46295   # Read request latency (cycles)
read_latency[180-199]          =        41818   # Read request latency (cycles)
read_latency[200-]             =       634109   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.17493e+09   # Write energy
read_energy                    =  6.39473e+09   # Read energy
act_energy                     =  1.08986e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.04164e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.86305e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97459e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8678e+09   # Active standby energy rank.1
average_read_latency           =      300.311   # Average read request latency (cycles)
average_interarrival           =      5.49007   # Average request interarrival latency (cycles)
total_energy                   =   2.1697e+10   # Total energy (pJ)
average_power                  =       2169.7   # Average power (mW)
average_bandwidth              =      15.5425   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       231536   # Number of WRITE/WRITEP commands
num_reads_done                 =      1598452   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1300232   # Number of read row buffer hits
num_read_cmds                  =      1598448   # Number of READ/READP commands
num_writes_done                =       231556   # Number of read requests issued
num_write_row_hits             =       161736   # Number of write row buffer hits
num_act_cmds                   =       371367   # Number of ACT commands
num_pre_cmds                   =       371339   # Number of PRE commands
num_ondemand_pres              =       344811   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9536082   # Cyles of rank active rank.0
rank_active_cycles.1           =      9482158   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       463918   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       517842   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1747197   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31674   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8257   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7100   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4803   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4716   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2319   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1694   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1464   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1087   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19727   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           24   # Write cmd latency (cycles)
write_latency[20-39]           =          100   # Write cmd latency (cycles)
write_latency[40-59]           =          137   # Write cmd latency (cycles)
write_latency[60-79]           =          235   # Write cmd latency (cycles)
write_latency[80-99]           =          353   # Write cmd latency (cycles)
write_latency[100-119]         =          495   # Write cmd latency (cycles)
write_latency[120-139]         =          758   # Write cmd latency (cycles)
write_latency[140-159]         =          948   # Write cmd latency (cycles)
write_latency[160-179]         =         1292   # Write cmd latency (cycles)
write_latency[180-199]         =         1619   # Write cmd latency (cycles)
write_latency[200-]            =       225575   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       341148   # Read request latency (cycles)
read_latency[40-59]            =       147400   # Read request latency (cycles)
read_latency[60-79]            =       142886   # Read request latency (cycles)
read_latency[80-99]            =        94859   # Read request latency (cycles)
read_latency[100-119]          =        78566   # Read request latency (cycles)
read_latency[120-139]          =        68118   # Read request latency (cycles)
read_latency[140-159]          =        56934   # Read request latency (cycles)
read_latency[160-179]          =        49151   # Read request latency (cycles)
read_latency[180-199]          =        43418   # Read request latency (cycles)
read_latency[200-]             =       575964   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.15583e+09   # Write energy
read_energy                    =  6.44494e+09   # Read energy
act_energy                     =  1.01606e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.22681e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.48564e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95052e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91687e+09   # Active standby energy rank.1
average_read_latency           =      253.651   # Average read request latency (cycles)
average_interarrival           =      5.46437   # Average request interarrival latency (cycles)
total_energy                   =  2.16601e+10   # Total energy (pJ)
average_power                  =      2166.01   # Average power (mW)
average_bandwidth              =      15.6161   # Average bandwidth
