{
  "questions": [
    {
      "question": "What is the primary function of a multiplexer (MUX) in digital logic design?",
      "options": [
        "To select one of several input signals and route it to a single output.",
        "To store a single bit of data.",
        "To perform arithmetic operations like addition or subtraction.",
        "To generate a clock signal.",
        "To convert parallel data to serial data."
      ],
      "correct": 0
    },
    {
      "question": "In a multi-processor system with private caches, which of the following protocols is commonly used to maintain consistency of data across multiple caches and main memory?",
      "options": [
        "RAID (Redundant Array of Independent Disks)",
        "MESI (Modified, Exclusive, Shared, Invalid)",
        "TCP/IP (Transmission Control Protocol/Internet Protocol)",
        "UART (Universal Asynchronous Receiver-Transmitter)",
        "SPI (Serial Peripheral Interface)"
      ],
      "correct": 1
    },
    {
      "question": "During the digital IC design flow, what is the main output of the logic synthesis stage?",
      "options": [
        "A technology-independent Register Transfer Level (RTL) description.",
        "A GDSII layout file for manufacturing.",
        "An optimized, technology-mapped gate-level netlist.",
        "A set of test vectors for functional verification.",
        "A power analysis report."
      ],
      "correct": 2
    },
    {
      "question": "In a pipelined processor, a 'data hazard' occurs when an instruction needs data that has not yet been produced by a prior instruction. Which technique is most commonly employed to reduce the performance impact of such hazards without stalling the pipeline completely?",
      "options": [
        "Implementing a larger instruction cache.",
        "Increasing the clock frequency.",
        "Forwarding (or Bypassing)",
        "Using a deeper pipeline.",
        "Eliminating branch prediction."
      ],
      "correct": 2
    },
    {
      "question": "In the physical design stage of an ASIC, Clock Tree Synthesis (CTS) is a critical step. What is its primary objective?",
      "options": [
        "To reduce the total number of standard cells in the design.",
        "To optimize the power consumption of the core logic.",
        "To convert the gate-level netlist into a GDSII layout.",
        "To minimize clock skew and achieve desired clock latency at all sequential elements.",
        "To generate an optimal floorplan for the chip."
      ],
      "correct": 3
    }
  ]
}