{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:31 2024 " "Info: Processing started: Sat Dec 21 16:44:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myComputer -c myComputer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myComputer -c myComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/scan_led3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../scan_led3/scan_led3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 scan_led3 " "Info: Found entity 1: scan_led3" {  } { { "../scan_led3/scan_led3.bdf" "" { Schematic "E:/FPGA/scan_led3/scan_led3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/mux4_3_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../scan_led3/mux4_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_3_1-rtl " "Info: Found design unit 1: mux4_3_1-rtl" {  } { { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_3_1 " "Info: Found entity 1: mux4_3_1" {  } { { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/HDdecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../scan_led3/HDdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDdecoder-exa " "Info: Found design unit 1: HDdecoder-exa" {  } { { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HDdecoder " "Info: Found entity 1: HDdecoder" {  } { { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/decoder2_3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../scan_led3/decoder2_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_3 " "Info: Found entity 1: decoder2_3" {  } { { "../scan_led3/decoder2_3.bdf" "" { Schematic "E:/FPGA/scan_led3/decoder2_3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../scan_led3/counter4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../scan_led3/counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Info: Found entity 1: counter4" {  } { { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sm/sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sm/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../sm/sm.v" "" { Text "E:/FPGA/sm/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../reg_group/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../reg_group/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../psw/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../psw/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../psw/psw.v" "" { Text "E:/FPGA/psw/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../pc/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../pc/pc.v" "" { Text "E:/FPGA/pc/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux3_1/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux3_1/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../mux3_1/mux3_1.v" "" { Text "E:/FPGA/mux3_1/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mux2_1/mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../mux2_1/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ir/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ins_decode/ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ins_decode/ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../ins_decode/ins_decode.v" "" { Text "E:/FPGA/ins_decode/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../con_signal/con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../con_signal/con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "../con_signal/con_signal.v" "" { Text "E:/FPGA/con_signal/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../au/au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../au/au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myComputer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file myComputer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 myComputer " "Info: Found entity 1: myComputer" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "myComputer " "Info: Elaborating entity \"myComputer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDdecoder HDdecoder:inst16 " "Info: Elaborating entity \"HDdecoder\" for hierarchy \"HDdecoder:inst16\"" {  } { { "myComputer.bdf" "inst16" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1440 1264 1408 1632 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 7449:inst5 " "Info: Elaborating entity \"7449\" for hierarchy \"7449:inst5\"" {  } { { "myComputer.bdf" "inst5" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1464 1080 1200 1608 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7449:inst5 " "Info: Elaborated megafunction instantiation \"7449:inst5\"" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1464 1080 1200 1608 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_3_1 mux4_3_1:inst3 " "Info: Elaborating entity \"mux4_3_1\" for hierarchy \"mux4_3_1:inst3\"" {  } { { "myComputer.bdf" "inst3" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1424 800 944 1552 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "myComputer.bdf" "inst" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./FPGA.mif " "Info: Parameter \"LPM_FILE\" = \"./FPGA.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 776 1128 1256 904 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hi91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hi91 " "Info: Found entity 1: altsyncram_hi91" {  } { { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hi91 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated " "Info: Elaborating entity \"altsyncram_hi91\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst15 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst15\"" {  } { { "myComputer.bdf" "inst15" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 1400 1544 736 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst13 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst13\"" {  } { { "myComputer.bdf" "inst13" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 1208 1320 672 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst14 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst14\"" {  } { { "myComputer.bdf" "inst14" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 1024 1120 512 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst1 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst1\"" {  } { { "myComputer.bdf" "inst1" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 768 1416 1536 864 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst12 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst12\"" {  } { { "myComputer.bdf" "inst12" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1032 1464 1560 1128 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst11 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst11\"" {  } { { "myComputer.bdf" "inst11" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1048 1216 1336 1176 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst9 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst9\"" {  } { { "myComputer.bdf" "inst9" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1016 920 1040 1144 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst10 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst10\"" {  } { { "myComputer.bdf" "inst10" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1080 704 824 1176 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst8 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst8\"" {  } { { "myComputer.bdf" "inst8" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 768 688 808 896 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pc.v(10) " "Info (10264): Verilog HDL Case Statement information at pc.v(10): all case item expressions in this case statement are onehot" {  } { { "../pc/pc.v" "" { Text "E:/FPGA/pc/pc.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst7 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst7\"" {  } { { "myComputer.bdf" "inst7" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 768 920 1040 896 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:inst2 " "Info: Elaborating entity \"counter4\" for hierarchy \"counter4:inst2\"" {  } { { "myComputer.bdf" "inst2" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1280 832 928 1376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter4:inst2\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter4:inst2\|74161:inst\"" {  } { { "../scan_led3/counter4.bdf" "inst" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter4:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"counter4:inst2\|74161:inst\"" {  } { { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter4:inst2\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter4:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter4:inst2\|74161:inst\|f74161:sub counter4:inst2\|74161:inst " "Info: Elaborated megafunction instantiation \"counter4:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter4:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 56 200 320 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_3 decoder2_3:inst4 " "Info: Elaborating entity \"decoder2_3\" for hierarchy \"decoder2_3:inst4\"" {  } { { "myComputer.bdf" "inst4" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1280 1008 1168 1376 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 decoder2_3:inst4\|74139:inst " "Info: Elaborating entity \"74139\" for hierarchy \"decoder2_3:inst4\|74139:inst\"" {  } { { "../scan_led3/decoder2_3.bdf" "inst" { Schematic "E:/FPGA/scan_led3/decoder2_3.bdf" { { 104 296 416 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder2_3:inst4\|74139:inst " "Info: Elaborated megafunction instantiation \"decoder2_3:inst4\|74139:inst\"" {  } { { "../scan_led3/decoder2_3.bdf" "" { Schematic "E:/FPGA/scan_led3/decoder2_3.bdf" { { 104 296 416 264 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[5\] mux4_3_1:inst3\|dout\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[5\]\" to the node \"mux4_3_1:inst3\|dout\[1\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[1\] mux4_3_1:inst3\|dout\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[1\]\" to the node \"mux4_3_1:inst3\|dout\[1\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[7\] mux4_3_1:inst3\|dout\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[7\]\" to the node \"mux4_3_1:inst3\|dout\[3\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[3\] mux4_3_1:inst3\|dout\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[3\]\" to the node \"mux4_3_1:inst3\|dout\[3\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[4\] mux4_3_1:inst3\|dout\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[4\]\" to the node \"mux4_3_1:inst3\|dout\[0\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[0\] mux4_3_1:inst3\|dout\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[0\]\" to the node \"mux4_3_1:inst3\|dout\[0\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[6\] mux4_3_1:inst3\|dout\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[6\]\" to the node \"mux4_3_1:inst3\|dout\[2\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst22\[2\] mux4_3_1:inst3\|dout\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst22\[2\]\" to the node \"mux4_3_1:inst3\|dout\[2\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 616 688 736 648 "inst22" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[5\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[5\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[1\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[7\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[7\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[3\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[4\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[0\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[0\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[6\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[6\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst20\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst20\[2\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Info: Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Info: Implemented 214 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:36 2024 " "Info: Processing ended: Sat Dec 21 16:44:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:37 2024 " "Info: Processing started: Sat Dec 21 16:44:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off myComputer -c myComputer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off myComputer -c myComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "myComputer EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"myComputer\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkout " "Info: Destination node clkout" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clkout } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkout" } } } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1216 856 1032 1232 "clkout" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkout } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter4:inst2\|inst3  " "Info: Automatically promoted node counter4:inst2\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../scan_led3/counter4.bdf" "" { Schematic "E:/FPGA/scan_led3/counter4.bdf" { { 240 440 504 320 "inst3" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst2|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 register reg_group:inst9\|R2\[2\] 1.843 ns " "Info: Slack time is 1.843 ns between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7\" and destination register \"reg_group:inst9\|R2\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.111 ns + Largest memory register " "Info: + Largest memory to register requirement is 12.111 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst9\|R2\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns reg_group:inst9\|R2\[2\] 3 REG Unassigned 2 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.663 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 141 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 141; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.268 ns - Longest memory register " "Info: - Longest memory to register delay is 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\] 2 MEM Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.624 ns) 5.215 ns inst20\[2\]~16 3 COMB Unassigned 1 " "Info: 3: + IC(0.830 ns) + CELL(0.624 ns) = 5.215 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst20\[2\]~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.026 ns inst20\[2\]~18 4 COMB Unassigned 2 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 6.026 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst20\[2\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~16 inst20[2]~18 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.837 ns inst20\[2\]~19 5 COMB Unassigned 4 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 6.837 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'inst20\[2\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~18 inst20[2]~19 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.624 ns) 8.729 ns mux2_1:inst10\|y\[2\]~13 6 COMB Unassigned 4 " "Info: 6: + IC(1.268 ns) + CELL(0.624 ns) = 8.729 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'mux2_1:inst10\|y\[2\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { inst20[2]~19 mux2_1:inst10|y[2]~13 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.108 ns) 10.268 ns reg_group:inst9\|R2\[2\] 7 REG Unassigned 2 " "Info: 7: + IC(1.431 ns) + CELL(0.108 ns) = 10.268 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.419 ns ( 62.51 % ) " "Info: Total cell delay = 6.419 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.849 ns ( 37.49 % ) " "Info: Total interconnect delay = 3.849 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 inst20[2]~18 inst20[2]~19 mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 inst20[2]~18 inst20[2]~19 mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.268 ns memory register " "Info: Estimated most critical path is memory to register delay of 10.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7 1 MEM M4K_X23_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a2~porta_address_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\] 2 MEM M4K_X23_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.624 ns) 5.215 ns inst20\[2\]~16 3 COMB LAB_X21_Y5 1 " "Info: 3: + IC(0.830 ns) + CELL(0.624 ns) = 5.215 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'inst20\[2\]~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.026 ns inst20\[2\]~18 4 COMB LAB_X21_Y5 2 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 6.026 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'inst20\[2\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~16 inst20[2]~18 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 6.837 ns inst20\[2\]~19 5 COMB LAB_X21_Y5 4 " "Info: 5: + IC(0.160 ns) + CELL(0.651 ns) = 6.837 ns; Loc. = LAB_X21_Y5; Fanout = 4; COMB Node = 'inst20\[2\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst20[2]~18 inst20[2]~19 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.624 ns) 8.729 ns mux2_1:inst10\|y\[2\]~13 6 COMB LAB_X19_Y6 4 " "Info: 6: + IC(1.268 ns) + CELL(0.624 ns) = 8.729 ns; Loc. = LAB_X19_Y6; Fanout = 4; COMB Node = 'mux2_1:inst10\|y\[2\]~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { inst20[2]~19 mux2_1:inst10|y[2]~13 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.108 ns) 10.268 ns reg_group:inst9\|R2\[2\] 7 REG LAB_X20_Y5 2 " "Info: 7: + IC(1.431 ns) + CELL(0.108 ns) = 10.268 ns; Loc. = LAB_X20_Y5; Fanout = 2; REG Node = 'reg_group:inst9\|R2\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.419 ns ( 62.51 % ) " "Info: Total cell delay = 6.419 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.849 ns ( 37.49 % ) " "Info: Total interconnect delay = 3.849 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.268 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a2~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|q_a[2] inst20[2]~16 inst20[2]~18 inst20[2]~19 mux2_1:inst10|y[2]~13 reg_group:inst9|R2[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:39 2024 " "Info: Processing ended: Sat Dec 21 16:44:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:40 2024 " "Info: Processing started: Sat Dec 21 16:44:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off myComputer -c myComputer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off myComputer -c myComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:42 2024 " "Info: Processing ended: Sat Dec 21 16:44:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:43 2024 " "Info: Processing started: Sat Dec 21 16:44:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myComputer -c myComputer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myComputer -c myComputer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register ir:inst1\|x\[1\] memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7 1.649 ns " "Info: Slack time is 1.649 ns for clock \"clk\" between source register \"ir:inst1\|x\[1\]\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "46.08 MHz 21.702 ns " "Info: Fmax is 46.08 MHz (period= 21.702 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "12.253 ns + Largest register memory " "Info: + Largest register to memory requirement is 12.253 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "12.500 ns + " "Info: + Setup relationship between source and destination is 12.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.000 ns " "Info: + Latch edge is 25.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 12.500 ns " "Info: - Launch edge is 12.500 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 12.500 ns inverted 50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with inverted offset of 12.500 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.103 ns + Largest " "Info: + Largest clock skew is 0.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.834 ns) 2.857 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y5 1 " "Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.857 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.944 ns ( 68.04 % ) " "Info: Total cell delay = 1.944 ns ( 68.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 31.96 % ) " "Info: Total interconnect delay = 0.913 ns ( 31.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.754 ns ir:inst1\|x\[1\] 3 REG LCFF_X19_Y5_N23 12 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X19_Y5_N23; Fanout = 12; REG Node = 'ir:inst1\|x\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.604 ns - Longest register memory " "Info: - Longest register to memory delay is 10.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[1\] 1 REG LCFF_X19_Y5_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N23; Fanout = 12; REG Node = 'ir:inst1\|x\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[1] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.624 ns) 1.443 ns reg_group:inst9\|Mux1~0 2 COMB LCCOMB_X20_Y5_N10 1 " "Info: 2: + IC(0.819 ns) + CELL(0.624 ns) = 1.443 ns; Loc. = LCCOMB_X20_Y5_N10; Fanout = 1; COMB Node = 'reg_group:inst9\|Mux1~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { ir:inst1|x[1] reg_group:inst9|Mux1~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.206 ns) 3.503 ns reg_group:inst9\|Mux1~1 3 COMB LCCOMB_X19_Y6_N8 5 " "Info: 3: + IC(1.854 ns) + CELL(0.206 ns) = 3.503 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 5; COMB Node = 'reg_group:inst9\|Mux1~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { reg_group:inst9|Mux1~0 reg_group:inst9|Mux1~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 4.251 ns au:inst11\|Add0~21 4 COMB LCCOMB_X19_Y6_N12 2 " "Info: 4: + IC(0.378 ns) + CELL(0.370 ns) = 4.251 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'au:inst11\|Add0~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { reg_group:inst9|Mux1~1 au:inst11|Add0~21 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.735 ns) 6.079 ns au:inst11\|Add0~23 5 COMB LCCOMB_X18_Y5_N14 1 " "Info: 5: + IC(1.093 ns) + CELL(0.735 ns) = 6.079 ns; Loc. = LCCOMB_X18_Y5_N14; Fanout = 1; COMB Node = 'au:inst11\|Add0~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { au:inst11|Add0~21 au:inst11|Add0~23 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.585 ns au:inst11\|Add0~25 6 COMB LCCOMB_X18_Y5_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.585 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 1; COMB Node = 'au:inst11\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst11|Add0~23 au:inst11|Add0~25 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.206 ns) 7.503 ns inst20\[7\]~29 7 COMB LCCOMB_X19_Y5_N6 2 " "Info: 7: + IC(0.712 ns) + CELL(0.206 ns) = 7.503 ns; Loc. = LCCOMB_X19_Y5_N6; Fanout = 2; COMB Node = 'inst20\[7\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { au:inst11|Add0~25 inst20[7]~29 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.651 ns) 8.561 ns inst20\[7\]~30 8 COMB LCCOMB_X19_Y5_N24 4 " "Info: 8: + IC(0.407 ns) + CELL(0.651 ns) = 8.561 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 4; COMB Node = 'inst20\[7\]~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { inst20[7]~29 inst20[7]~30 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.128 ns) 10.604 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7 9 MEM M4K_X23_Y5 1 " "Info: 9: + IC(1.915 ns) + CELL(0.128 ns) = 10.604 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_hi91:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { inst20[7]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_hi91.tdf" "" { Text "E:/FPGA/myComputer/db/altsyncram_hi91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.426 ns ( 32.31 % ) " "Info: Total cell delay = 3.426 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.178 ns ( 67.69 % ) " "Info: Total interconnect delay = 7.178 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { ir:inst1|x[1] reg_group:inst9|Mux1~0 reg_group:inst9|Mux1~1 au:inst11|Add0~21 au:inst11|Add0~23 au:inst11|Add0~25 inst20[7]~29 inst20[7]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { ir:inst1|x[1] {} reg_group:inst9|Mux1~0 {} reg_group:inst9|Mux1~1 {} au:inst11|Add0~21 {} au:inst11|Add0~23 {} au:inst11|Add0~25 {} inst20[7]~29 {} inst20[7]~30 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.819ns 1.854ns 0.378ns 1.093ns 0.000ns 0.712ns 0.407ns 1.915ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.735ns 0.506ns 0.206ns 0.651ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.770ns } { 0.000ns 1.110ns 0.000ns 0.834ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[1] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { ir:inst1|x[1] reg_group:inst9|Mux1~0 reg_group:inst9|Mux1~1 au:inst11|Add0~21 au:inst11|Add0~23 au:inst11|Add0~25 inst20[7]~29 inst20[7]~30 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { ir:inst1|x[1] {} reg_group:inst9|Mux1~0 {} reg_group:inst9|Mux1~1 {} au:inst11|Add0~21 {} au:inst11|Add0~23 {} au:inst11|Add0~25 {} inst20[7]~29 {} inst20[7]~30 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_hi91:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.819ns 1.854ns 0.378ns 1.093ns 0.000ns 0.712ns 0.407ns 1.915ns } { 0.000ns 0.624ns 0.206ns 0.370ns 0.735ns 0.506ns 0.206ns 0.651ns 0.128ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register counter4:inst2\|74161:inst\|f74161:sub\|87 register counter4:inst2\|74161:inst\|f74161:sub\|87 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"counter4:inst2\|74161:inst\|f74161:sub\|87\" and destination register \"counter4:inst2\|74161:inst\|f74161:sub\|87\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst2\|74161:inst\|f74161:sub\|87 1 REG LCFF_X12_Y11_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter4:inst2\|74161:inst\|f74161:sub\|87~0 2 COMB LCCOMB_X12_Y11_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X12_Y11_N26; Fanout = 1; COMB Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { counter4:inst2|74161:inst|f74161:sub|87 counter4:inst2|74161:inst|f74161:sub|87~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns counter4:inst2\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N27 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter4:inst2|74161:inst|f74161:sub|87~0 counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 counter4:inst2|74161:inst|f74161:sub|87~0 counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 {} counter4:inst2|74161:inst|f74161:sub|87~0 {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 25.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.776 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter4:inst2\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N27 13 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.776 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.776 ns counter4:inst2\|74161:inst\|f74161:sub\|87 3 REG LCFF_X12_Y11_N27 13 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X12_Y11_N27; Fanout = 13; REG Node = 'counter4:inst2\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 63.98 % ) " "Info: Total cell delay = 1.776 ns ( 63.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.02 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 counter4:inst2|74161:inst|f74161:sub|87~0 counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter4:inst2|74161:inst|f74161:sub|87 {} counter4:inst2|74161:inst|f74161:sub|87~0 {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { clk clk~clkctrl counter4:inst2|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst2|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_group:inst9\|R3\[0\] input\[0\] clk 9.974 ns register " "Info: tsu for register \"reg_group:inst9\|R3\[0\]\" (data pin = \"input\[0\]\", clock pin = \"clk\") is 9.974 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.755 ns + Longest pin register " "Info: + Longest pin to register delay is 12.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns input\[0\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'input\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 472 624 792 488 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.594 ns) + CELL(0.616 ns) 8.154 ns inst20\[0\]~31 2 COMB LCCOMB_X19_Y5_N0 1 " "Info: 2: + IC(6.594 ns) + CELL(0.616 ns) = 8.154 ns; Loc. = LCCOMB_X19_Y5_N0; Fanout = 1; COMB Node = 'inst20\[0\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.210 ns" { input[0] inst20[0]~31 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 8.723 ns inst20\[0\]~33 3 COMB LCCOMB_X19_Y5_N4 2 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.723 ns; Loc. = LCCOMB_X19_Y5_N4; Fanout = 2; COMB Node = 'inst20\[0\]~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { inst20[0]~31 inst20[0]~33 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.624 ns) 9.715 ns inst20\[0\]~34 4 COMB LCCOMB_X19_Y5_N30 4 " "Info: 4: + IC(0.368 ns) + CELL(0.624 ns) = 9.715 ns; Loc. = LCCOMB_X19_Y5_N30; Fanout = 4; COMB Node = 'inst20\[0\]~34'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { inst20[0]~33 inst20[0]~34 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.370 ns) 10.802 ns mux2_1:inst10\|y\[0\]~9 5 COMB LCCOMB_X20_Y5_N26 4 " "Info: 5: + IC(0.717 ns) + CELL(0.370 ns) = 10.802 ns; Loc. = LCCOMB_X20_Y5_N26; Fanout = 4; COMB Node = 'mux2_1:inst10\|y\[0\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { inst20[0]~34 mux2_1:inst10|y[0]~9 } "NODE_NAME" } } { "../mux2_1/mux2_1.v" "" { Text "E:/FPGA/mux2_1/mux2_1.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.370 ns) 12.647 ns reg_group:inst9\|R3\[0\]~1 6 COMB LCCOMB_X19_Y6_N10 1 " "Info: 6: + IC(1.475 ns) + CELL(0.370 ns) = 12.647 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 1; COMB Node = 'reg_group:inst9\|R3\[0\]~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { mux2_1:inst10|y[0]~9 reg_group:inst9|R3[0]~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.755 ns reg_group:inst9\|R3\[0\] 7 REG LCFF_X19_Y6_N11 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 12.755 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'reg_group:inst9\|R3\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { reg_group:inst9|R3[0]~1 reg_group:inst9|R3[0] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.238 ns ( 25.39 % ) " "Info: Total cell delay = 3.238 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.517 ns ( 74.61 % ) " "Info: Total interconnect delay = 9.517 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.755 ns" { input[0] inst20[0]~31 inst20[0]~33 inst20[0]~34 mux2_1:inst10|y[0]~9 reg_group:inst9|R3[0]~1 reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.755 ns" { input[0] {} input[0]~combout {} inst20[0]~31 {} inst20[0]~33 {} inst20[0]~34 {} mux2_1:inst10|y[0]~9 {} reg_group:inst9|R3[0]~1 {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 6.594ns 0.363ns 0.368ns 0.717ns 1.475ns 0.000ns } { 0.000ns 0.944ns 0.616ns 0.206ns 0.624ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.741 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.741 ns reg_group:inst9\|R3\[0\] 3 REG LCFF_X19_Y6_N11 2 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X19_Y6_N11; Fanout = 2; REG Node = 'reg_group:inst9\|R3\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl reg_group:inst9|R3[0] } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.79 % ) " "Info: Total cell delay = 1.776 ns ( 64.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 35.21 % ) " "Info: Total interconnect delay = 0.965 ns ( 35.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.755 ns" { input[0] inst20[0]~31 inst20[0]~33 inst20[0]~34 mux2_1:inst10|y[0]~9 reg_group:inst9|R3[0]~1 reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.755 ns" { input[0] {} input[0]~combout {} inst20[0]~31 {} inst20[0]~33 {} inst20[0]~34 {} mux2_1:inst10|y[0]~9 {} reg_group:inst9|R3[0]~1 {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 6.594ns 0.363ns 0.368ns 0.717ns 1.475ns 0.000ns } { 0.000ns 0.944ns 0.616ns 0.206ns 0.624ns 0.370ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl reg_group:inst9|R3[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} reg_group:inst9|R3[0] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qg ir:inst1\|x\[0\] 21.998 ns register " "Info: tco from clock \"clk\" to destination pin \"qg\" through register \"ir:inst1\|x\[0\]\" is 21.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.754 ns ir:inst1\|x\[0\] 3 REG LCFF_X19_Y5_N13 12 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X19_Y5_N13; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.940 ns + Longest register pin " "Info: + Longest register to pin delay is 18.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst1\|x\[0\] 1 REG LCFF_X19_Y5_N13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y5_N13; Fanout = 12; REG Node = 'ir:inst1\|x\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir:inst1|x[0] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.366 ns) 1.540 ns reg_group:inst9\|Mux7~0 2 COMB LCCOMB_X17_Y5_N2 1 " "Info: 2: + IC(1.174 ns) + CELL(0.366 ns) = 1.540 ns; Loc. = LCCOMB_X17_Y5_N2; Fanout = 1; COMB Node = 'reg_group:inst9\|Mux7~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { ir:inst1|x[0] reg_group:inst9|Mux7~0 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.651 ns) 2.894 ns reg_group:inst9\|Mux7~1 3 COMB LCCOMB_X18_Y5_N28 5 " "Info: 3: + IC(0.703 ns) + CELL(0.651 ns) = 2.894 ns; Loc. = LCCOMB_X18_Y5_N28; Fanout = 5; COMB Node = 'reg_group:inst9\|Mux7~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { reg_group:inst9|Mux7~0 reg_group:inst9|Mux7~1 } "NODE_NAME" } } { "../reg_group/reg_group.v" "" { Text "E:/FPGA/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.623 ns) 3.895 ns au:inst11\|Add0~2 4 COMB LCCOMB_X18_Y5_N30 2 " "Info: 4: + IC(0.378 ns) + CELL(0.623 ns) = 3.895 ns; Loc. = LCCOMB_X18_Y5_N30; Fanout = 2; COMB Node = 'au:inst11\|Add0~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { reg_group:inst9|Mux7~1 au:inst11|Add0~2 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.596 ns) 4.863 ns au:inst11\|Add0~6 5 COMB LCCOMB_X18_Y5_N2 2 " "Info: 5: + IC(0.372 ns) + CELL(0.596 ns) = 4.863 ns; Loc. = LCCOMB_X18_Y5_N2; Fanout = 2; COMB Node = 'au:inst11\|Add0~6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { au:inst11|Add0~2 au:inst11|Add0~6 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.949 ns au:inst11\|Add0~8 6 COMB LCCOMB_X18_Y5_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.949 ns; Loc. = LCCOMB_X18_Y5_N4; Fanout = 2; COMB Node = 'au:inst11\|Add0~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst11|Add0~6 au:inst11|Add0~8 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.035 ns au:inst11\|Add0~14 7 COMB LCCOMB_X18_Y5_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.035 ns; Loc. = LCCOMB_X18_Y5_N6; Fanout = 2; COMB Node = 'au:inst11\|Add0~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst11|Add0~8 au:inst11|Add0~14 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.121 ns au:inst11\|Add0~16 8 COMB LCCOMB_X18_Y5_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.121 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 2; COMB Node = 'au:inst11\|Add0~16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { au:inst11|Add0~14 au:inst11|Add0~16 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.627 ns au:inst11\|Add0~17 9 COMB LCCOMB_X18_Y5_N10 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 5.627 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 1; COMB Node = 'au:inst11\|Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { au:inst11|Add0~16 au:inst11|Add0~17 } "NODE_NAME" } } { "../au/au.v" "" { Text "E:/FPGA/au/au.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.370 ns) 7.019 ns inst20\[4\]~36 10 COMB LCCOMB_X22_Y5_N18 1 " "Info: 10: + IC(1.022 ns) + CELL(0.370 ns) = 7.019 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 1; COMB Node = 'inst20\[4\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { au:inst11|Add0~17 inst20[4]~36 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 7.585 ns inst20\[4\]~37 11 COMB LCCOMB_X22_Y5_N28 2 " "Info: 11: + IC(0.360 ns) + CELL(0.206 ns) = 7.585 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 2; COMB Node = 'inst20\[4\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst20[4]~36 inst20[4]~37 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.159 ns inst20\[4\]~38 12 COMB LCCOMB_X22_Y5_N16 4 " "Info: 12: + IC(0.368 ns) + CELL(0.206 ns) = 8.159 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 4; COMB Node = 'inst20\[4\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst20[4]~37 inst20[4]~38 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.370 ns) 10.369 ns mux4_3_1:inst3\|dout\[0\]~14 13 COMB LCCOMB_X20_Y7_N30 1 " "Info: 13: + IC(1.840 ns) + CELL(0.370 ns) = 10.369 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 1; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { inst20[4]~38 mux4_3_1:inst3|dout[0]~14 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.624 ns) 11.409 ns mux4_3_1:inst3\|dout\[0\]~15 14 COMB LCCOMB_X20_Y7_N0 7 " "Info: 14: + IC(0.416 ns) + CELL(0.624 ns) = 11.409 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 7; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.624 ns) 12.452 ns HDdecoder:inst16\|Mux6~0 15 COMB LCCOMB_X20_Y7_N22 1 " "Info: 15: + IC(0.419 ns) + CELL(0.624 ns) = 12.452 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'HDdecoder:inst16\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 } "NODE_NAME" } } { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.536 ns) 18.940 ns qg 16 PIN PIN_141 0 " "Info: 16: + IC(2.952 ns) + CELL(3.536 ns) = 18.940 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1568 1544 1720 1584 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.936 ns ( 47.18 % ) " "Info: Total cell delay = 8.936 ns ( 47.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.004 ns ( 52.82 % ) " "Info: Total interconnect delay = 10.004 ns ( 52.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.940 ns" { ir:inst1|x[0] reg_group:inst9|Mux7~0 reg_group:inst9|Mux7~1 au:inst11|Add0~2 au:inst11|Add0~6 au:inst11|Add0~8 au:inst11|Add0~14 au:inst11|Add0~16 au:inst11|Add0~17 inst20[4]~36 inst20[4]~37 inst20[4]~38 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.940 ns" { ir:inst1|x[0] {} reg_group:inst9|Mux7~0 {} reg_group:inst9|Mux7~1 {} au:inst11|Add0~2 {} au:inst11|Add0~6 {} au:inst11|Add0~8 {} au:inst11|Add0~14 {} au:inst11|Add0~16 {} au:inst11|Add0~17 {} inst20[4]~36 {} inst20[4]~37 {} inst20[4]~38 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} HDdecoder:inst16|Mux6~0 {} qg {} } { 0.000ns 1.174ns 0.703ns 0.378ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 0.360ns 0.368ns 1.840ns 0.416ns 0.419ns 2.952ns } { 0.000ns 0.366ns 0.651ns 0.623ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.624ns 0.624ns 3.536ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[0] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.940 ns" { ir:inst1|x[0] reg_group:inst9|Mux7~0 reg_group:inst9|Mux7~1 au:inst11|Add0~2 au:inst11|Add0~6 au:inst11|Add0~8 au:inst11|Add0~14 au:inst11|Add0~16 au:inst11|Add0~17 inst20[4]~36 inst20[4]~37 inst20[4]~38 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.940 ns" { ir:inst1|x[0] {} reg_group:inst9|Mux7~0 {} reg_group:inst9|Mux7~1 {} au:inst11|Add0~2 {} au:inst11|Add0~6 {} au:inst11|Add0~8 {} au:inst11|Add0~14 {} au:inst11|Add0~16 {} au:inst11|Add0~17 {} inst20[4]~36 {} inst20[4]~37 {} inst20[4]~38 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} HDdecoder:inst16|Mux6~0 {} qg {} } { 0.000ns 1.174ns 0.703ns 0.378ns 0.372ns 0.000ns 0.000ns 0.000ns 0.000ns 1.022ns 0.360ns 0.368ns 1.840ns 0.416ns 0.419ns 2.952ns } { 0.000ns 0.366ns 0.651ns 0.623ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.624ns 0.624ns 3.536ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[4\] qg 20.229 ns Longest " "Info: Longest tpd from source pin \"input\[4\]\" to destination pin \"qg\" is 20.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns input\[4\] 1 PIN PIN_67 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 1; PIN Node = 'input\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 472 624 792 488 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.549 ns) + CELL(0.651 ns) 8.134 ns inst20\[4\]~35 2 COMB LCCOMB_X22_Y5_N24 1 " "Info: 2: + IC(6.549 ns) + CELL(0.651 ns) = 8.134 ns; Loc. = LCCOMB_X22_Y5_N24; Fanout = 1; COMB Node = 'inst20\[4\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { input[4] inst20[4]~35 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.366 ns) 8.874 ns inst20\[4\]~37 3 COMB LCCOMB_X22_Y5_N28 2 " "Info: 3: + IC(0.374 ns) + CELL(0.366 ns) = 8.874 ns; Loc. = LCCOMB_X22_Y5_N28; Fanout = 2; COMB Node = 'inst20\[4\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { inst20[4]~35 inst20[4]~37 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 9.448 ns inst20\[4\]~38 4 COMB LCCOMB_X22_Y5_N16 4 " "Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 9.448 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 4; COMB Node = 'inst20\[4\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst20[4]~37 inst20[4]~38 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.370 ns) 11.658 ns mux4_3_1:inst3\|dout\[0\]~14 5 COMB LCCOMB_X20_Y7_N30 1 " "Info: 5: + IC(1.840 ns) + CELL(0.370 ns) = 11.658 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 1; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { inst20[4]~38 mux4_3_1:inst3|dout[0]~14 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.624 ns) 12.698 ns mux4_3_1:inst3\|dout\[0\]~15 6 COMB LCCOMB_X20_Y7_N0 7 " "Info: 6: + IC(0.416 ns) + CELL(0.624 ns) = 12.698 ns; Loc. = LCCOMB_X20_Y7_N0; Fanout = 7; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 } "NODE_NAME" } } { "../scan_led3/mux4_3_1.vhd" "" { Text "E:/FPGA/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.624 ns) 13.741 ns HDdecoder:inst16\|Mux6~0 7 COMB LCCOMB_X20_Y7_N22 1 " "Info: 7: + IC(0.419 ns) + CELL(0.624 ns) = 13.741 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'HDdecoder:inst16\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 } "NODE_NAME" } } { "../scan_led3/HDdecoder.vhd" "" { Text "E:/FPGA/scan_led3/HDdecoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.536 ns) 20.229 ns qg 8 PIN PIN_141 0 " "Info: 8: + IC(2.952 ns) + CELL(3.536 ns) = 20.229 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 1568 1544 1720 1584 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.311 ns ( 36.14 % ) " "Info: Total cell delay = 7.311 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.918 ns ( 63.86 % ) " "Info: Total interconnect delay = 12.918 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.229 ns" { input[4] inst20[4]~35 inst20[4]~37 inst20[4]~38 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 HDdecoder:inst16|Mux6~0 qg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "20.229 ns" { input[4] {} input[4]~combout {} inst20[4]~35 {} inst20[4]~37 {} inst20[4]~38 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} HDdecoder:inst16|Mux6~0 {} qg {} } { 0.000ns 0.000ns 6.549ns 0.374ns 0.368ns 1.840ns 0.416ns 0.419ns 2.952ns } { 0.000ns 0.934ns 0.651ns 0.366ns 0.206ns 0.370ns 0.624ns 0.624ns 3.536ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst1\|x\[7\] input\[7\] clk -5.831 ns register " "Info: th for register \"ir:inst1\|x\[7\]\" (data pin = \"input\[7\]\", clock pin = \"clk\") is -5.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 78 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 78; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 416 624 792 432 "clk" "" } { 432 1000 1024 448 "clk" "" } { 784 664 688 800 "clk" "" } { 800 1088 1128 816 "clk" "" } { 1032 888 920 1048 "clk" "" } { 1048 1432 1464 1064 "clk" "" } { 784 1376 1416 800 "clk" "" } { 408 792 832 424 "clk" "" } { 1296 736 808 1312 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.754 ns ir:inst1\|x\[7\] 3 REG LCFF_X19_Y5_N25 14 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 14; REG Node = 'ir:inst1\|x\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl ir:inst1|x[7] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.49 % ) " "Info: Total cell delay = 1.776 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.51 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.891 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns input\[7\] 1 PIN PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; PIN Node = 'input\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 472 624 792 488 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.865 ns) + CELL(0.206 ns) 8.035 ns inst20\[7\]~28 2 COMB LCCOMB_X19_Y5_N20 2 " "Info: 2: + IC(6.865 ns) + CELL(0.206 ns) = 8.035 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 2; COMB Node = 'inst20\[7\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { input[7] inst20[7]~28 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 8.783 ns inst20\[7\]~30 3 COMB LCCOMB_X19_Y5_N24 4 " "Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 8.783 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 4; COMB Node = 'inst20\[7\]~30'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { inst20[7]~28 inst20[7]~30 } "NODE_NAME" } } { "myComputer.bdf" "" { Schematic "E:/FPGA/myComputer/myComputer.bdf" { { 464 848 896 496 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.891 ns ir:inst1\|x\[7\] 4 REG LCFF_X19_Y5_N25 14 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.891 ns; Loc. = LCFF_X19_Y5_N25; Fanout = 14; REG Node = 'ir:inst1\|x\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst20[7]~30 ir:inst1|x[7] } "NODE_NAME" } } { "../ir/ir.v" "" { Text "E:/FPGA/ir/ir.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.648 ns ( 18.54 % ) " "Info: Total cell delay = 1.648 ns ( 18.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.243 ns ( 81.46 % ) " "Info: Total interconnect delay = 7.243 ns ( 81.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.891 ns" { input[7] inst20[7]~28 inst20[7]~30 ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.891 ns" { input[7] {} input[7]~combout {} inst20[7]~28 {} inst20[7]~30 {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 6.865ns 0.378ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.891 ns" { input[7] inst20[7]~28 inst20[7]~30 ir:inst1|x[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.891 ns" { input[7] {} input[7]~combout {} inst20[7]~28 {} inst20[7]~30 {} ir:inst1|x[7] {} } { 0.000ns 0.000ns 6.865ns 0.378ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:44 2024 " "Info: Processing ended: Sat Dec 21 16:44:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 16:44:45 2024 " "Info: Processing started: Sat Dec 21 16:44:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off myComputer -c myComputer " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off myComputer -c myComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "myComputer.vo myComputer_v.sdo E:/FPGA/myComputer/simulation/modelsim/ simulation " "Info: Generated files \"myComputer.vo\" and \"myComputer_v.sdo\" in directory \"E:/FPGA/myComputer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 16:44:46 2024 " "Info: Processing ended: Sat Dec 21 16:44:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
