Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 15 10:25:50 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.118    -1480.930                    543                12559        0.053        0.000                      0                12559        1.845        0.000                       0                  4620  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.118    -1480.930                    543                 8239        0.067        0.000                      0                 8239        3.020        0.000                       0                  3032  
clk_fpga_0                                             1.301        0.000                      0                 4186        0.053        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.041        0.000                      0                  542        0.152        0.000                      0                  542  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.667        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          543  Failing Endpoints,  Worst Slack       -5.118ns,  Total Violation    -1480.930ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.118ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.850ns  (logic 7.304ns (56.840%)  route 5.546ns (43.160%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.099    17.192    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.316 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.376    17.692    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-29]
    SLICE_X21Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X21Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_1/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X21Y54         FDRE (Setup_fdre_C_D)       -0.040    12.574    system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                 -5.118    

Slack (VIOLATED) :        -5.114ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 7.304ns (56.866%)  route 5.540ns (43.134%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.099    17.192    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.316 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.371    17.686    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-29]
    SLICE_X19Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X19Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_3/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X19Y56         FDRE (Setup_fdre_C_D)       -0.043    12.572    system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                 -5.114    

Slack (VIOLATED) :        -5.113ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 7.304ns (57.092%)  route 5.489ns (42.908%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.099    17.192    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.316 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.320    17.635    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-29]
    SLICE_X17Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y54         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X17Y54         FDRE (Setup_fdre_C_D)       -0.093    12.522    system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                         -17.635    
  -------------------------------------------------------------------
                         slack                                 -5.113    

Slack (VIOLATED) :        -5.111ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.839ns  (logic 7.304ns (56.891%)  route 5.535ns (43.109%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          1.099    17.192    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X19Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.316 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15/O
                         net (fo=4, routed)           0.365    17.681    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-29]
    SLICE_X20Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X20Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2/C
                         clock pessimism              0.249    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X20Y55         FDRE (Setup_fdre_C_D)       -0.045    12.569    system_i/biquadFilter/biquadFilter_0/inst/arg_i_15_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -17.681    
  -------------------------------------------------------------------
                         slack                                 -5.111    

Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.839ns  (logic 7.304ns (56.888%)  route 5.535ns (43.112%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.823    16.915    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.039 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.642    17.681    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-9]
    SLICE_X15Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y57         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-9]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)       -0.040    12.575    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -17.681    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -5.098ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.810ns  (logic 7.304ns (57.016%)  route 5.506ns (42.984%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.788    16.880    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.004 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18/O
                         net (fo=5, routed)           0.648    17.653    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-11]
    SLICE_X14Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_1/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)       -0.062    12.554    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -17.653    
  -------------------------------------------------------------------
                         slack                                 -5.098    

Slack (VIOLATED) :        -5.088ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.769ns  (logic 7.304ns (57.199%)  route 5.465ns (42.801%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.788    16.880    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.004 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18/O
                         net (fo=5, routed)           0.607    17.612    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-11]
    SLICE_X15Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_3/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X15Y53         FDRE (Setup_fdre_C_D)       -0.093    12.523    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -17.612    
  -------------------------------------------------------------------
                         slack                                 -5.088    

Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 7.304ns (57.460%)  route 5.407ns (42.540%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.876    15.794    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.100 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          0.709    16.809    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.933 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21/O
                         net (fo=4, routed)           0.620    17.554    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-14]
    SLICE_X19Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X19Y55         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)       -0.092    12.523    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_21_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -17.554    
  -------------------------------------------------------------------
                         slack                                 -5.030    

Slack (VIOLATED) :        -5.013ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.726ns  (logic 7.304ns (57.396%)  route 5.422ns (42.604%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.828    16.920    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.044 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3/O
                         net (fo=5, routed)           0.524    17.568    system_i/biquadFilter/biquadFilter_0/inst/resize__0[4]
    SLICE_X15Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[4]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X15Y56         FDRE (Setup_fdre_C_D)       -0.062    12.554    system_i/biquadFilter/biquadFilter_0/inst/output1_sf_reg[4]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 -5.013    

Slack (VIOLATED) :        -5.010ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.690ns  (logic 7.304ns (57.559%)  route 5.386ns (42.441%))
  Logic Levels:           24  (CARRY4=17 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.681     4.842    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.443     5.803    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_105
    SLICE_X9Y46          LUT2 (Prop_lut2_I0_O)        0.124     5.927 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.927    system_i/biquadFilter/biquadFilter_0/inst/i__carry_i_3_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.477 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.477    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.811 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.773     7.584    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-38]
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.887 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.887    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.420 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.420    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.743 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.564     9.307    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X11Y46         LUT2 (Prop_lut2_I0_O)        0.306     9.613 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.613    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.145 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.145    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.479 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.801    11.281    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X13Y45         LUT2 (Prop_lut2_I0_O)        0.303    11.584 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.584    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.134 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.134    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.248 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.248    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.362    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.476 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.476    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.590 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/CO[3]
                         net (fo=1, routed)           0.001    12.590    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.812 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__7/O[0]
                         net (fo=2, routed)           0.620    13.432    system_i/biquadFilter/biquadFilter_0/inst/resize[49]
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.299    13.731 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4/O
                         net (fo=1, routed)           0.000    13.731    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__7_i_4_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.244 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.244    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.361 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.361    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.478 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.478    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.595 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.595    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.918 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=4, routed)           0.869    15.786    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.306    16.092 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_20/O
                         net (fo=37, routed)          0.828    16.920    system_i/biquadFilter/biquadFilter_0/inst/arg_i_20_n_0
    SLICE_X15Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.044 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3/O
                         net (fo=5, routed)           0.488    17.532    system_i/biquadFilter/biquadFilter_0/inst/resize__0[4]
    SLICE_X15Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.491    12.403    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y56         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_1/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X15Y56         FDRE (Setup_fdre_C_D)       -0.095    12.521    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.521    
                         arrival time                         -17.532    
  -------------------------------------------------------------------
                         slack                                 -5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[39]_srl4___inst_nextNumber_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.558     1.613    system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X13Y30         FDSE                                         r  system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDSE (Prop_fdse_C_Q)         0.141     1.754 r  system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[7]/Q
                         net (fo=1, routed)           0.056     1.810    system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/p_55_in
    SLICE_X12Y30         SRL16E                                       r  system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[39]_srl4___inst_nextNumber_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.824     1.970    system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X12Y30         SRL16E                                       r  system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[39]_srl4___inst_nextNumber_reg_r_2/CLK
                         clock pessimism             -0.344     1.626    
    SLICE_X12Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.743    system_i/AWGN/addressSelector_3/LF_LFSR_8bit_0/inst/nextNumber_reg[39]_srl4___inst_nextNumber_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.262%)  route 0.198ns (46.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.557     1.612    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X23Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y12         FDRE (Prop_fdre_C_Q)         0.128     1.740 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]/Q
                         net (fo=4, routed)           0.198     1.938    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/p_0_in
    SLICE_X21Y12         LUT4 (Prop_lut4_I1_O)        0.098     2.036 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber[1]_i_1/O
                         net (fo=1, routed)           0.000     2.036    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/p_63_out[62]
    SLICE_X21Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.826     1.972    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X21Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[1]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X21Y12         FDRE (Hold_fdre_C_D)         0.091     1.968    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.211%)  route 0.259ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.559     1.614    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X14Y13         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDSE (Prop_fdse_C_Q)         0.141     1.755 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[56]/Q
                         net (fo=2, routed)           0.259     2.015    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/p_2_in3_in
    SLICE_X23Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.824     1.970    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X23Y12         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]/C
                         clock pessimism             -0.095     1.875    
    SLICE_X23Y12         FDRE (Hold_fdre_C_D)         0.071     1.946    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[56]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/randomNumber_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.420%)  route 0.233ns (64.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.547     1.602    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X23Y24         FDSE                                         r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDSE (Prop_fdse_C_Q)         0.128     1.730 r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[56]/Q
                         net (fo=5, routed)           0.233     1.964    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/p_6_in
    SLICE_X19Y19         FDRE                                         r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/randomNumber_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.821     1.967    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/clk_i
    SLICE_X19Y19         FDRE                                         r  system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/randomNumber_reg[0]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X19Y19         FDRE (Hold_fdre_C_D)         0.017     1.889    system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/randomNumber_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.286%)  route 0.235ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.556     1.611    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X21Y13         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDSE (Prop_fdse_C_Q)         0.128     1.739 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[9]/Q
                         net (fo=1, routed)           0.235     1.974    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/p_53_in
    SLICE_X22Y13         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.823     1.969    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/clk_i
    SLICE_X22Y13         FDRE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[13]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.010     1.884    system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.274ns (59.476%)  route 0.187ns (40.524%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.553     1.608    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X16Y22         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-23]/Q
                         net (fo=1, routed)           0.187     1.959    system_i/AWGN/boxMullerAdder_0/inst/r[-23]
    SLICE_X22Y21         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf[-22]_i_5/O
                         net (fo=1, routed)           0.000     2.004    system_i/AWGN/boxMullerAdder_0/inst/output_sf[-22]_i_5_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.069 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-22]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.069    system_i/AWGN/boxMullerAdder_0/inst/arg[5]
    SLICE_X22Y21         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.816     1.962    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X22Y21         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-24]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.105     1.972    system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-24]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.272ns (59.299%)  route 0.187ns (40.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.553     1.608    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X16Y27         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-1]/Q
                         net (fo=1, routed)           0.187     1.959    system_i/AWGN/boxMullerAdder_0/inst/r[-1]
    SLICE_X22Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf[-2]_i_3/O
                         net (fo=1, routed)           0.000     2.004    system_i/AWGN/boxMullerAdder_0/inst/output_sf[-2]_i_3_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.067 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-2]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.067    system_i/AWGN/boxMullerAdder_0/inst/arg[27]
    SLICE_X22Y26         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.813     1.959    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X22Y26         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-2]/C
                         clock pessimism             -0.095     1.864    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)         0.105     1.969    system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[41]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[49]_srl2___inst_nextNumber_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.585     1.640    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/clk_i
    SLICE_X3Y3           FDSE                                         r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDSE (Prop_fdse_C_Q)         0.141     1.781 r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[41]/Q
                         net (fo=1, routed)           0.174     1.955    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/p_21_in
    SLICE_X0Y3           SRL16E                                       r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[49]_srl2___inst_nextNumber_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.851     1.997    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/clk_i
    SLICE_X0Y3           SRL16E                                       r  system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[49]_srl2___inst_nextNumber_reg_r_0/CLK
                         clock pessimism             -0.324     1.673    
    SLICE_X0Y3           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.856    system_i/AWGN/addressSelector_2/LF_LFSR_4bit_2/inst/nextNumber_reg[49]_srl2___inst_nextNumber_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.272ns (58.504%)  route 0.193ns (41.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.553     1.608    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X16Y22         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/AWGN/boxMullerAdder_0/inst/input_3_sf_reg[-25]/Q
                         net (fo=1, routed)           0.193     1.965    system_i/AWGN/boxMullerAdder_0/inst/r[-25]
    SLICE_X22Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.010 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf[-26]_i_3/O
                         net (fo=1, routed)           0.000     2.010    system_i/AWGN/boxMullerAdder_0/inst/output_sf[-26]_i_3_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.073 r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-26]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.073    system_i/AWGN/boxMullerAdder_0/inst/arg[3]
    SLICE_X22Y20         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.817     1.963    system_i/AWGN/boxMullerAdder_0/inst/clk_i
    SLICE_X22Y20         FDRE                                         r  system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-26]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.105     1.973    system_i/AWGN/boxMullerAdder_0/inst/output_sf_reg[-26]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.584     1.639    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X41Y19         FDSE                                         r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDSE (Prop_fdse_C_Q)         0.141     1.780 r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[4]/Q
                         net (fo=1, routed)           0.115     1.895    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/p_58_in
    SLICE_X38Y19         SRL16E                                       r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.849     1.995    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/clk_i
    SLICE_X38Y19         SRL16E                                       r  system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_4/CLK
                         clock pessimism             -0.324     1.671    
    SLICE_X38Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.788    system_i/AWGN/addressSelector/LF_LFSR_4bit_1/inst/nextNumber_reg[12]_srl2___inst_nextNumber_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y13    system_i/AWGN/gainWhite_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y11    system_i/AWGN/gainWhite_0/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y15    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y18    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y14    system_i/biquadFilter/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y27    system_i/SignalGenerator/outputCalibration_B/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y17    system_i/biquadFilter/biquadFilter_0/inst/arg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y21    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y25    system_i/SignalGenerator/outputCalibration_B/inst/output_sf_reg/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y14   system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[22]_srl2___inst_nextNumber_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y14   system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[37]_srl4____inst_nextNumber_reg_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y14   system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[40]_srl3____inst_nextNumber_reg_s_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X42Y14   system_i/AWGN/addressSelector/LF_LFSR_4bit_3/inst/nextNumber_reg[7]_srl2___inst_nextNumber_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y21   system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[14]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y21   system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[15]_srl2___inst_nextNumber_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y21   system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[40]_srl4___inst_nextNumber_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X28Y21   system_i/AWGN/addressSelector/LF_LFSR_8bit_0/inst/nextNumber_reg[43]_srl5___inst_nextNumber_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y21   system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[14]_srl2____inst_nextNumber_reg_s_3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y21   system_i/AWGN/addressSelector_1/LF_LFSR_8bit_0/inst/nextNumber_reg[35]_srl3___inst_nextNumber_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y11   system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[50]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y11   system_i/AWGN/addressSelector/LF_LFSR_4bit_0/inst/nextNumber_reg[6]_srl2___inst_nextNumber_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y8    system_i/AWGN/addressSelector/LF_LFSR_4bit_2/inst/nextNumber_reg[14]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y8    system_i/AWGN/addressSelector/LF_LFSR_4bit_2/inst/nextNumber_reg[51]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y20    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y20    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[13]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y20    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[28]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y20    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[28]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y20    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[39]_srl2____inst_nextNumber_reg_s_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y20    system_i/AWGN/addressSelector_1/LF_LFSR_4bit_0/inst/nextNumber_reg[39]_srl2____inst_nextNumber_reg_s_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.450ns (23.120%)  route 4.822ns (76.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          4.822     9.344    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X25Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.687    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X25Y43         FDRE (Setup_fdre_C_D)       -0.047    10.645    system_i/PS7/axi_cfg_register_0/inst/WORDS[5].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[17].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[17].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[17].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[18].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[18].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[18].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[18].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[19].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[19].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[19].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[21].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[21].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[21].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[23].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 0.580ns (9.805%)  route 5.336ns (90.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.056     8.936    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[23].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[23].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X22Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[23].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.580ns (9.812%)  route 5.331ns (90.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.712     3.020    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.279     4.755    system_i/PS7/axi_cfg_register_0/inst/aresetn
    SLICE_X4Y44          LUT1 (Prop_lut1_I0_O)        0.124     4.879 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[31].BITS[31].FDRE_inst_i_1/O
                         net (fo=1056, routed)        4.052     8.931    system_i/PS7/axi_cfg_register_0/inst/p_4_in
    SLICE_X23Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst/C
                         clock pessimism              0.116    10.802    
                         clock uncertainty           -0.125    10.677    
    SLICE_X23Y41         FDRE (Setup_fdre_C_R)       -0.429    10.248    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -8.931    
  -------------------------------------------------------------------
                         slack                                  1.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.309%)  route 0.182ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.182     1.232    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.849     1.219    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.132%)  route 0.183ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.183     1.234    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.572%)  route 0.279ns (66.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X1Y55          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.279     1.342    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X3Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y44          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.075     1.269    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.166    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.068    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.183ns (38.468%)  route 0.293ns (61.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.293     1.358    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.042     1.400 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.400    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[7]_i_1__1_n_0
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.107     1.302    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[31]/Q
                         net (fo=1, routed)           0.167     1.234    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X4Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y47          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.565     0.906    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X6Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.148 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.148    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X6Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.833     1.203    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.120     1.039    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.581     0.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y36          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.120     1.182    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X0Y36          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.846     1.216    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y36          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.262     0.954    
    SLICE_X0Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.849     1.219    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.053    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X21Y39   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X22Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X23Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X6Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__10_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 6.148ns (66.717%)  route 3.067ns (33.283%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.670     2.978    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.419     3.397 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           1.035     4.432    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     8.643 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.645    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518    10.163 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[27]
                         net (fo=1, routed)           2.030    12.193    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__10_i_4_psdsp_n
    SLICE_X10Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__10_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.508    12.420    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y49         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__10_i_4_psdsp/C
                         clock pessimism              0.000    12.420    
                         clock uncertainty           -0.125    12.295    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)       -0.061    12.234    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__10_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 6.148ns (67.321%)  route 2.984ns (32.679%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[9].FDRE_inst/Q
                         net (fo=3, routed)           1.361     4.761    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[9]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     8.972 r  system_i/biquadFilter/biquadFilter_0/inst/arg__2/PCOUT[47]
                         net (fo=1, routed)           0.002     8.974    system_i/biquadFilter/biquadFilter_0/inst/arg__2_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    10.492 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[32]
                         net (fo=1, routed)           1.622    12.113    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_psdsp_n
    SLICE_X9Y54          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y54          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_psdsp/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.105    12.179    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 6.010ns (65.903%)  route 3.110ns (34.097%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 12.419 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.681     2.989    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[8].FDRE_inst/Q
                         net (fo=3, routed)           1.554     4.999    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[8]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.035 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.037    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    10.555 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[8]
                         net (fo=1, routed)           1.554    12.109    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_3_psdsp_n
    SLICE_X9Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.507    12.419    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y46          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_3_psdsp/C
                         clock pessimism              0.000    12.419    
                         clock uncertainty           -0.125    12.294    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.101    12.193    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__1_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.148ns (67.660%)  route 2.939ns (32.340%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.670     2.978    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.419     3.397 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           1.035     4.432    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     8.643 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.645    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.163 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[20]
                         net (fo=1, routed)           1.902    12.065    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_2_psdsp_n
    SLICE_X11Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X11Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_2_psdsp/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)       -0.105    12.179    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 6.148ns (67.472%)  route 2.964ns (32.528%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.670     2.978    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.419     3.397 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           1.035     4.432    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     8.643 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.645    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    10.163 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[6]
                         net (fo=1, routed)           1.927    12.090    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_4_psdsp_n
    SLICE_X10Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.498    12.410    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_4_psdsp/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.072    12.213    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__6_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.148ns (67.760%)  route 2.925ns (32.240%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.670     2.978    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.419     3.397 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           1.035     4.432    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     8.643 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.645    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    10.163 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[11]
                         net (fo=1, routed)           1.889    12.051    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__6_i_3_psdsp_n
    SLICE_X10Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__6_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.498    12.410    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y51         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__6_i_3_psdsp/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)       -0.063    12.222    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__6_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[30].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 5.825ns (64.341%)  route 3.228ns (35.659%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[30].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[30].FDRE_inst/Q
                         net (fo=3, routed)           1.482     4.919    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[30]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     8.770 r  system_i/biquadFilter/biquadFilter_0/inst/arg__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.772    system_i/biquadFilter/biquadFilter_0/inst/arg__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    10.290 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[10]
                         net (fo=1, routed)           1.744    12.034    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp_n_1
    SLICE_X10Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y53         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp_1/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)       -0.071    12.213    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_4_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.213    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 6.148ns (67.774%)  route 2.923ns (32.226%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.670     2.978    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.419     3.397 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[3].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           1.035     4.432    system_i/biquadFilter/biquadFilter_0/inst/gain_b0[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.211     8.643 r  system_i/biquadFilter/biquadFilter_0/inst/arg__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.645    system_i/biquadFilter/biquadFilter_0/inst/arg__3_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.163 r  system_i/biquadFilter/biquadFilter_0/inst/x0_sf_reg/P[9]
                         net (fo=1, routed)           1.887    12.049    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp_n
    SLICE_X10Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.498    12.410    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X10Y50         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp/C
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.054    12.231    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__5_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -12.049    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__8_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 6.021ns (66.857%)  route 2.985ns (33.143%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X20Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[31].FDRE_inst/Q
                         net (fo=9, routed)           1.555     5.014    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[31]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.025     9.039 r  system_i/biquadFilter/biquadFilter_0/inst/arg/PCOUT[47]
                         net (fo=1, routed)           0.002     9.041    system_i/biquadFilter/biquadFilter_0/inst/arg_n_106
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    10.559 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[21]
                         net (fo=1, routed)           1.427    11.987    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__8_i_1_psdsp_n_1
    SLICE_X9Y54          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__8_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y54          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__8_i_1_psdsp_1/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.102    12.182    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__8_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 6.010ns (66.738%)  route 2.995ns (33.262%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.681     2.989    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[8].FDRE_inst/Q
                         net (fo=3, routed)           1.554     4.999    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[8]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036     9.035 r  system_i/biquadFilter/biquadFilter_0/inst/arg__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.037    system_i/biquadFilter/biquadFilter_0/inst/arg__0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.555 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[3]
                         net (fo=1, routed)           1.440    11.994    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_4_psdsp_n
    SLICE_X9Y47          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.508    12.420    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y47          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_4_psdsp/C
                         clock pessimism              0.000    12.420    
                         clock uncertainty           -0.125    12.295    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)       -0.105    12.190    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.712ns (49.729%)  route 0.720ns (50.271%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[22])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[22]
                         net (fo=1, routed)           0.224     2.333    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_1_psdsp_n
    SLICE_X6Y51          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y51          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_1_psdsp/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.076     2.181    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.712ns (49.666%)  route 0.722ns (50.334%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[28])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[28]
                         net (fo=1, routed)           0.226     2.335    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_3_psdsp_n
    SLICE_X6Y53          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.833     1.979    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y53          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_3_psdsp/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.063     2.167    system_i/biquadFilter/biquadFilter_0/inst/i__carry__6_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__12_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.712ns (48.823%)  route 0.746ns (51.177%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/Q
                         net (fo=3, routed)           0.558     1.599    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[19]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[2]_P[35])
                                                      0.571     2.170 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[35]
                         net (fo=1, routed)           0.189     2.359    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__12_i_1_psdsp_n
    SLICE_X8Y58          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__12_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y58          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__12_i_1_psdsp/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.083     2.186    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__12_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.712ns (48.142%)  route 0.767ns (51.858%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[21])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[21]
                         net (fo=1, routed)           0.272     2.380    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_2_psdsp_n
    SLICE_X8Y51          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y51          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_2_psdsp/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.090     2.195    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.712ns (49.072%)  route 0.739ns (50.928%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[39])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[39]
                         net (fo=1, routed)           0.244     2.352    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp_n
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.833     1.979    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.052     2.156    system_i/biquadFilter/biquadFilter_0/inst/i__carry__9_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.712ns (47.670%)  route 0.782ns (52.330%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/Q
                         net (fo=3, routed)           0.558     1.599    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[19]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[2]_P[29])
                                                      0.571     2.170 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[29]
                         net (fo=1, routed)           0.224     2.394    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_1_psdsp_n_1
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_1_psdsp_1/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.072     2.175    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__10_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.712ns (47.655%)  route 0.782ns (52.345%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[46])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[46]
                         net (fo=1, routed)           0.287     2.396    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp_n
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.832     1.978    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X7Y57          FDRE (Hold_fdre_C_D)         0.070     2.173    system_i/biquadFilter/biquadFilter_0/inst/i__carry__10_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__5_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.712ns (46.986%)  route 0.803ns (53.014%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[19].FDRE_inst/Q
                         net (fo=3, routed)           0.558     1.599    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[19]
    DSP48_X0Y23          DSP48E1 (Prop_dsp48e1_B[2]_P[8])
                                                      0.571     2.170 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg/P[8]
                         net (fo=1, routed)           0.246     2.416    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__5_i_2_psdsp_n_1
    SLICE_X8Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__5_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.833     1.979    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y56          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__5_i_2_psdsp_1/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.088     2.192    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__5_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.712ns (47.895%)  route 0.775ns (52.105%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[33])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[33]
                         net (fo=1, routed)           0.279     2.388    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_2_psdsp_n
    SLICE_X6Y53          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.833     1.979    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X6Y53          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_2_psdsp/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.059     2.163    system_i/biquadFilter/biquadFilter_0/inst/i__carry__7_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.712ns (48.239%)  route 0.764ns (51.761%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X19Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[2].FDRE_inst/Q
                         net (fo=3, routed)           0.495     1.538    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[2]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_B[2]_P[26])
                                                      0.571     2.109 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0/P[26]
                         net (fo=1, routed)           0.269     2.377    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp_n
    SLICE_X7Y52          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y52          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.046     2.151    system_i/biquadFilter/biquadFilter_0/inst/i__carry__5_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.729ns (14.501%)  route 4.298ns (85.499%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.510     3.945    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.069 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     5.634    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.149     5.783 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.223     8.006    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X26Y44         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.499    12.411    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y44         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X26Y44         FDCE (Recov_fdce_C_CLR)     -0.613    11.673    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.729ns (14.501%)  route 4.298ns (85.499%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.510     3.945    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.069 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     5.634    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.149     5.783 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.223     8.006    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X26Y44         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.499    12.411    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y44         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X26Y44         FDPE (Recov_fdpe_C_PRE)     -0.567    11.719    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.729ns (16.409%)  route 3.714ns (83.591%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.510     3.945    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.069 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     5.634    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.149     5.783 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.639     7.422    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y46         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.501    12.413    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y46         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.613    11.675    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.729ns (19.301%)  route 3.048ns (80.699%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.510     3.945    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.124     4.069 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.565     5.634    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.149     5.783 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.973     6.756    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X7Y51          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y51          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X7Y51          FDCE (Recov_fdce_C_CLR)     -0.613    11.671    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.671    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.230ns (14.838%)  route 1.320ns (85.162%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.170     1.210    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.717     1.971    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.044     2.015 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.433     2.449    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X7Y51          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y51          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X7Y51          FDCE (Remov_fdce_C_CLR)     -0.159     1.946    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.230ns (12.063%)  route 1.677ns (87.937%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.170     1.210    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.717     1.971    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.044     2.015 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.790     2.805    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y46         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y46         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X15Y46         FDCE (Remov_fdce_C_CLR)     -0.159     1.943    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.230ns (10.487%)  route 1.963ns (89.513%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.170     1.210    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.717     1.971    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.044     2.015 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.076     3.092    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X26Y44         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y44         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X26Y44         FDCE (Remov_fdce_C_CLR)     -0.159     1.943    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.230ns (10.487%)  route 1.963ns (89.513%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.170     1.210    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X21Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.255 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.717     1.971    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.044     2.015 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.076     3.092    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X26Y44         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=3060, routed)        0.831     1.977    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X26Y44         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X26Y44         FDPE (Remov_fdpe_C_PRE)     -0.162     1.940    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  1.152    





