#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jan 24 17:04:09 2026
# Process ID: 16968
# Current directory: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/vivado.log
# Journal file: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip\vivado.jou
# Running On        :icarus
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 9 275HX
# CPU Frequency     :3072 MHz
# CPU Physical cores:24
# CPU Logical cores :24
# Host memory       :33673 MB
# Swap memory       :4709 MB
# Total Virtual     :38382 MB
# Available Virtual :752 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/hls_data.json outdir=C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip srcdir=C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/misc
INFO: Copied 3 verilog file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/hdl/verilog
INFO: Copied 3 vhdl file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/drivers
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
WARNING: [Common 17-1496] Vivado tclapp support version doesn't have install/uninstall hooks. Please update support using ::tclapp::update_support command.
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 633.371 ; gain = 193.688
INFO: Import ports from HDL: C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/hdl/vhdl/divby13.vhd (divby13)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/theec/OneDrive/Documents/FPGAHW/HW3/Vitis/divby13/divby13/hls/impl/ip/xilinx_com_hls_divby13_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jan 24 17:04:25 2026...
