// Seed: 2662534107
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    output logic id_4,
    output reg id_5
);
  type_9(
      1, 1
  );
  reg id_6;
  always @(posedge 1) begin
    if (id_6) begin
      id_1 <= id_6;
      id_3 <= 1;
      if (id_0) begin
        id_5 <= 1;
        if (1 && 1) id_3 <= 1'b0;
      end else SystemTFIdentifier(1);
    end else begin
      id_6 = id_2;
    end
  end
endmodule
