{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556051288101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556051288111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:28:07 2019 " "Processing started: Tue Apr 23 16:28:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556051288111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051288111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051288111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556051289421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556051289421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "head_data.v 1 1 " "Found 1 design units, including 1 entities, in source file head_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 head_data " "Found entity 1: head_data" {  } { { "head_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/head_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_data.v 1 1 " "Found 1 design units, including 1 entities, in source file four_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_data " "Found entity 1: four_data" {  } { { "four_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/four_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_data.v 1 1 " "Found 1 design units, including 1 entities, in source file five_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_data " "Found entity 1: five_data" {  } { { "five_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/five_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_data.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_data " "Found entity 1: eight_data" {  } { { "eight_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/eight_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "body_data.v 1 1 " "Found 1 design units, including 1 entities, in source file body_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 body_data " "Found entity 1: body_data" {  } { { "body_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/body_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apple_data.v 1 1 " "Found 1 design units, including 1 entities, in source file apple_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple_data " "Found entity 1: apple_data" {  } { { "apple_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/apple_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_data.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_data " "Found entity 1: zero_data" {  } { { "zero_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/zero_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_data.v 1 1 " "Found 1 design units, including 1 entities, in source file two_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_data " "Found entity 1: two_data" {  } { { "two_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/two_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_data.v 1 1 " "Found 1 design units, including 1 entities, in source file three_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_data " "Found entity 1: three_data" {  } { { "three_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/three_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snakelogo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file snakelogo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 snakelogo_data " "Found entity 1: snakelogo_data" {  } { { "snakelogo_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/snakelogo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "six_data.v 1 1 " "Found 1 design units, including 1 entities, in source file six_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_data " "Found entity 1: six_data" {  } { { "six_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/six_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_data.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_data " "Found entity 1: seven_data" {  } { { "seven_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/seven_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playandhigh_data.v 1 1 " "Found 1 design units, including 1 entities, in source file playandhigh_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 playandhigh_data " "Found entity 1: playandhigh_data" {  } { { "playandhigh_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/playandhigh_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_data.v 1 1 " "Found 1 design units, including 1 entities, in source file one_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_data " "Found entity 1: one_data" {  } { { "one_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/one_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nine_data.v 1 1 " "Found 1 design units, including 1 entities, in source file nine_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 nine_data " "Found entity 1: nine_data" {  } { { "nine_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/nine_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_data.v 1 1 " "Found 1 design units, including 1 entities, in source file main_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_data " "Found entity 1: main_data" {  } { { "main_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/main_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leaderboard_data.v 1 1 " "Found 1 design units, including 1 entities, in source file leaderboard_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lb " "Found entity 1: lb" {  } { { "leaderboard_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/leaderboard_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/rng.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "C:/Users/qnt/Downloads/vga-example/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/snake_register.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/snake_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_register " "Found entity 1: snake_register" {  } { { "processor/snake_register.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/snake_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/skeleton_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/skeleton_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_proc " "Found entity 1: skeleton_proc" {  } { { "processor/skeleton_proc.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/skeleton_proc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(412) " "Verilog HDL warning at regfile.v(412): extended using \"x\" or \"z\"" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556051297847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/regfile.v 10 10 " "Found 10 design units, including 10 entities, in source file processor/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "3 dffe_ref " "Found entity 3: dffe_ref" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "4 dffe_ref_neg " "Found entity 4: dffe_ref_neg" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "6 register_2 " "Found entity 6: register_2" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "7 register_11 " "Found entity 7: register_11" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "8 register_neg " "Found entity 8: register_neg" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "9 tri_buf " "Found entity 9: tri_buf" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""} { "Info" "ISGN_ENTITY_NAME" "10 tri_reg " "Found entity 10: tri_reg" {  } { { "processor/regfile.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/regfile.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.v 2 2 " "Found 2 design units, including 2 entities, in source file processor/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297893 ""} { "Info" "ISGN_ENTITY_NAME" "2 equality5 " "Found entity 2: equality5" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_timed_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_timed_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_timed_tb " "Found entity 1: proc_timed_tb" {  } { { "processor/proc_timed_tb.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/proc_timed_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Found entity 1: proc_tb" {  } { { "processor/proc_tb.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/proc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "processor/multdiv_tb.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/multdiv.v 15 15 " "Found 15 design units, including 15 entities, in source file processor/multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_1_enable " "Found entity 2: mux_2_1_enable" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult " "Found entity 3: mult" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_2_1_5 " "Found entity 4: mux_2_1_5" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "5 div " "Found entity 5: div" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiplier_module " "Found entity 6: multiplier_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "7 product_module " "Found entity 7: product_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "8 quotient_module " "Found entity 8: quotient_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "9 remainder_module " "Found entity 9: remainder_module" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "10 shift_left_1 " "Found entity 10: shift_left_1" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "11 shift_register_16 " "Found entity 11: shift_register_16" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "12 shift_register_32 " "Found entity 12: shift_register_32" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "13 shift_register_8 " "Found entity 13: shift_register_8" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux_2_1_15_bits " "Found entity 14: mux_2_1_15_bits" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""} { "Info" "ISGN_ENTITY_NAME" "15 mux_2_1_31_bits " "Found entity 15: mux_2_1_31_bits" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_xm.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_xm " "Found entity 1: latch_xm" {  } { { "processor/latch_xm.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_xm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_pc " "Found entity 1: latch_pc" {  } { { "processor/latch_pc.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051297996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051297996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_mw " "Found entity 1: latch_mw" {  } { { "processor/latch_mw.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_mw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_fd " "Found entity 1: latch_fd" {  } { { "processor/latch_fd.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/latch_dx.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/latch_dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_dx " "Found entity 1: latch_dx" {  } { { "processor/latch_dx.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/latch_dx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "processor/dflipflop.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/alu.v 28 28 " "Found 28 design units, including 28 entities, in source file processor/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA_32 " "Found entity 2: CLA_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2_1_31_16 " "Found entity 3: mux_2_1_31_16" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "4 CLA_8 " "Found entity 4: CLA_8" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "5 and_32 " "Found entity 5: and_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_32 " "Found entity 6: or_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "7 sll_barrel_32 " "Found entity 7: sll_barrel_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "8 sll_16 " "Found entity 8: sll_16" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "9 sll_8 " "Found entity 9: sll_8" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "10 sll_4 " "Found entity 10: sll_4" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "11 sll_2 " "Found entity 11: sll_2" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "12 sll_1 " "Found entity 12: sll_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "13 sra_barrel_32 " "Found entity 13: sra_barrel_32" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "14 sra_16 " "Found entity 14: sra_16" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "15 sra_8 " "Found entity 15: sra_8" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "16 sra_4 " "Found entity 16: sra_4" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "17 sra_2 " "Found entity 17: sra_2" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "18 sra_1 " "Found entity 18: sra_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "19 subtract " "Found entity 19: subtract" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "20 two_complement " "Found entity 20: two_complement" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux_21 " "Found entity 21: mux_21" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_21_all_1bit " "Found entity 22: mux_21_all_1bit" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux_2_1 " "Found entity 23: mux_2_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "24 mux_32_1 " "Found entity 24: mux_32_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "25 mux_4_1 " "Found entity 25: mux_4_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "26 mux_8_1 " "Found entity 26: mux_8_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "27 mux_8high " "Found entity 27: mux_8high" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""} { "Info" "ISGN_ENTITY_NAME" "28 mux_16_1 " "Found entity 28: mux_16_1" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/qnt/Downloads/vga-example/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298155 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton.v(181) " "Verilog HDL Module Instantiation warning at skeleton.v(181): ignored dangling comma in List of Port Connections" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 181 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556051298159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/qnt/Downloads/vga-example/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/qnt/Downloads/vga-example/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/qnt/Downloads/vga-example/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/qnt/Downloads/vga-example/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298256 ""} { "Info" "ISGN_ENTITY_NAME" "2 TargetFindModule " "Found entity 2: TargetFindModule" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298256 ""} { "Info" "ISGN_ENTITY_NAME" "3 equality " "Found entity 3: equality" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/qnt/Downloads/vga-example/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rng_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng_test " "Found entity 1: rng_test" {  } { { "rng_test.v" "" { Text "C:/Users/qnt/Downloads/vga-example/rng_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linear_rng.v 1 1 " "Found 1 design units, including 1 entities, in source file linear_rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 linear_rng " "Found entity 1: linear_rng" {  } { { "linear_rng.v" "" { Text "C:/Users/qnt/Downloads/vga-example/linear_rng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snakelogo.v 1 1 " "Found 1 design units, including 1 entities, in source file snakelogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 snakelogo " "Found entity 1: snakelogo" {  } { { "snakelogo.v" "" { Text "C:/Users/qnt/Downloads/vga-example/snakelogo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sidebar_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sidebar_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sidebar_data " "Found entity 1: sidebar_data" {  } { { "sidebar_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/sidebar_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/redbody_data.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/redbody_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 redbody_data " "Found entity 1: redbody_data" {  } { { "output_files/redbody_data.v" "" { Text "C:/Users/qnt/Downloads/vga-example/output_files/redbody_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556051298330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isDiv_x processor.v(484) " "Verilog HDL Implicit Net warning at processor.v(484): created implicit net for \"isDiv_x\"" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isLoadSnake_w_out processor.v(622) " "Verilog HDL Implicit Net warning at processor.v(622): created implicit net for \"isLoadSnake_w_out\"" {  } { { "processor/processor.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/processor.v" 622 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear multdiv.v(128) " "Verilog HDL Implicit Net warning at multdiv.v(128): created implicit net for \"clear\"" {  } { { "processor/multdiv.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/multdiv.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sum_carry_out alu.v(30) " "Verilog HDL Implicit Net warning at alu.v(30): created implicit net for \"sum_carry_out\"" {  } { { "processor/alu.v" "" { Text "C:/Users/qnt/Downloads/vga-example/processor/alu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(61) " "Verilog HDL Implicit Net warning at skeleton.v(61): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(168) " "Verilog HDL Implicit Net warning at skeleton.v(168): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(169) " "Verilog HDL Implicit Net warning at skeleton.v(169): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(169) " "Verilog HDL Implicit Net warning at skeleton.v(169): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/qnt/Downloads/vga-example/skeleton.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556051298331 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "blinking vga_controller.v(18) " "Verilog HDL Module Declaration error at vga_controller.v(18): top module port \"blinking\" is not found in the port list" {  } { { "vga_controller.v" "" { Text "C:/Users/qnt/Downloads/vga-example/vga_controller.v" 18 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1556051298342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/qnt/Downloads/vga-example/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/qnt/Downloads/vga-example/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298409 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556051298623 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 16:28:18 2019 " "Processing ended: Tue Apr 23 16:28:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556051298623 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556051298623 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556051298623 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051298623 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556051299249 ""}
