# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:37:11 on Sep 18,2025
# vlog -reportprogress 300 rcagb_tb.v 
# -- Compiling module fulladder
# -- Compiling module rcagb
# -- Compiling module rcagb_tb
# 
# Top level modules:
# 	rcagb_tb
# End time: 13:37:11 on Sep 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rcagb_tb 
# Start time: 13:37:11 on Sep 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.rcagb_tb(fast)
# a=[2] b=[88] cin=[0] sum=[90] carry=[0] Time=0
# a=[2] b=[67] cin=[1] sum=[70] carry=[0] Time=20
# a=[45] b=[82] cin=[1] sum=[128] carry=[0] Time=40
# a=[17] b=[27] cin=[1] sum=[45] carry=[0] Time=60
# a=[68] b=[30] cin=[1] sum=[99] carry=[0] Time=80
# a=[44] b=[6] cin=[1] sum=[51] carry=[0] Time=100
# a=[74] b=[20] cin=[1] sum=[95] carry=[0] Time=120
# a=[91] b=[1] cin=[0] sum=[92] carry=[0] Time=140
# a=[47] b=[97] cin=[1] sum=[145] carry=[0] Time=160
# a=[23] b=[100] cin=[1] sum=[124] carry=[0] Time=180
# End time: 13:37:14 on Sep 18,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -debugDB rcagb_tb 
# Start time: 13:37:14 on Sep 18,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.rcagb_tb(fast)
# Loading work.rcagb(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
quit -sim
# End time: 13:38:41 on Sep 18,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
