
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.17

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[5]$_SDFFE_PN0P_/CK (DFF_X1)
     4    8.37    0.01    0.09    0.09 v counter[5]$_SDFFE_PN0P_/Q (DFF_X1)
                                         counter[5] (net)
                  0.01    0.00    0.09 v _0695_/A2 (NAND2_X1)
     1    1.65    0.01    0.02    0.11 ^ _0695_/ZN (NAND2_X1)
                                         _0100_ (net)
                  0.01    0.00    0.11 ^ _0699_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.12 v _0699_/ZN (AOI21_X1)
                                         _0005_ (net)
                  0.01    0.00    0.12 v counter[5]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[5]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: deadtime[4] (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    4.61    0.00    0.00    0.20 v deadtime[4] (in)
                                         deadtime[4] (net)
                  0.00    0.00    0.20 v _0619_/A (INV_X1)
     4   13.01    0.03    0.04    0.24 ^ _0619_/ZN (INV_X1)
                                         _0396_ (net)
                  0.03    0.00    0.24 ^ _0943_/A (HA_X1)
     1    0.97    0.02    0.05    0.28 ^ _0943_/S (HA_X1)
                                         _0398_ (net)
                  0.02    0.00    0.28 ^ _0633_/A (BUF_X1)
     6   11.46    0.03    0.05    0.33 ^ _0633_/Z (BUF_X1)
                                         _0055_ (net)
                  0.03    0.00    0.33 ^ _0657_/A3 (NOR3_X1)
     1    1.55    0.01    0.01    0.35 v _0657_/ZN (NOR3_X1)
                                         _0072_ (net)
                  0.01    0.00    0.35 v _0660_/B1 (AOI22_X1)
     3    5.77    0.04    0.06    0.41 ^ _0660_/ZN (AOI22_X1)
                                         _0075_ (net)
                  0.04    0.00    0.41 ^ _0661_/A2 (NAND2_X1)
     1    2.37    0.01    0.02    0.43 v _0661_/ZN (NAND2_X1)
                                         _0076_ (net)
                  0.01    0.00    0.43 v _0662_/B (XNOR2_X1)
     3    9.74    0.02    0.06    0.49 v _0662_/ZN (XNOR2_X1)
                                         _0401_ (net)
                  0.02    0.00    0.49 v _0964_/A (HA_X1)
     2    4.38    0.02    0.06    0.55 v _0964_/S (HA_X1)
                                         _0452_ (net)
                  0.02    0.00    0.55 v _0792_/A2 (NAND2_X1)
     1    1.70    0.01    0.02    0.57 ^ _0792_/ZN (NAND2_X1)
                                         _0193_ (net)
                  0.01    0.00    0.57 ^ _0793_/A (INV_X1)
     1    2.99    0.01    0.01    0.58 v _0793_/ZN (INV_X1)
                                         _0194_ (net)
                  0.01    0.00    0.58 v _0794_/B2 (AOI221_X2)
     3    4.97    0.05    0.08    0.67 ^ _0794_/ZN (AOI221_X2)
                                         _0195_ (net)
                  0.05    0.00    0.67 ^ _0796_/B1 (AOI21_X1)
     1    3.21    0.02    0.03    0.69 v _0796_/ZN (AOI21_X1)
                                         _0197_ (net)
                  0.02    0.00    0.69 v _0804_/B1 (AOI221_X2)
     1    3.13    0.04    0.07    0.76 ^ _0804_/ZN (AOI221_X2)
                                         _0205_ (net)
                  0.04    0.00    0.76 ^ _0826_/A1 (OAI22_X2)
     1    1.06    0.01    0.02    0.78 v _0826_/ZN (OAI22_X2)
                                         _0009_ (net)
                  0.01    0.00    0.78 v pwm_n_reg[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.78   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pwm_n_reg[1]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: deadtime[4] (input port clocked by core_clock)
Endpoint: pwm_n_reg[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    4.61    0.00    0.00    0.20 v deadtime[4] (in)
                                         deadtime[4] (net)
                  0.00    0.00    0.20 v _0619_/A (INV_X1)
     4   13.01    0.03    0.04    0.24 ^ _0619_/ZN (INV_X1)
                                         _0396_ (net)
                  0.03    0.00    0.24 ^ _0943_/A (HA_X1)
     1    0.97    0.02    0.05    0.28 ^ _0943_/S (HA_X1)
                                         _0398_ (net)
                  0.02    0.00    0.28 ^ _0633_/A (BUF_X1)
     6   11.46    0.03    0.05    0.33 ^ _0633_/Z (BUF_X1)
                                         _0055_ (net)
                  0.03    0.00    0.33 ^ _0657_/A3 (NOR3_X1)
     1    1.55    0.01    0.01    0.35 v _0657_/ZN (NOR3_X1)
                                         _0072_ (net)
                  0.01    0.00    0.35 v _0660_/B1 (AOI22_X1)
     3    5.77    0.04    0.06    0.41 ^ _0660_/ZN (AOI22_X1)
                                         _0075_ (net)
                  0.04    0.00    0.41 ^ _0661_/A2 (NAND2_X1)
     1    2.37    0.01    0.02    0.43 v _0661_/ZN (NAND2_X1)
                                         _0076_ (net)
                  0.01    0.00    0.43 v _0662_/B (XNOR2_X1)
     3    9.74    0.02    0.06    0.49 v _0662_/ZN (XNOR2_X1)
                                         _0401_ (net)
                  0.02    0.00    0.49 v _0964_/A (HA_X1)
     2    4.38    0.02    0.06    0.55 v _0964_/S (HA_X1)
                                         _0452_ (net)
                  0.02    0.00    0.55 v _0792_/A2 (NAND2_X1)
     1    1.70    0.01    0.02    0.57 ^ _0792_/ZN (NAND2_X1)
                                         _0193_ (net)
                  0.01    0.00    0.57 ^ _0793_/A (INV_X1)
     1    2.99    0.01    0.01    0.58 v _0793_/ZN (INV_X1)
                                         _0194_ (net)
                  0.01    0.00    0.58 v _0794_/B2 (AOI221_X2)
     3    4.97    0.05    0.08    0.67 ^ _0794_/ZN (AOI221_X2)
                                         _0195_ (net)
                  0.05    0.00    0.67 ^ _0796_/B1 (AOI21_X1)
     1    3.21    0.02    0.03    0.69 v _0796_/ZN (AOI21_X1)
                                         _0197_ (net)
                  0.02    0.00    0.69 v _0804_/B1 (AOI221_X2)
     1    3.13    0.04    0.07    0.76 ^ _0804_/ZN (AOI221_X2)
                                         _0205_ (net)
                  0.04    0.00    0.76 ^ _0826_/A1 (OAI22_X2)
     1    1.06    0.01    0.02    0.78 v _0826_/ZN (OAI22_X2)
                                         _0009_ (net)
                  0.01    0.00    0.78 v pwm_n_reg[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.78   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ pwm_n_reg[1]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.56e-05   6.44e-06   1.08e-06   1.03e-04  19.3%
Combinational          2.40e-04   1.77e-04   1.47e-05   4.32e-04  80.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.35e-04   1.84e-04   1.58e-05   5.35e-04 100.0%
                          62.7%      34.3%       3.0%
