<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › ipack › devices › scc2698.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>scc2698.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * scc2698.h</span>
<span class="cm"> *</span>
<span class="cm"> * driver for the IPOCTAL boards</span>
<span class="cm"> * Copyright (c) 2009 Nicolas Serafini, EIC2 SA</span>
<span class="cm"> * Copyright (c) 2010,2011 Samuel Iglesias Gonsalvez &lt;siglesia@cern.ch&gt;, CERN</span>
<span class="cm"> * Copyright (c) 2012 Samuel Iglesias Gonsalvez &lt;siglesias@igalia.com&gt;, Igalia</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the Free</span>
<span class="cm"> * Software Foundation; version 2 of the License.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef SCC2698_H_</span>
<span class="cp">#define SCC2698_H_</span>

<span class="cm">/*</span>
<span class="cm"> * struct scc2698_channel - Channel access to scc2698 IO</span>
<span class="cm"> *</span>
<span class="cm"> * dn value are only spacer.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scc2698_channel</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d0</span><span class="p">,</span> <span class="n">mr</span><span class="p">;</span>  <span class="cm">/* Mode register 1/2*/</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d1</span><span class="p">,</span> <span class="n">sr</span><span class="p">;</span>  <span class="cm">/* Status register */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d2</span><span class="p">,</span> <span class="n">r1</span><span class="p">;</span>  <span class="cm">/* reserved */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d3</span><span class="p">,</span> <span class="n">rhr</span><span class="p">;</span> <span class="cm">/* Receive holding register (R) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">junk</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span> <span class="cm">/* other crap for block control */</span>
		<span class="p">}</span> <span class="n">r</span><span class="p">;</span> <span class="cm">/* Read access */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d0</span><span class="p">,</span> <span class="n">mr</span><span class="p">;</span>  <span class="cm">/* Mode register 1/2 */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d1</span><span class="p">,</span> <span class="n">csr</span><span class="p">;</span> <span class="cm">/* Clock select register */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d2</span><span class="p">,</span> <span class="n">cr</span><span class="p">;</span>  <span class="cm">/* Command register */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d3</span><span class="p">,</span> <span class="n">thr</span><span class="p">;</span> <span class="cm">/* Transmit holding register */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">junk</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span> <span class="cm">/* other crap for block control */</span>
		<span class="p">}</span> <span class="n">w</span><span class="p">;</span> <span class="cm">/* Write access */</span>
	<span class="p">}</span> <span class="n">u</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * struct scc2698_block - Block access to scc2698 IO</span>
<span class="cm"> *</span>
<span class="cm"> * The scc2698 contain 4 block.</span>
<span class="cm"> * Each block containt two channel a and b.</span>
<span class="cm"> * dn value are only spacer.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scc2698_block</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d0</span><span class="p">,</span> <span class="n">mra</span><span class="p">;</span>  <span class="cm">/* Mode register 1/2 (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d1</span><span class="p">,</span> <span class="n">sra</span><span class="p">;</span>  <span class="cm">/* Status register (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d2</span><span class="p">,</span> <span class="n">r1</span><span class="p">;</span>   <span class="cm">/* reserved */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d3</span><span class="p">,</span> <span class="n">rhra</span><span class="p">;</span> <span class="cm">/* Receive holding register (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d4</span><span class="p">,</span> <span class="n">ipcr</span><span class="p">;</span> <span class="cm">/* Input port change register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d5</span><span class="p">,</span> <span class="n">isr</span><span class="p">;</span>  <span class="cm">/* Interrupt status register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d6</span><span class="p">,</span> <span class="n">ctur</span><span class="p">;</span> <span class="cm">/* Counter timer upper register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d7</span><span class="p">,</span> <span class="n">ctlr</span><span class="p">;</span> <span class="cm">/* Counter timer lower register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d8</span><span class="p">,</span> <span class="n">mrb</span><span class="p">;</span>  <span class="cm">/* Mode register 1/2 (b) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d9</span><span class="p">,</span> <span class="n">srb</span><span class="p">;</span>  <span class="cm">/* Status register (b) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">da</span><span class="p">,</span> <span class="n">r2</span><span class="p">;</span>   <span class="cm">/* reserved */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">db</span><span class="p">,</span> <span class="n">rhrb</span><span class="p">;</span> <span class="cm">/* Receive holding register (b) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dc</span><span class="p">,</span> <span class="n">r3</span><span class="p">;</span>   <span class="cm">/* reserved */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dd</span><span class="p">,</span> <span class="n">ip</span><span class="p">;</span>   <span class="cm">/* Input port register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">de</span><span class="p">,</span> <span class="n">ctg</span><span class="p">;</span>  <span class="cm">/* Start counter timer of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">df</span><span class="p">,</span> <span class="n">cts</span><span class="p">;</span>  <span class="cm">/* Stop counter timer of block */</span>
		<span class="p">}</span> <span class="n">r</span><span class="p">;</span> <span class="cm">/* Read access */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d0</span><span class="p">,</span> <span class="n">mra</span><span class="p">;</span>  <span class="cm">/* Mode register 1/2 (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d1</span><span class="p">,</span> <span class="n">csra</span><span class="p">;</span> <span class="cm">/* Clock select register (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d2</span><span class="p">,</span> <span class="n">cra</span><span class="p">;</span>  <span class="cm">/* Command register (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d3</span><span class="p">,</span> <span class="n">thra</span><span class="p">;</span> <span class="cm">/* Transmit holding register (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d4</span><span class="p">,</span> <span class="n">acr</span><span class="p">;</span>  <span class="cm">/* Auxiliary control register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d5</span><span class="p">,</span> <span class="n">imr</span><span class="p">;</span>  <span class="cm">/* Interrupt mask register of block  */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d6</span><span class="p">,</span> <span class="n">ctu</span><span class="p">;</span>  <span class="cm">/* Counter timer upper register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d7</span><span class="p">,</span> <span class="n">ctl</span><span class="p">;</span>  <span class="cm">/* Counter timer lower register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d8</span><span class="p">,</span> <span class="n">mrb</span><span class="p">;</span>  <span class="cm">/* Mode register 1/2 (b) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">d9</span><span class="p">,</span> <span class="n">csrb</span><span class="p">;</span> <span class="cm">/* Clock select register (a) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">da</span><span class="p">,</span> <span class="n">crb</span><span class="p">;</span>  <span class="cm">/* Command register (b) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">db</span><span class="p">,</span> <span class="n">thrb</span><span class="p">;</span> <span class="cm">/* Transmit holding register (b) */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dc</span><span class="p">,</span> <span class="n">r1</span><span class="p">;</span>   <span class="cm">/* reserved */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">dd</span><span class="p">,</span> <span class="n">opcr</span><span class="p">;</span> <span class="cm">/* Output port configuration register of block */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">de</span><span class="p">,</span> <span class="n">r2</span><span class="p">;</span>   <span class="cm">/* reserved */</span>
			<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">df</span><span class="p">,</span> <span class="n">r3</span><span class="p">;</span>   <span class="cm">/* reserved */</span>
		<span class="p">}</span> <span class="n">w</span><span class="p">;</span> <span class="cm">/* Write access */</span>
	<span class="p">}</span> <span class="n">u</span><span class="p">;</span>
<span class="p">}</span> <span class="p">;</span>

<span class="cp">#define MR1_CHRL_5_BITS             (0x0 &lt;&lt; 0)</span>
<span class="cp">#define MR1_CHRL_6_BITS             (0x1 &lt;&lt; 0)</span>
<span class="cp">#define MR1_CHRL_7_BITS             (0x2 &lt;&lt; 0)</span>
<span class="cp">#define MR1_CHRL_8_BITS             (0x3 &lt;&lt; 0)</span>
<span class="cp">#define MR1_PARITY_EVEN             (0x1 &lt;&lt; 2)</span>
<span class="cp">#define MR1_PARITY_ODD              (0x0 &lt;&lt; 2)</span>
<span class="cp">#define MR1_PARITY_ON               (0x0 &lt;&lt; 3)</span>
<span class="cp">#define MR1_PARITY_FORCE            (0x1 &lt;&lt; 3)</span>
<span class="cp">#define MR1_PARITY_OFF              (0x2 &lt;&lt; 3)</span>
<span class="cp">#define MR1_PARITY_SPECIAL          (0x3 &lt;&lt; 3)</span>
<span class="cp">#define MR1_ERROR_CHAR              (0x0 &lt;&lt; 5)</span>
<span class="cp">#define MR1_ERROR_BLOCK             (0x1 &lt;&lt; 5)</span>
<span class="cp">#define MR1_RxINT_RxRDY             (0x0 &lt;&lt; 6)</span>
<span class="cp">#define MR1_RxINT_FFULL             (0x1 &lt;&lt; 6)</span>
<span class="cp">#define MR1_RxRTS_CONTROL_ON        (0x1 &lt;&lt; 7)</span>
<span class="cp">#define MR1_RxRTS_CONTROL_OFF       (0x0 &lt;&lt; 7)</span>

<span class="cp">#define MR2_STOP_BITS_LENGTH_1      (0x7 &lt;&lt; 0)</span>
<span class="cp">#define MR2_STOP_BITS_LENGTH_2      (0xF &lt;&lt; 0)</span>
<span class="cp">#define MR2_CTS_ENABLE_TX_ON        (0x1 &lt;&lt; 4)</span>
<span class="cp">#define MR2_CTS_ENABLE_TX_OFF       (0x0 &lt;&lt; 4)</span>
<span class="cp">#define MR2_TxRTS_CONTROL_ON        (0x1 &lt;&lt; 5)</span>
<span class="cp">#define MR2_TxRTS_CONTROL_OFF       (0x0 &lt;&lt; 5)</span>
<span class="cp">#define MR2_CH_MODE_NORMAL          (0x0 &lt;&lt; 6)</span>
<span class="cp">#define MR2_CH_MODE_ECHO            (0x1 &lt;&lt; 6)</span>
<span class="cp">#define MR2_CH_MODE_LOCAL           (0x2 &lt;&lt; 6)</span>
<span class="cp">#define MR2_CH_MODE_REMOTE          (0x3 &lt;&lt; 6)</span>

<span class="cp">#define CR_ENABLE_RX                (0x1 &lt;&lt; 0)</span>
<span class="cp">#define CR_DISABLE_RX               (0x1 &lt;&lt; 1)</span>
<span class="cp">#define CR_ENABLE_TX                (0x1 &lt;&lt; 2)</span>
<span class="cp">#define CR_DISABLE_TX               (0x1 &lt;&lt; 3)</span>
<span class="cp">#define CR_CMD_RESET_MR             (0x1 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_RESET_RX             (0x2 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_RESET_TX             (0x3 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_RESET_ERR_STATUS     (0x4 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_RESET_BREAK_CHANGE   (0x5 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_START_BREAK          (0x6 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_STOP_BREAK           (0x7 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_ASSERT_RTSN          (0x8 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_NEGATE_RTSN          (0x9 &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_SET_TIMEOUT_MODE     (0xA &lt;&lt; 4)</span>
<span class="cp">#define CR_CMD_DISABLE_TIMEOUT_MODE (0xC &lt;&lt; 4)</span>

<span class="cp">#define SR_RX_READY                 (0x1 &lt;&lt; 0)</span>
<span class="cp">#define SR_FIFO_FULL                (0x1 &lt;&lt; 1)</span>
<span class="cp">#define SR_TX_READY                 (0x1 &lt;&lt; 2)</span>
<span class="cp">#define SR_TX_EMPTY                 (0x1 &lt;&lt; 3)</span>
<span class="cp">#define SR_OVERRUN_ERROR            (0x1 &lt;&lt; 4)</span>
<span class="cp">#define SR_PARITY_ERROR             (0x1 &lt;&lt; 5)</span>
<span class="cp">#define SR_FRAMING_ERROR            (0x1 &lt;&lt; 6)</span>
<span class="cp">#define SR_RECEIVED_BREAK           (0x1 &lt;&lt; 7)</span>

<span class="cp">#define SR_ERROR                    (0xF0)</span>

<span class="cp">#define ACR_DELTA_IP0_IRQ_EN        (0x1 &lt;&lt; 0)</span>
<span class="cp">#define ACR_DELTA_IP1_IRQ_EN        (0x1 &lt;&lt; 1)</span>
<span class="cp">#define ACR_DELTA_IP2_IRQ_EN        (0x1 &lt;&lt; 2)</span>
<span class="cp">#define ACR_DELTA_IP3_IRQ_EN        (0x1 &lt;&lt; 3)</span>
<span class="cp">#define ACR_CT_Mask                 (0x7 &lt;&lt; 4)</span>
<span class="cp">#define ACR_CExt                    (0x0 &lt;&lt; 4)</span>
<span class="cp">#define ACR_CTxCA                   (0x1 &lt;&lt; 4)</span>
<span class="cp">#define ACR_CTxCB                   (0x2 &lt;&lt; 4)</span>
<span class="cp">#define ACR_CClk16                  (0x3 &lt;&lt; 4)</span>
<span class="cp">#define ACR_TExt                    (0x4 &lt;&lt; 4)</span>
<span class="cp">#define ACR_TExt16                  (0x5 &lt;&lt; 4)</span>
<span class="cp">#define ACR_TClk                    (0x6 &lt;&lt; 4)</span>
<span class="cp">#define ACR_TClk16                  (0x7 &lt;&lt; 4)</span>
<span class="cp">#define ACR_BRG_SET1                (0x0 &lt;&lt; 7)</span>
<span class="cp">#define ACR_BRG_SET2                (0x1 &lt;&lt; 7)</span>

<span class="cp">#define TX_CLK_75                   (0x0 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_110                  (0x1 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_38400                (0x2 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_150                  (0x3 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_300                  (0x4 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_600                  (0x5 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_1200                 (0x6 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_2000                 (0x7 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_2400                 (0x8 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_4800                 (0x9 &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_1800                 (0xA &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_9600                 (0xB &lt;&lt; 0)</span>
<span class="cp">#define TX_CLK_19200                (0xC &lt;&lt; 0)</span>
<span class="cp">#define RX_CLK_75                   (0x0 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_110                  (0x1 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_38400                (0x2 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_150                  (0x3 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_300                  (0x4 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_600                  (0x5 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_1200                 (0x6 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_2000                 (0x7 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_2400                 (0x8 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_4800                 (0x9 &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_1800                 (0xA &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_9600                 (0xB &lt;&lt; 4)</span>
<span class="cp">#define RX_CLK_19200                (0xC &lt;&lt; 4)</span>

<span class="cp">#define OPCR_MPOa_RTSN              (0x0 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_C_TO              (0x1 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_TxC1X             (0x2 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_TxC16X            (0x3 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_RxC1X             (0x4 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_RxC16X            (0x5 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_TxRDY             (0x6 &lt;&lt; 0)</span>
<span class="cp">#define OPCR_MPOa_RxRDY_FF          (0x7 &lt;&lt; 0)</span>

<span class="cp">#define OPCR_MPOb_RTSN              (0x0 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_C_TO              (0x1 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_TxC1X             (0x2 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_TxC16X            (0x3 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_RxC1X             (0x4 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_RxC16X            (0x5 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_TxRDY             (0x6 &lt;&lt; 4)</span>
<span class="cp">#define OPCR_MPOb_RxRDY_FF          (0x7 &lt;&lt; 4)</span>

<span class="cp">#define OPCR_MPP_INPUT              (0x0 &lt;&lt; 7)</span>
<span class="cp">#define OPCR_MPP_OUTPUT             (0x1 &lt;&lt; 7)</span>

<span class="cp">#define IMR_TxRDY_A                 (0x1 &lt;&lt; 0)</span>
<span class="cp">#define IMR_RxRDY_FFULL_A           (0x1 &lt;&lt; 1)</span>
<span class="cp">#define IMR_DELTA_BREAK_A           (0x1 &lt;&lt; 2)</span>
<span class="cp">#define IMR_COUNTER_READY           (0x1 &lt;&lt; 3)</span>
<span class="cp">#define IMR_TxRDY_B                 (0x1 &lt;&lt; 4)</span>
<span class="cp">#define IMR_RxRDY_FFULL_B           (0x1 &lt;&lt; 5)</span>
<span class="cp">#define IMR_DELTA_BREAK_B           (0x1 &lt;&lt; 6)</span>
<span class="cp">#define IMR_INPUT_PORT_CHANGE       (0x1 &lt;&lt; 7)</span>

<span class="cp">#define ISR_TxRDY_A                 (0x1 &lt;&lt; 0)</span>
<span class="cp">#define ISR_RxRDY_FFULL_A           (0x1 &lt;&lt; 1)</span>
<span class="cp">#define ISR_DELTA_BREAK_A           (0x1 &lt;&lt; 2)</span>
<span class="cp">#define ISR_COUNTER_READY           (0x1 &lt;&lt; 3)</span>
<span class="cp">#define ISR_TxRDY_B                 (0x1 &lt;&lt; 4)</span>
<span class="cp">#define ISR_RxRDY_FFULL_B           (0x1 &lt;&lt; 5)</span>
<span class="cp">#define ISR_DELTA_BREAK_B           (0x1 &lt;&lt; 6)</span>
<span class="cp">#define ISR_INPUT_PORT_CHANGE       (0x1 &lt;&lt; 7)</span>

<span class="cp">#endif </span><span class="cm">/* SCC2698_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
