Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May  6 00:01:47 2021
| Host         : ZHUB-POWERSPEC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bzz3top_timing_summary_routed.rpt -pb bzz3top_timing_summary_routed.pb -rpx bzz3top_timing_summary_routed.rpx -warn_on_violation
| Design       : bzz3top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.956        0.000                      0                   45        0.151        0.000                      0                   45        3.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.956        0.000                      0                   45        0.151        0.000                      0                   45        3.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.704ns (27.547%)  route 1.852ns (72.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.567     7.961    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.561    12.953    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[10]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y59         FDRE (Setup_fdre_C_R)       -0.429    12.917    clk_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.704ns (27.547%)  route 1.852ns (72.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.567     7.961    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.561    12.953    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[8]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y59         FDRE (Setup_fdre_C_R)       -0.429    12.917    clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.704ns (27.547%)  route 1.852ns (72.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.567     7.961    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.561    12.953    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[9]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y59         FDRE (Setup_fdre_C_R)       -0.429    12.917    clk_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.704ns (27.664%)  route 1.841ns (72.336%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.557     7.951    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.561    12.953    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[5]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    12.917    clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.704ns (27.664%)  route 1.841ns (72.336%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.557     7.951    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.561    12.953    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[6]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    12.917    clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.704ns (27.664%)  route 1.841ns (72.336%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.557     7.951    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.561    12.953    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[7]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    12.917    clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.113%)  route 1.800ns (71.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.516     7.910    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560    12.952    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[0]/C
                         clock pessimism              0.432    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429    12.919    clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.113%)  route 1.800ns (71.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.516     7.910    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560    12.952    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[1]/C
                         clock pessimism              0.432    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429    12.919    clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.113%)  route 1.800ns (71.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.516     7.910    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560    12.952    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[2]/C
                         clock pessimism              0.432    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429    12.919    clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.704ns (28.113%)  route 1.800ns (71.887%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.737     5.406    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.859     6.721    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.845 f  clk_divider/counter[10]_i_3/O
                         net (fo=1, routed)           0.425     7.270    clk_divider/counter[10]_i_3_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  clk_divider/counter[10]_i_1/O
                         net (fo=12, routed)          0.516     7.910    clk_divider/counter[10]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560    12.952    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[3]/C
                         clock pessimism              0.432    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429    12.919    clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  5.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_m/t_x/charReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_m/t_x/tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.500    uart_m/t_x/CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  uart_m/t_x/charReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  uart_m/t_x/charReg_reg[4]/Q
                         net (fo=2, routed)           0.098     1.740    uart_m/t_x/charReg_reg_n_0_[4]
    SLICE_X42Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  uart_m/t_x/tx_i_2/O
                         net (fo=1, routed)           0.000     1.785    uart_m/t_x/tx_i_2_n_0
    SLICE_X42Y53         FDSE                                         r  uart_m/t_x/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.017    uart_m/t_x/CLK_IBUF_BUFG
    SLICE_X42Y53         FDSE                                         r  uart_m/t_x/tx_reg/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y53         FDSE (Hold_fdse_C_D)         0.120     1.633    uart_m/t_x/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tx/FSM_sequential_curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/send_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.773%)  route 0.147ns (44.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.500    tx/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  tx/FSM_sequential_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  tx/FSM_sequential_curr_reg[1]/Q
                         net (fo=6, routed)           0.147     1.789    tx/curr__0[1]
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  tx/send_i_1/O
                         net (fo=1, routed)           0.000     1.834    tx/send_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  tx/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.017    tx/CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  tx/send_reg/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121     1.637    tx/send_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tx/FSM_sequential_curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.441%)  route 0.149ns (44.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.500    tx/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  tx/FSM_sequential_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  tx/FSM_sequential_curr_reg[1]/Q
                         net (fo=6, routed)           0.149     1.791    tx/curr__0[1]
    SLICE_X42Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  tx/char[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    tx/char[4]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  tx/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.017    tx/CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  tx/char_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121     1.637    tx/char_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tx/FSM_sequential_curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.441%)  route 0.149ns (44.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.500    tx/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  tx/FSM_sequential_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tx/FSM_sequential_curr_reg[1]/Q
                         net (fo=6, routed)           0.149     1.791    tx/curr__0[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  tx/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    tx/count[1]_i_1_n_0
    SLICE_X42Y54         FDRE                                         r  tx/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.017    tx/CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  tx/count_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.121     1.637    tx/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 tx/FSM_sequential_curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/FSM_sequential_curr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.112%)  route 0.151ns (44.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.500    tx/CLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  tx/FSM_sequential_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tx/FSM_sequential_curr_reg[1]/Q
                         net (fo=6, routed)           0.151     1.793    tx/curr__0[1]
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.045     1.838 r  tx/FSM_sequential_curr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    tx/FSM_sequential_curr[0]_i_1__0_n_0
    SLICE_X42Y54         FDRE                                         r  tx/FSM_sequential_curr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.017    tx/CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  tx/FSM_sequential_curr_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.120     1.636    tx/FSM_sequential_curr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tx/char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_m/t_x/charReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.666%)  route 0.119ns (36.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.500    tx/CLK_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  tx/char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  tx/char_reg[4]/Q
                         net (fo=2, routed)           0.119     1.784    uart_m/t_x/char_reg[4]
    SLICE_X43Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  uart_m/t_x/charReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uart_m/t_x/charReg[4]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  uart_m/t_x/charReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.017    uart_m/t_x/CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  uart_m/t_x/charReg_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.091     1.607    uart_m/t_x/charReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.958%)  route 0.152ns (45.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.498    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider/counter_reg[6]/Q
                         net (fo=6, routed)           0.152     1.792    clk_divider/counter_reg__0[6]
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  clk_divider/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.837    clk_divider/plusOp__0[9]
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.016    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[9]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.092     1.607    clk_divider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.498    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y61         FDRE                                         r  clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider/counter_reg[0]/Q
                         net (fo=9, routed)           0.158     1.798    clk_divider/counter_reg__0[0]
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  clk_divider/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    clk_divider/plusOp__0[5]
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[5]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     1.605    clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.714%)  route 0.200ns (51.286%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.498    clk_divider/CLK_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  clk_divider/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_divider/counter_reg[4]/Q
                         net (fo=7, routed)           0.200     1.839    clk_divider/counter_reg__0[4]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.049     1.888 r  clk_divider/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.888    clk_divider/plusOp__0[7]
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.015    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  clk_divider/counter_reg[7]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.107     1.621    clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_divider/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.821%)  route 0.180ns (49.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.499    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  clk_divider/counter_reg[9]/Q
                         net (fo=3, routed)           0.180     1.820    clk_divider/counter_reg__0[9]
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  clk_divider/counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.865    clk_divider/plusOp__0[10]
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.016    clk_divider/CLK_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  clk_divider/counter_reg[10]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.092     1.591    clk_divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    clk_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y59    clk_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    clk_divider/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    clk_divider/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    clk_divider/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y61    clk_divider/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    clk_divider/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    clk_divider/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    clk_divider/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    uart_m/t_x/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    uart_m/t_x/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    uart_m/t_x/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    uart_m/t_x/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    uart_m/t_x/curr_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    clk_divider/div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    tx/FSM_sequential_curr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y54    tx/FSM_sequential_curr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    tx/char_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y54    tx/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    clk_divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59    clk_divider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y59    clk_divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    clk_divider/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    clk_divider/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y61    clk_divider/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y61    clk_divider/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    clk_divider/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    clk_divider/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y60    clk_divider/counter_reg[7]/C



