diff --git a/arch/arm64/boot/dts/freescale/mono-gateway-dk.dts b/arch/arm64/boot/dts/freescale/mono-gateway-dk.dts
new file mode 100644
index 000000000..7ab278169
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/mono-gateway-dk.dts
@@ -0,0 +1,346 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Device Tree file for Freescale Layerscape-1046A family SoC.
+ *
+ * Copyright 2025 Mono Technologies Inc.
+ *
+ * Author: Tomaz Zaman <tomaz@mono.si>
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/leds/common.h>
+#include "fsl-ls1046a.dtsi"
+
+/ {
+	model = "Mono Gateway Development Kit";
+	compatible = "fsl,ls1046a";
+
+	aliases {
+		serial0 = &duart0;
+		serial1 = &duart1;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	/* SFP 1 */
+	sfp_xfi0: sfp-xfi0 {
+		compatible = "sff,sfp";
+		i2c-bus = <&sfp0_i2c>;
+		tx-disable-gpios = <&gpio2 14 GPIO_ACTIVE_HIGH>;
+		mod-def0-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+		los-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+		maximum-power-milliwatt = <3000>;
+	};
+
+	/* SFP 2 */
+	sfp_xfi1: sfp-xfi1 {
+		compatible = "sff,sfp";
+		i2c-bus = <&sfp1_i2c>;
+		tx-disable-gpios = <&gpio2 13 GPIO_ACTIVE_HIGH>;
+		mod-def0-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
+		los-gpios = <&gpio2 9 GPIO_ACTIVE_HIGH>;
+		maximum-power-milliwatt = <3000>;
+	};
+};
+
+&wdog0 {
+	big-endian;
+};
+
+&duart0 {
+	status = "okay";
+};
+
+&duart1 {
+	status = "okay";
+};
+
+&esdhc {
+	status = "okay";
+	mmc-hs200-1_8v;
+	bus-width = <4>;
+};
+
+&usb0 {
+	dr_mode = "host";
+};
+
+&usb1 {
+	status = "disabled";
+};
+
+&usb2 {
+	status = "disabled";
+};
+
+&i2c0 {
+	status = "okay";
+
+	/* Thermal sensors, retimer, clock genenerator, PWM fan */
+	i2c-mux@70 {
+		compatible = "nxp,pca9545";
+		reg = <0x70>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		i2c@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			temp-sensor@4c {
+				compatible = "ti,tmp431";
+				reg = <0x4c>;
+			};
+		};
+
+		i2c@2 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+
+			temp-sensor@4c {
+				compatible = "ti,tmp431";
+				reg = <0x4c>;
+			};
+		};
+
+		/*
+		i2c@3 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <3>;
+
+			fan_controller: emc2302@2e {
+				compatible = "microchip,emc2305";
+				reg = <0x2e>;
+				#address-cells = <1>;
+				#size-cells = <0>;
+				#pwm-cells = <2>;
+				
+				fan@0 {
+					reg = <0>;
+					#cooling-cells = <2>;
+					pwms = <&fan_controller 1 1>;
+				};
+				fan@1	{
+					reg = <1>;
+					#cooling-cells = <2>;
+					pwms = <&fan_controller 1 1>;
+				};
+			};
+		};
+		*/
+	};
+};
+
+&i2c1 {
+	status = "okay";
+
+	/* SFP+ modules */
+	sfpmux: i2c-mux@70 {
+		compatible = "nxp,pca9545";
+		reg = <0x70>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		
+		sfp0_i2c: i2c@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+		};
+
+		sfp1_i2c: i2c@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+		};
+    };
+};
+
+&i2c2 {
+	status = "okay";
+
+	/*  */
+	i2c-mux@70 {
+		compatible = "nxp,pca9545";
+		reg = <0x70>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		
+		i2c@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			power_sensor@40 {
+				compatible = "ti,ina226";
+				reg = <0x40>;
+				label = "USB Power Delivery";
+				#io-channel-cells = <1>;
+				shunt-resistor = <1000>;
+			};	
+			power_sensor@41 {
+				compatible = "ti,ina226";
+				reg = <0x41>;
+				label = "5V PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <1000>;
+			};
+			power_sensor@42 {
+				compatible = "ti,ina226";
+				reg = <0x42>;
+				label = "1V Core PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <1000>;
+			};						
+			power_sensor@43 {
+				compatible = "ti,ina226";
+				reg = <0x43>;
+				label = "1.2V DDR PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <5000>;
+			};
+		};
+
+		i2c@1 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			power_sensor@40 {
+				compatible = "ti,ina226";
+				reg = <0x40>;
+				label = "1.35V SerDes PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <5000>;
+			};	
+			power_sensor@41 {
+				compatible = "ti,ina226";
+				reg = <0x41>;
+				label = "1.8V PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <5000>;
+			};
+			power_sensor@42 {
+				compatible = "ti,ina226";
+				reg = <0x42>;
+				label = "2.5V DDR PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <5000>;
+			};						
+			power_sensor@43 {
+				compatible = "ti,ina226";
+				reg = <0x43>;
+				label = "3.3V PSU";
+				#io-channel-cells = <1>;
+				shunt-resistor = <1000>;
+			};
+		};	
+
+		i2c@2 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+
+			rtc@53 {
+				compatible = "nxp,pcf2131";
+				reg = <0x53>;
+				status = "okay";
+			};
+		};
+
+		i2c@3 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <3>;
+
+			lp5810@6c {
+				compatible = "ti,lp5812";
+				reg = <0x6c>;
+				status = "okay";
+			};
+		};
+
+		
+	};
+};
+
+&qspi {
+	status = "okay";
+
+	mt25qu512a0: flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <50000000>;
+		reg = <0>;
+	};
+};
+
+#include "fsl-ls1046-post.dtsi"
+
+
+&fman0 {
+	ethernet@e0000 {
+		status = "disabled";
+	};
+
+	ethernet@e4000 {
+		status = "disabled";
+	};
+
+	ethernet@e6000 {
+		status = "disabled";
+	};
+
+	ethernet@e8000 {
+		phy-handle = <&sgmii_phy0>;
+		phy-connection-type = "sgmii";
+		status = "okay";
+	};
+
+	ethernet@ea000 {
+		phy-handle = <&sgmii_phy1>;
+		phy-connection-type = "sgmii";
+		status = "okay";
+	};
+
+	ethernet@e2000 {
+		phy-handle = <&sgmii_phy2>;
+		phy-connection-type = "sgmii";
+		status = "okay";
+	};
+
+	ethernet@f0000 { /* 10GEC1 */
+		phy-connection-type = "10gbase-r";
+		managed = "in-band-status";
+	};
+
+	ethernet@f2000 { /* 10GEC1 */
+		phy-connection-type = "10gbase-r";
+		managed = "in-band-status";
+	};
+	
+	mdio@fc000 {
+		status = "disabled";
+	};
+
+	mdio@fd000 {
+		sgmii_phy0: ethernet-phy@0 {
+			reg = <0x0>;
+		};
+
+		sgmii_phy1: ethernet-phy@1 {
+			reg = <0x1>;
+		};
+
+		sgmii_phy2: ethernet-phy@2 {
+			reg = <0x2>;
+		};
+	};
+};
+