
---------- Begin Simulation Statistics ----------
final_tick                                 3117732800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190327                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408904                       # Number of bytes of host memory used
host_op_rate                                   354402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.51                       # Real time elapsed on the host
host_tick_rate                               75110430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7900208                       # Number of instructions simulated
sim_ops                                      14710756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003118                       # Number of seconds simulated
sim_ticks                                  3117732800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1440647                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31280                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1345823                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             853239                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1440647                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           587408                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1673567                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  159787                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12955                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7066768                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5121805                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             31372                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1502438                       # Number of branches committed
system.cpu.commit.bw_lim_events               2538949                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1064151                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              7900208                       # Number of instructions committed
system.cpu.commit.committedOps               14710756                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7281354                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.020332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2435726     33.45%     33.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       917113     12.60%     46.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       530851      7.29%     53.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       858715     11.79%     65.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2538949     34.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7281354                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     177177                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               156485                       # Number of function calls committed.
system.cpu.commit.int_insts                  14574137                       # Number of committed integer instructions.
system.cpu.commit.loads                       1996846                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20954      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11446436     77.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           35288      0.24%     78.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38415      0.26%     78.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          13051      0.09%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1520      0.01%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6414      0.04%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11571      0.08%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12578      0.09%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          86777      0.59%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1256      0.01%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1976510     13.44%     92.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1026821      6.98%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20336      0.14%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12829      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14710756                       # Class of committed instruction
system.cpu.commit.refs                        3036496                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     7900208                       # Number of Instructions Simulated
system.cpu.committedOps                      14710756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.986598                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.986598                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8203                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33435                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49240                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4492                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1183896                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               16039759                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1904457                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4323600                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  31468                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                127974                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2089528                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2218                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1073187                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                     1673567                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1146397                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5598966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5478                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8811501                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  122                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           628                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   62936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.214716                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1940185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1013026                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.130501                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7571395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.158781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.872897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2969120     39.21%     39.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   356733      4.71%     43.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   257884      3.41%     47.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   478150      6.32%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3509508     46.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7571395                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    283635                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   158272                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    799338400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    799338400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    799338400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    799338400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    799338400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    799338000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     15580800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     15580800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1616400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     12504800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     12534400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     12718800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     12678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    318061600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    317998800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    318033200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    317998800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     6156185600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          222938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                36025                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1542850                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.972122                       # Inst execution rate
system.cpu.iew.exec_refs                      3164329                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1073171                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  745377                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2123606                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1239                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               763                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1089612                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            15774822                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2091158                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46371                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15371376                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3444                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9651                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  31468                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16040                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           123224                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       126758                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        49961                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        23658                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12367                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  17237150                       # num instructions consuming a value
system.cpu.iew.wb_count                      15347879                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619602                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10680172                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.969107                       # insts written-back per cycle
system.cpu.iew.wb_sent                       15355389                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24270485                       # number of integer regfile reads
system.cpu.int_regfile_writes                12685205                       # number of integer regfile writes
system.cpu.ipc                               1.013584                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.013584                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27283      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11990076     77.77%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                35454      0.23%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42450      0.28%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               14591      0.09%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1572      0.01%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7039      0.05%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15113      0.10%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14329      0.09%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               87338      0.57%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2272      0.01%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2075370     13.46%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1064277      6.90%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26475      0.17%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14111      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15417750                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  193836                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              389109                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       190223                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             236539                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15196631                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           38038064                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15157656                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16602446                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   15773374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15417750                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1448                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1064055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             20281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            432                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1449888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7571395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.036316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.578538                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2151542     28.42%     28.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              813981     10.75%     39.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1245883     16.46%     55.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1327953     17.54%     73.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2032036     26.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7571395                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.978072                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1146509                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             27822                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22514                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2123606                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1089612                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6247570                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    855                       # number of misc regfile writes
system.cpu.numCycles                          7794333                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    160                       # Number of system calls
system.cpu.rename.BlockCycles                  920281                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              17198485                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               21                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  87786                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1976574                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  20756                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5046                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              39730038                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               15953009                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18858823                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4367217                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  94384                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  31468                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                251750                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1660315                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            320916                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         25365747                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          24105                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1170                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    315995                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1232                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20517312                       # The number of ROB reads
system.cpu.rob.rob_writes                    31840791                       # The number of ROB writes
system.cpu.timesIdled                           22485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        51349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         103977                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              478                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          711                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            711                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               69                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12651                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1402                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8956                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1829                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12651                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        39318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        39318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1016448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1016448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1016448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14480                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12206534                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31422866                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               50042                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4868                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             56937                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1046                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2586                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2586                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          50042                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       102658                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        53944                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  156602                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2195328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1394432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3589760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11507                       # Total snoops (count)
system.l2bus.snoopTraffic                       89984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64132                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007656                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.087164                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    63641     99.23%     99.23% # Request fanout histogram
system.l2bus.snoop_fanout::1                      491      0.77%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64132                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21987598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             45813424                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            41167998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1111335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1111335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1111335                       # number of overall hits
system.cpu.icache.overall_hits::total         1111335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35061                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35061                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35061                       # number of overall misses
system.cpu.icache.overall_misses::total         35061                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    510049600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    510049600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    510049600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    510049600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1146396                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1146396                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1146396                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1146396                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.030584                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.030584                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.030584                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.030584                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14547.491515                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14547.491515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14547.491515                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14547.491515                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          195                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          755                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          755                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          755                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          755                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        34306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        34306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34306                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    449901200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    449901200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    449901200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    449901200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029925                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13114.359004                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13114.359004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13114.359004                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13114.359004                       # average overall mshr miss latency
system.cpu.icache.replacements                  34050                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1111335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1111335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35061                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35061                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    510049600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    510049600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1146396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1146396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.030584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.030584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14547.491515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14547.491515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          755                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          755                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        34306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    449901200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    449901200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13114.359004                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13114.359004                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.107790                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              735875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34050                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.611601                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.107790                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996515                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2327098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2327098                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2967727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2967727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2967727                       # number of overall hits
system.cpu.dcache.overall_hits::total         2967727                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        37049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        37049                       # number of overall misses
system.cpu.dcache.overall_misses::total         37049                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1792433999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1792433999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1792433999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1792433999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3004776                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3004776                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3004776                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3004776                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012330                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48380.091204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48380.091204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48380.091204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48380.091204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               747                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.576975                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1880                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3466                       # number of writebacks
system.cpu.dcache.writebacks::total              3466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23171                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23171                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23171                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13878                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18323                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    637874399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    637874399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    637874399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249164485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    887038884                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006098                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45962.991714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45962.991714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45962.991714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56055.002250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48411.225454                       # average overall mshr miss latency
system.cpu.dcache.replacements                  17298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1930694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1930694                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1653790400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1653790400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1965116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1965116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017517                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017517                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48044.576143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48044.576143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    502912400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    502912400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005746                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44540.997254                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44540.997254                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1037033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1037033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    138643599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    138643599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1039660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1039660                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52776.398553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52776.398553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134961999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134961999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52169.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52169.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4445                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4445                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249164485                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249164485                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56055.002250                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56055.002250                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.678644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              764876                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.217597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.115858                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   166.562786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821402                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.162659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          708                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.133789                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.866211                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6027874                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6027874                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           32267                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5450                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1008                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               38725                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          32267                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5450                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1008                       # number of overall hits
system.l2cache.overall_hits::total              38725                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2035                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8427                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3437                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13899                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2035                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8427                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3437                       # number of overall misses
system.l2cache.overall_misses::total            13899                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137650400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    575088000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238197666                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    950936066                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137650400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    575088000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238197666                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    950936066                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        34302                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13877                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4445                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           52624                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        34302                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13877                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4445                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          52624                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.059326                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607264                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.773228                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.264119                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.059326                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607264                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.773228                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.264119                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67641.474201                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68243.503026                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69303.947047                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68417.588747                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67641.474201                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68243.503026                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69303.947047                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68417.588747                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1402                       # number of writebacks
system.l2cache.writebacks::total                 1402                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           21                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           21                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2035                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8418                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13869                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2035                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8418                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          611                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14480                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121370400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    507448400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210057691                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    838876491                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121370400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    507448400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210057691                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     36236212                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    875112703                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.059326                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606615                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.768504                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.263549                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.059326                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606615                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.768504                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.275160                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59641.474201                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60281.349489                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61492.298302                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60485.722907                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59641.474201                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60281.349489                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61492.298302                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59306.402619                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60435.960152                       # average overall mshr miss latency
system.l2cache.replacements                     10457                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3466                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3466                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3466                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3466                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          379                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          379                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          611                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          611                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     36236212                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     36236212                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59306.402619                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59306.402619                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          756                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              756                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1830                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1830                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    125422000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    125422000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2586                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2586                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.707657                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.707657                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68536.612022                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68536.612022                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1829                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1829                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    110772800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    110772800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.707270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.707270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60564.680153                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60564.680153                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        32267                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4694                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1008                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        37969                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2035                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6597                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3437                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        12069                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137650400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    449666000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238197666                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    825514066                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        34302                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        11291                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4445                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        50038                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.059326                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.584271                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.773228                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.241197                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67641.474201                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68162.194937                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69303.947047                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68399.541470                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2035                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6589                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3416                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        12040                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121370400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    396675600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210057691                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    728103691                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.059326                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.583562                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.768504                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.240617                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59641.474201                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60202.701472                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61492.298302                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60473.728488                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3963.583279                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28966                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10457                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.770011                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    29.188286                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   714.035297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2262.511609                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   799.658113                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   158.189973                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007126                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.174325                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.552371                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.195229                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.967672                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          890                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3206                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          886                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3170                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.217285                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.782715                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               846249                       # Number of tag accesses
system.l2cache.tags.data_accesses              846249                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3117732800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          130240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          538752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        39104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              926720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       130240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        89728                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            89728                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2035                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8418                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          611                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14480                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1402                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1402                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41773945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          172802493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     70122751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     12542448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              297241637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41773945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41773945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28779888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28779888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28779888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41773945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         172802493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     70122751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     12542448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             326021524                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5298094400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 570795                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408904                       # Number of bytes of host memory used
host_op_rate                                  1039252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.35                       # Real time elapsed on the host
host_tick_rate                               67401446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18464541                       # Number of instructions simulated
sim_ops                                      33618637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002180                       # Number of seconds simulated
sim_ticks                                  2180361600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1041379                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10450                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1041344                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1040637                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1041379                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              742                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1041466                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      58                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  37902744                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10511497                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             10450                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1030555                       # Number of branches committed
system.cpu.commit.bw_lim_events               4288474                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          133818                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10564333                       # Number of instructions committed
system.cpu.commit.committedOps               18907881                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5415451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.491469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.050915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       161514      2.98%      2.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       202249      3.73%      6.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       737906     13.63%     20.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25308      0.47%     20.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4288474     79.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5415451                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  18897390                       # Number of committed integer instructions.
system.cpu.commit.loads                       1060644                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        10258      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17786216     94.07%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1060528      5.61%     99.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          50444      0.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          18907881                       # Class of committed instruction
system.cpu.commit.refs                        1111160                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10564333                       # Number of Instructions Simulated
system.cpu.committedOps                      18907881                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.515972                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.515972                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         1605                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         1645                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage           435                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 67859                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               19145563                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    72216                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5277647                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  10453                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 20893                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1071357                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            30                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       50617                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     1041466                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     71751                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5365891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    48                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10736927                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   20906                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.191063                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              72724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1040695                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.969752                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5449068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.521878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.955076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   114554      2.10%      2.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    34505      0.63%      2.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1014569     18.62%     21.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14452      0.27%     21.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4270988     78.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5449068                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       867                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      525                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1189631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1189630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1189630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1189630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1189630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1189631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    112214000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    112214800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    112213600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    112174800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7586786400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10482                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1030696                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.478037                       # Inst execution rate
system.cpu.iew.exec_refs                      1121977                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      50617                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24826                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1071605                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               400                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50767                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19041700                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1071360                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18963                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18958445                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    93                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10453                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   106                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               48                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        10961                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          252                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          158                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10324                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  39218850                       # num instructions consuming a value
system.cpu.iew.wb_count                      18949314                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.428769                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16815845                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.476362                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18957446                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32926313                       # number of integer regfile reads
system.cpu.int_regfile_writes                17865211                       # number of integer regfile writes
system.cpu.ipc                               1.938088                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.938088                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10442      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17844466     94.03%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    61      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  43      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   92      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  100      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1071174      5.64%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50548      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             237      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18977408                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     719                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1466                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          673                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1446                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18966247                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           43405727                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18948641                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19174076                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19041679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18977408                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          133818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3309                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       414653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5449068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.482689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.948409                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               78267      1.44%      1.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              120294      2.21%      3.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              939862     17.25%     20.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              265190      4.87%     25.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4045455     74.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5449068                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.481516                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       71751                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9999                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9890                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1071605                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50767                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3183459                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5450904                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   36013                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              28299733                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  28834                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    93942                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     41                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              74569646                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               19104141                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            28593174                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5264695                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  10453                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 43578                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   293439                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1446                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         33172841                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            387                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    111202                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20168676                       # The number of ROB reads
system.cpu.rob.rob_writes                    38117017                       # The number of ROB writes
system.cpu.timesIdled                              22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          36214                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 49                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               51205                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             104695                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18107                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         17818                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               340                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18107                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        54186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   54321                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2295872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2298752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                51                       # Total snoops (count)
system.l2bus.snoopTraffic                         448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              18158                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000055                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.007421                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    18157     99.99%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                18158                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21674400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             28737989                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               54000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        71687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            71687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        71687                       # number of overall hits
system.cpu.icache.overall_hits::total           71687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            64                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2262400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2262400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2262400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2262400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        71751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        71751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        71751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        71751                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000892                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000892                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000892                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000892                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        35350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        35350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        35350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        35350                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1574000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1574000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1574000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34977.777778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34977.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34977.777778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34977.777778                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        71687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           71687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2262400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2262400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        71751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        71751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000892                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000892                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        35350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        35350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1574000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34977.777778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34977.777778                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              135253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3005.622222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            143547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           143547                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1103712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1103712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1103712                       # number of overall hits
system.cpu.dcache.overall_hits::total         1103712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        18109                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18109                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18109                       # number of overall misses
system.cpu.dcache.overall_misses::total         18109                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    190892400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    190892400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    190892400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    190892400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1121821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1121821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1121821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1121821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016143                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10541.299906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10541.299906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10541.299906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10541.299906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        17811                       # number of writebacks
system.cpu.dcache.writebacks::total             17811                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           56                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        18053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18053                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18062                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    174847200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    174847200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    174847200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       315189                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    175162389                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9685.215754                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9685.215754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9685.215754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        35021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9697.840162                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1053196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1053196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18109                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    190892400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    190892400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1071305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1071305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10541.299906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10541.299906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    174847200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    174847200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9685.215754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9685.215754                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        50516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        50516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       315189                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       315189                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        35021                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        35021                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.896855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.697086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher    92.302914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.909860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.090140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          812                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.089844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2261704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2261704                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              25                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           18028                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               18058                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             25                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          18028                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total              18058                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1309600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1746800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       265595                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3321995                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1309600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1746800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       265595                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3321995                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        18053                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           18107                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        18053                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            9                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          18107                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.444444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.001385                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.444444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.002706                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.444444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.001385                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.444444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.002706                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65480                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        69872                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66398.750000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67795.816327                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65480                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        69872                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66398.750000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67795.816327                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              7                       # number of writebacks
system.l2cache.writebacks::total                    7                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1149600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1546800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       233595                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2929995                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1149600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1546800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       233595                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2929995                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.444444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.001385                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.444444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.002706                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.444444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.001385                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.444444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.002706                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57480                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        61872                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58398.750000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59795.816327                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57480                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        61872                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58398.750000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59795.816327                       # average overall mshr miss latency
system.l2cache.replacements                        51                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        17811                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17811                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        17811                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17811                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        18028                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        18058                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1309600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1746800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       265595                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3321995                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18053                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18107                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.444444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.001385                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.444444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.002706                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65480                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        69872                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66398.750000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67795.816327                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1149600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1546800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       233595                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2929995                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.444444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001385                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.444444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.002706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57480                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        61872                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58398.750000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59795.816327                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    132                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   51                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.588235                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.994967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   978.970645                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2196.006153                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   720.028023                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   160.000211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.239007                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.536134                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.175788                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.039063                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          882                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3214                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          882                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3214                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.215332                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.784668                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               289763                       # Number of tag accesses
system.l2cache.tags.data_accesses              289763                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2180361600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              448                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   7                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             587059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             733823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       117412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1438294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        587059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            587059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          205471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                205471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          205471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            587059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            733823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       117412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1643764                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 5371499200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               21017369                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414024                       # Number of bytes of host memory used
host_op_rate                                 38295792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.89                       # Real time elapsed on the host
host_tick_rate                               82820903                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18626375                       # Number of instructions simulated
sim_ops                                      33941337                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000073                       # Number of seconds simulated
sim_ticks                                    73404800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                32709                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1662                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32233                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              13869                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32709                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            18840                       # Number of indirect misses.
system.cpu.branchPred.lookups                   38707                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    3243                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1317                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    186570                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    98117                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1709                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33591                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50664                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           24839                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               161834                       # Number of instructions committed
system.cpu.commit.committedOps                 322700                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       150643                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.142151                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.647450                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41987     27.87%     27.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        18618     12.36%     40.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16696     11.08%     51.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22678     15.05%     66.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50664     33.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       150643                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      13703                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2863                       # Number of function calls committed.
system.cpu.commit.int_insts                    311536                       # Number of committed integer instructions.
system.cpu.commit.loads                         39575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1634      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           245006     75.92%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             111      0.03%     76.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              138      0.04%     76.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            482      0.15%     76.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.04%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              52      0.02%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3266      1.01%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2120      0.66%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4105      1.27%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            23      0.01%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37767     11.70%     91.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          25558      7.92%     99.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1808      0.56%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          502      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            322700                       # Class of committed instruction
system.cpu.commit.refs                          65635                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      161834                       # Number of Instructions Simulated
system.cpu.committedOps                        322700                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.133952                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.133952                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           75                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          117                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          235                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            69                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 14927                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 359927                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    41824                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     98010                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1720                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1369                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       42212                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            85                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       27019                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       38707                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     26782                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        114830                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   498                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         185402                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           295                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3440                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.210924                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              40948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              17112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.010299                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             157850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.330909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.862581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    55661     35.26%     35.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7585      4.81%     40.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5226      3.31%     43.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7615      4.82%     48.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    81763     51.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               157850                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     23411                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12208                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     17156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     17156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     17156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     17156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     17156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     17156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        54000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        54400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        69200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        69200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        69600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       978400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       982800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       982000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       980000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6968000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6961600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      135133200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           25662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2081                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34629                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.839297                       # Inst execution rate
system.cpu.iew.exec_refs                        68886                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26962                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9199                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 43424                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                138                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               226                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                28072                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              347528                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 41924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2315                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                337533                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     43                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    20                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1720                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    84                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2443                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3851                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2012                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1629                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            452                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    366148                       # num instructions consuming a value
system.cpu.iew.wb_count                        336318                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627339                       # average fanout of values written-back
system.cpu.iew.wb_producers                    229699                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.832676                       # insts written-back per cycle
system.cpu.iew.wb_sent                         336779                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   506210                       # number of integer regfile reads
system.cpu.int_regfile_writes                  261994                       # number of integer regfile writes
system.cpu.ipc                               0.881871                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.881871                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2015      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                257347     75.72%     76.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  112      0.03%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   159      0.05%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 538      0.16%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 156      0.05%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   64      0.02%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3348      0.99%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2203      0.65%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                4122      1.21%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.02%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                40420     11.89%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26626      7.83%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2058      0.61%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            606      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 339845                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   14415                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               28857                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        14231                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15985                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 323415                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             809131                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       322087                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            356394                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     347290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    339845                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 238                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           24839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               445                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        157850                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.152962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.539471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               39192     24.83%     24.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               16937     10.73%     35.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24565     15.56%     51.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               34846     22.08%     73.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               42310     26.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          157850                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.851895                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       26833                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            82                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               222                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              314                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                43424                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28072                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  139816                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                           183512                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   10721                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                357359                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    297                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    42999                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    275                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                910041                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 356303                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              393546                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     98123                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1720                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2496                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    36212                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             24793                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           536853                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1791                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1815                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             95                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       447518                       # The number of ROB reads
system.cpu.rob.rob_writes                      702328                       # The number of ROB writes
system.cpu.timesIdled                             464                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2199                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               18                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                427                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict              416                       # Transaction distribution
system.membus.trans_dist::ReadExReq                27                       # Transaction distribution
system.membus.trans_dist::ReadExResp               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           427                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 454                       # Request fanout histogram
system.membus.reqLayer2.occupancy              426441                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy             980259                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1052                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           278                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1280                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 47                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                47                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1053                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2086                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1212                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3298                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        44480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        41152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    85632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               471                       # Total snoops (count)
system.l2bus.snoopTraffic                        2496                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1571                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015277                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122691                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1547     98.47%     98.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                       24      1.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1571                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              485199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1089941                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              834399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        73404800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        25994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            25994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        25994                       # number of overall hits
system.cpu.icache.overall_hits::total           25994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28635600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28635600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28635600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28635600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        26782                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        26782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        26782                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        26782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029423                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029423                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029423                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029423                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36339.593909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36339.593909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36339.593909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36339.593909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          696                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23931200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23931200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23931200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23931200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025988                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025988                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025988                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025988                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34383.908046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34383.908046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34383.908046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34383.908046                       # average overall mshr miss latency
system.cpu.icache.replacements                    695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        25994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           25994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28635600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28635600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        26782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        26782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029423                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36339.593909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36339.593909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23931200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23931200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34383.908046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34383.908046                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              372934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            392.149317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             54259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            54259                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        65274                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            65274                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        65274                       # number of overall hits
system.cpu.dcache.overall_hits::total           65274                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          572                       # number of overall misses
system.cpu.dcache.overall_misses::total           572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19000800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19000800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19000800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19000800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        65846                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        65846                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        65846                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        65846                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008687                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33218.181818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33218.181818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33218.181818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33218.181818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                22                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          239                       # number of writebacks
system.cpu.dcache.writebacks::total               239                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          348                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11123200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11123200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11123200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3030338                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14153538                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005285                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006136                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31963.218391                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31963.218391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31963.218391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54113.178571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35033.509901                       # average overall mshr miss latency
system.cpu.dcache.replacements                    404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        39204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           39204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16921600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16921600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        39729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        39729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32231.619048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32231.619048                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          301                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9081600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9081600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30171.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30171.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2079200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2079200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44238.297872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44238.297872                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           47                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2041600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2041600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001800                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43438.297872                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43438.297872                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3030338                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3030338                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54113.178571                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54113.178571                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3031187                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2122.679972                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   923.757520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   100.242480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.902107                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.097893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          100                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          924                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          551                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.097656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            132096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           132096                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             417                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             217                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 652                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            417                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            217                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           18                       # number of overall hits
system.l2cache.overall_hits::total                652                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           279                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           131                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               448                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          279                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          131                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           38                       # number of overall misses
system.l2cache.overall_misses::total              448                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     19582800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8868400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2842758                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31293958                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     19582800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8868400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2842758                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31293958                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          696                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          348                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1100                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          696                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          348                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1100                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.400862                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.376437                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.678571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.407273                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.400862                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.376437                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.678571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.407273                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70189.247312                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67697.709924                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74809.421053                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69852.584821                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70189.247312                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67697.709924                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74809.421053                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69852.584821                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             39                       # number of writebacks
system.l2cache.writebacks::total                   39                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          131                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          131                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            7                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     17358800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7820400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2538758                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27717958                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     17358800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7820400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2538758                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       411193                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     28129151                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.400862                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.376437                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.678571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.407273                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.400862                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.376437                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.678571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.413636                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62217.921147                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59697.709924                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66809.421053                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61870.441964                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62217.921147                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59697.709924                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66809.421053                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58741.857143                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61822.309890                       # average overall mshr miss latency
system.l2cache.replacements                       459                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          239                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          239                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          239                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          239                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            7                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       411193                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       411193                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58741.857143                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58741.857143                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           27                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             27                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1814800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1814800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           47                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.574468                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.574468                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67214.814815                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67214.814815                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           27                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           27                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1598800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1598800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.574468                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.574468                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59214.814815                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59214.814815                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          417                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          197                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          632                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          279                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     19582800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7053600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2842758                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29479158                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          696                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          301                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.400862                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.345515                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.678571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.399810                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70189.247312                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67823.076923                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74809.421053                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70021.752969                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          279                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     17358800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6221600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2538758                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     26119158                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.400862                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.345515                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.678571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.399810                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62217.921147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59823.076923                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66809.421053                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62040.755344                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 113465                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4555                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                24.909989                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.059190                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1061.973027                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2157.114673                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   679.892295                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   154.960814                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010268                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.259271                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.526639                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.165989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037832                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          789                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3307                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          743                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2894                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.192627                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.807373                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18011                       # Number of tag accesses
system.l2cache.tags.data_accesses               18011                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     73404800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           17792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          17792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2496                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              278                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              131                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            7                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  454                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            39                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  39                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          242381970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          114215964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     33131348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6103143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              395832425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     242381970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         242381970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        34003226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              34003226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        34003226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         242381970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         114215964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     33131348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6103143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             429835651                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
