
*** Running vivado
    with args -log cam_Accel_Conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cam_Accel_Conv_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source cam_Accel_Conv_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.223 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/base'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/base' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/base/base.runs/cam_Accel_Conv_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.223 ; gain = 0.000
Command: synth_design -top cam_Accel_Conv_0_0 -part xczu3eg-sfvc784-1-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cam_Accel_Conv_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1534.109 ; gain = 73.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cam_Accel_Conv_0_0' [d:/base/base.srcs/sources_1/bd/cam/ip/cam_Accel_Conv_0_0/synth/cam_Accel_Conv_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'Accel_Conv' [D:/base/source/Accel_Conv.v:1]
	Parameter FM_ADDR_BIT bound to: 12 - type: integer 
	Parameter WEIGHT_AXI_ADDR_BIT bound to: 14 - type: integer 
	Parameter WEIGHTBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter BIASBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter FM_DEPTH bound to: 4096 - type: integer 
	Parameter WEIGHTBUF_DEPTH bound to: 128 - type: integer 
	Parameter BIASBUF_DEPTH bound to: 128 - type: integer 
	Parameter LINEBUFFER_LEN1 bound to: 15 - type: integer 
	Parameter LINEBUFFER_LEN2 bound to: 13 - type: integer 
	Parameter LINEBUFFER_LEN3 bound to: 26 - type: integer 
	Parameter LINEBUFFER_LEN4 bound to: 52 - type: integer 
	Parameter LINEBUFFER_LEN5 bound to: 104 - type: integer 
	Parameter LINEBUFFER_LEN6 bound to: 208 - type: integer 
	Parameter IFM_RAM_STYLE bound to: block - type: string 
	Parameter WEIGHT_RAM_STYLE bound to: distributed - type: string 
	Parameter BIAS_RAM_STYLE bound to: distributed - type: string 
	Parameter OFM_RAM_STYLE bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'global_para_gen' [D:/base/source/global_para_gen.v:1]
	Parameter FM_ADDR_BIT bound to: 12 - type: integer 
	Parameter LINEBUFFER_LEN1 bound to: 15 - type: integer 
	Parameter LINEBUFFER_LEN2 bound to: 13 - type: integer 
	Parameter LINEBUFFER_LEN3 bound to: 26 - type: integer 
	Parameter LINEBUFFER_LEN4 bound to: 52 - type: integer 
	Parameter LINEBUFFER_LEN5 bound to: 104 - type: integer 
	Parameter LINEBUFFER_LEN6 bound to: 208 - type: integer 
	Parameter FM_COL_0 bound to: 15 - type: integer 
	Parameter FM_COL_1 bound to: 9'b000011100 
	Parameter FM_COL_2 bound to: 9'b000110110 
	Parameter FM_COL_3 bound to: 9'b001101010 
	Parameter FM_COL_4 bound to: 9'b011010010 
	Parameter FM_COL_5 bound to: 9'b110100010 
INFO: [Synth 8-226] default block is never used [D:/base/source/global_para_gen.v:84]
INFO: [Synth 8-226] default block is never used [D:/base/source/global_para_gen.v:118]
INFO: [Synth 8-6155] done synthesizing module 'global_para_gen' (1#1) [D:/base/source/global_para_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface_axilite_ctrl' [D:/base/source/interface_axilite_ctrl.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/base/source/interface_axilite_ctrl.v:203]
INFO: [Synth 8-226] default block is never used [D:/base/source/interface_axilite_ctrl.v:320]
INFO: [Synth 8-6155] done synthesizing module 'interface_axilite_ctrl' (2#1) [D:/base/source/interface_axilite_ctrl.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'S_AXI_AWADDR' does not match port width (4) of module 'interface_axilite_ctrl' [D:/base/source/Accel_Conv.v:300]
WARNING: [Synth 8-689] width (5) of port connection 'S_AXI_ARADDR' does not match port width (4) of module 'interface_axilite_ctrl' [D:/base/source/Accel_Conv.v:311]
INFO: [Synth 8-6157] synthesizing module 'generate_ctrl_signal' [D:/base/source/generate_ctrl_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_ctrl_task' [D:/base/source/com_ctrl_task.v:1]
	Parameter POLARITY bound to: 1'b1 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter PENDING bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'com_ctrl_task' (3#1) [D:/base/source/com_ctrl_task.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_ctrl_task__parameterized0' [D:/base/source/com_ctrl_task.v:1]
	Parameter POLARITY bound to: 1'b0 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter PENDING bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'com_ctrl_task__parameterized0' (3#1) [D:/base/source/com_ctrl_task.v:1]
INFO: [Synth 8-6155] done synthesizing module 'generate_ctrl_signal' (4#1) [D:/base/source/generate_ctrl_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface_axis_slave' [D:/base/source/interface_axis_slave.v:1]
	Parameter ADDR_BIT bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter SET bound to: 2'b01 
	Parameter FINISH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'interface_axis_slave' (5#1) [D:/base/source/interface_axis_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface_axis_master' [D:/base/source/interface_axis_master.v:1]
	Parameter ADDR_BIT bound to: 16 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter RUNNING bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/base/source/interface_axis_master.v:55]
INFO: [Synth 8-6155] done synthesizing module 'interface_axis_master' (6#1) [D:/base/source/interface_axis_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_buf_sel' [D:/base/source/axis_buf_sel.v:1]
	Parameter DMA_ADDR_BIT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_buf_sel' (7#1) [D:/base/source/axis_buf_sel.v:1]
INFO: [Synth 8-6157] synthesizing module 'global_data_beat' [D:/base/source/global_data_beat.v:1]
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter RUNNING bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg' (8#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized0' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized0' (8#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized1' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized1' (8#1) [D:/base/source/com_shift_reg.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'si' does not match port width (12) of module 'com_shift_reg__parameterized1' [D:/base/source/global_data_beat.v:138]
WARNING: [Synth 8-689] width (16) of port connection 'so' does not match port width (12) of module 'com_shift_reg__parameterized1' [D:/base/source/global_data_beat.v:139]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized2' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized2' (8#1) [D:/base/source/com_shift_reg.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'si' does not match port width (12) of module 'com_shift_reg__parameterized2' [D:/base/source/global_data_beat.v:146]
WARNING: [Synth 8-689] width (16) of port connection 'so' does not match port width (12) of module 'com_shift_reg__parameterized2' [D:/base/source/global_data_beat.v:147]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized3' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized3' (8#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_negedge_detect' [D:/base/source/com_negedge_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'com_negedge_detect' (9#1) [D:/base/source/com_negedge_detect.v:1]
INFO: [Synth 8-226] default block is never used [D:/base/source/global_data_beat.v:192]
INFO: [Synth 8-6155] done synthesizing module 'global_data_beat' (10#1) [D:/base/source/global_data_beat.v:1]
INFO: [Synth 8-6157] synthesizing module 'accel_top' [D:/base/source/accel_top.v:1]
	Parameter IFMBUF_ADDR_BIT bound to: 13 - type: integer 
	Parameter WEIGHTBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter BIASBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter ACC_ADDR_BIT bound to: 12 - type: integer 
	Parameter OFMBUF_ADDR_BIT bound to: 12 - type: integer 
	Parameter IFMBUF_DEPTH bound to: 8192 - type: integer 
	Parameter WEIGHTBUF_DEPTH bound to: 128 - type: integer 
	Parameter BIASBUF_DEPTH bound to: 128 - type: integer 
	Parameter ACC_DEPTH bound to: 4096 - type: integer 
	Parameter OFMBUF_DEPTH bound to: 4096 - type: integer 
	Parameter LINEBUFFER_LEN1 bound to: 15 - type: integer 
	Parameter LINEBUFFER_LEN2 bound to: 13 - type: integer 
	Parameter LINEBUFFER_LEN3 bound to: 26 - type: integer 
	Parameter LINEBUFFER_LEN4 bound to: 52 - type: integer 
	Parameter LINEBUFFER_LEN5 bound to: 104 - type: integer 
	Parameter LINEBUFFER_LEN6 bound to: 208 - type: integer 
	Parameter IFM_RAM_STYLE bound to: block - type: string 
	Parameter WEIGHT_RAM_STYLE bound to: distributed - type: string 
	Parameter BIAS_RAM_STYLE bound to: distributed - type: string 
	Parameter OFM_RAM_STYLE bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'buffer_ifm_1x8' [D:/base/source/buffer_ifm_1x8.v:1]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter ADDR_BIT bound to: 13 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_dual_port_ram' [D:/base/source/com_dual_port_ram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BIT bound to: 13 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_dual_port_ram' (11#1) [D:/base/source/com_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ifm_1x8' (12#1) [D:/base/source/buffer_ifm_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_weight_1x8x8' [D:/base/source/buffer_weight_1x8x8.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'buffer_weight_1x8' [D:/base/source/buffer_weight_1x8.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 72 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram' (13#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_weight_1x8' (14#1) [D:/base/source/buffer_weight_1x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_weight_1x8x8' (15#1) [D:/base/source/buffer_weight_1x8x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_bias' [D:/base/source/buffer_bias.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram__parameterized0' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram__parameterized0' (15#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_bias' (16#1) [D:/base/source/buffer_bias.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_sub_zero_point_1x8' [D:/base/source/module_sub_zero_point_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_sub_zero_point' [D:/base/source/cal_sub_zero_point.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_sub_zero_point' (17#1) [D:/base/source/cal_sub_zero_point.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_sub_zero_point_1x8' (18#1) [D:/base/source/module_sub_zero_point_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'linebuffer_3x3_collect' [D:/base/source/linebuffer_3x3_collect.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linebuffer_3x3_type_x6' [D:/base/source/linebuffer_3x3_type_x6.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized4' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized4' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized5' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized5' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized6' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized6' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized7' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 52 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized7' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized8' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 104 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized8' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized9' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 208 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized9' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_mux_int_6sel1' [D:/base/source/com_mux_int8_6sel1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'com_mux_int_6sel1' (19#1) [D:/base/source/com_mux_int8_6sel1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_3x3_type_x6' (20#1) [D:/base/source/linebuffer_3x3_type_x6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_3x3_collect' (21#1) [D:/base/source/linebuffer_3x3_collect.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_conv_kernel_1x2x8x4' [D:/base/source/module_conv_kernel_1x2x8x4.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_conv_kernel_1x2x8' [D:/base/source/module_conv_kernel_1x2x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_conv_kernel_1x2' [D:/base/source/module_conv_kernel_1x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_mult_int8_x2' [D:/base/source/cal_mul_int8_x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_mult_int8_x2_dsp' [D:/base/source/cal_mul_int8_x2_dsp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cal_mult_int8_x2_dsp' (22#1) [D:/base/source/cal_mul_int8_x2_dsp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cal_mult_int8_x2' (23#1) [D:/base/source/cal_mul_int8_x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_addtree_int16_x9' [D:/base/source/cal_addtree_int16_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_addtree_int16_x9' (24#1) [D:/base/source/cal_addtree_int16_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_conv_kernel_1x2' (25#1) [D:/base/source/module_conv_kernel_1x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_addtree_int18_x9' [D:/base/source/cal_addtree_int18_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_addtree_int18_x9' (26#1) [D:/base/source/cal_addtree_int18_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_conv_kernel_1x2x8' (27#1) [D:/base/source/module_conv_kernel_1x2x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_conv_kernel_1x2x8x4' (28#1) [D:/base/source/module_conv_kernel_1x2x8x4.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_acc_1x8' [D:/base/source/module_acc_1x8.v:1]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'module_acc' [D:/base/source/module_acc.v:1]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'com_dual_port_ram__parameterized0' [D:/base/source/com_dual_port_ram.v:1]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_dual_port_ram__parameterized0' (28#1) [D:/base/source/com_dual_port_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_acc' [D:/base/source/cal_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_acc' (29#1) [D:/base/source/cal_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_acc' (30#1) [D:/base/source/module_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_acc_1x8' (31#1) [D:/base/source/module_acc_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_quant_1x8' [D:/base/source/module_quant_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_quant' [D:/base/source/module_quant.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_sat_int18_int16' [D:/base/source/cal_sat_int18_int16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_sat_int18_int16' (32#1) [D:/base/source/cal_sat_int18_int16.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_scale' [D:/base/source/cal_scale.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_scale_mul' [D:/base/source/cal_scale_mul.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cal_scale_mul' (33#1) [D:/base/source/cal_scale_mul.v:2]
INFO: [Synth 8-6157] synthesizing module 'cal_scale_shift' [D:/base/source/cal_scale_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_scale_shift' (34#1) [D:/base/source/cal_scale_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_scale' (35#1) [D:/base/source/cal_scale.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_sat_int16_int8' [D:/base/source/cal_sat_int16_int8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_sat_int16_int8' (36#1) [D:/base/source/cal_sat_int16_int8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_quant' (37#1) [D:/base/source/module_quant.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_quant_1x8' (38#1) [D:/base/source/module_quant_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_leaky_relu_1x8' [D:/base/source/module_leaky_relu_1x8.v:1]
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram__parameterized1' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BIT bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram__parameterized1' (38#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_leaky_relu_1x8' (39#1) [D:/base/source/module_leaky_relu_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_relu_1x8' [D:/base/source/module_relu_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_relu' [D:/base/source/cal_relu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_relu' (40#1) [D:/base/source/cal_relu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_relu_1x8' (41#1) [D:/base/source/module_relu_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'linebuffer_2x2_collect' [D:/base/source/linebuffer_2x2_collect.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linebuffer_2x2_type_x4' [D:/base/source/linebuffer_2x2_type_x6.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_2x2_type_x4' (42#1) [D:/base/source/linebuffer_2x2_type_x6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_2x2_collect' (43#1) [D:/base/source/linebuffer_2x2_collect.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_pool_kernel_1x8' [D:/base/source/module_pool_kernel_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_pool_kernel' [D:/base/source/module_pool_kernel.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_max_2x2' [D:/base/source/cal_max_2x2.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cal_comparator' [D:/base/source/cal_comparator.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cal_comparator' (44#1) [D:/base/source/cal_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_max_2x2' (45#1) [D:/base/source/cal_max_2x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_pool_kernel' (46#1) [D:/base/source/module_pool_kernel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_pool_kernel_1x8' (47#1) [D:/base/source/module_pool_kernel_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_ofm' [D:/base/source/buffer_ofm.v:1]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram__parameterized2' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram__parameterized2' (47#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ofm' (48#1) [D:/base/source/buffer_ofm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'accel_top' (49#1) [D:/base/source/accel_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Accel_Conv' (50#1) [D:/base/source/Accel_Conv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cam_Accel_Conv_0_0' (51#1) [d:/base/base.srcs/sources_1/bd/cam/ip/cam_Accel_Conv_0_0/synth/cam_Accel_Conv_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1658.340 ; gain = 197.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1672.434 ; gain = 211.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1672.434 ; gain = 211.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1743.562 ; gain = 3.117

*** Running vivado
    with args -log cam_Accel_Conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cam_Accel_Conv_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source cam_Accel_Conv_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.590 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/base'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/base' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/base/base.runs/cam_Accel_Conv_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.590 ; gain = 0.000
Command: synth_design -top cam_Accel_Conv_0_0 -part xczu3eg-sfvc784-1-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'cam_Accel_Conv_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1534.664 ; gain = 73.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cam_Accel_Conv_0_0' [d:/base/base.srcs/sources_1/bd/cam/ip/cam_Accel_Conv_0_0/synth/cam_Accel_Conv_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'Accel_Conv' [D:/base/source/Accel_Conv.v:1]
	Parameter FM_ADDR_BIT bound to: 12 - type: integer 
	Parameter WEIGHT_AXI_ADDR_BIT bound to: 14 - type: integer 
	Parameter WEIGHTBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter BIASBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter FM_DEPTH bound to: 4096 - type: integer 
	Parameter WEIGHTBUF_DEPTH bound to: 128 - type: integer 
	Parameter BIASBUF_DEPTH bound to: 128 - type: integer 
	Parameter LINEBUFFER_LEN1 bound to: 15 - type: integer 
	Parameter LINEBUFFER_LEN2 bound to: 13 - type: integer 
	Parameter LINEBUFFER_LEN3 bound to: 26 - type: integer 
	Parameter LINEBUFFER_LEN4 bound to: 52 - type: integer 
	Parameter LINEBUFFER_LEN5 bound to: 104 - type: integer 
	Parameter LINEBUFFER_LEN6 bound to: 208 - type: integer 
	Parameter IFM_RAM_STYLE bound to: block - type: string 
	Parameter WEIGHT_RAM_STYLE bound to: distributed - type: string 
	Parameter BIAS_RAM_STYLE bound to: distributed - type: string 
	Parameter OFM_RAM_STYLE bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'global_para_gen' [D:/base/source/global_para_gen.v:1]
	Parameter FM_ADDR_BIT bound to: 12 - type: integer 
	Parameter LINEBUFFER_LEN1 bound to: 15 - type: integer 
	Parameter LINEBUFFER_LEN2 bound to: 13 - type: integer 
	Parameter LINEBUFFER_LEN3 bound to: 26 - type: integer 
	Parameter LINEBUFFER_LEN4 bound to: 52 - type: integer 
	Parameter LINEBUFFER_LEN5 bound to: 104 - type: integer 
	Parameter LINEBUFFER_LEN6 bound to: 208 - type: integer 
	Parameter FM_COL_0 bound to: 15 - type: integer 
	Parameter FM_COL_1 bound to: 9'b000011100 
	Parameter FM_COL_2 bound to: 9'b000110110 
	Parameter FM_COL_3 bound to: 9'b001101010 
	Parameter FM_COL_4 bound to: 9'b011010010 
	Parameter FM_COL_5 bound to: 9'b110100010 
INFO: [Synth 8-226] default block is never used [D:/base/source/global_para_gen.v:84]
INFO: [Synth 8-226] default block is never used [D:/base/source/global_para_gen.v:118]
INFO: [Synth 8-6155] done synthesizing module 'global_para_gen' (1#1) [D:/base/source/global_para_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface_axilite_ctrl' [D:/base/source/interface_axilite_ctrl.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/base/source/interface_axilite_ctrl.v:203]
INFO: [Synth 8-226] default block is never used [D:/base/source/interface_axilite_ctrl.v:320]
INFO: [Synth 8-6155] done synthesizing module 'interface_axilite_ctrl' (2#1) [D:/base/source/interface_axilite_ctrl.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'S_AXI_AWADDR' does not match port width (4) of module 'interface_axilite_ctrl' [D:/base/source/Accel_Conv.v:300]
WARNING: [Synth 8-689] width (5) of port connection 'S_AXI_ARADDR' does not match port width (4) of module 'interface_axilite_ctrl' [D:/base/source/Accel_Conv.v:311]
INFO: [Synth 8-6157] synthesizing module 'generate_ctrl_signal' [D:/base/source/generate_ctrl_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_ctrl_task' [D:/base/source/com_ctrl_task.v:1]
	Parameter POLARITY bound to: 1'b1 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter PENDING bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'com_ctrl_task' (3#1) [D:/base/source/com_ctrl_task.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_ctrl_task__parameterized0' [D:/base/source/com_ctrl_task.v:1]
	Parameter POLARITY bound to: 1'b0 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter PENDING bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'com_ctrl_task__parameterized0' (3#1) [D:/base/source/com_ctrl_task.v:1]
INFO: [Synth 8-6155] done synthesizing module 'generate_ctrl_signal' (4#1) [D:/base/source/generate_ctrl_signal.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface_axis_slave' [D:/base/source/interface_axis_slave.v:1]
	Parameter ADDR_BIT bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter SET bound to: 2'b01 
	Parameter FINISH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'interface_axis_slave' (5#1) [D:/base/source/interface_axis_slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'interface_axis_master' [D:/base/source/interface_axis_master.v:1]
	Parameter ADDR_BIT bound to: 16 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter RUNNING bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [D:/base/source/interface_axis_master.v:55]
INFO: [Synth 8-6155] done synthesizing module 'interface_axis_master' (6#1) [D:/base/source/interface_axis_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_buf_sel' [D:/base/source/axis_buf_sel.v:1]
	Parameter DMA_ADDR_BIT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_buf_sel' (7#1) [D:/base/source/axis_buf_sel.v:1]
INFO: [Synth 8-6157] synthesizing module 'global_data_beat' [D:/base/source/global_data_beat.v:1]
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter RUNNING bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg' (8#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized0' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized0' (8#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized1' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized1' (8#1) [D:/base/source/com_shift_reg.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'si' does not match port width (12) of module 'com_shift_reg__parameterized1' [D:/base/source/global_data_beat.v:138]
WARNING: [Synth 8-689] width (16) of port connection 'so' does not match port width (12) of module 'com_shift_reg__parameterized1' [D:/base/source/global_data_beat.v:139]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized2' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized2' (8#1) [D:/base/source/com_shift_reg.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'si' does not match port width (12) of module 'com_shift_reg__parameterized2' [D:/base/source/global_data_beat.v:146]
WARNING: [Synth 8-689] width (16) of port connection 'so' does not match port width (12) of module 'com_shift_reg__parameterized2' [D:/base/source/global_data_beat.v:147]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized3' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter SRL_STYLE_VAL bound to: srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized3' (8#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_negedge_detect' [D:/base/source/com_negedge_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'com_negedge_detect' (9#1) [D:/base/source/com_negedge_detect.v:1]
INFO: [Synth 8-226] default block is never used [D:/base/source/global_data_beat.v:192]
INFO: [Synth 8-6155] done synthesizing module 'global_data_beat' (10#1) [D:/base/source/global_data_beat.v:1]
INFO: [Synth 8-6157] synthesizing module 'accel_top' [D:/base/source/accel_top.v:1]
	Parameter IFMBUF_ADDR_BIT bound to: 13 - type: integer 
	Parameter WEIGHTBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter BIASBUF_ADDR_BIT bound to: 7 - type: integer 
	Parameter ACC_ADDR_BIT bound to: 12 - type: integer 
	Parameter OFMBUF_ADDR_BIT bound to: 12 - type: integer 
	Parameter IFMBUF_DEPTH bound to: 8192 - type: integer 
	Parameter WEIGHTBUF_DEPTH bound to: 128 - type: integer 
	Parameter BIASBUF_DEPTH bound to: 128 - type: integer 
	Parameter ACC_DEPTH bound to: 4096 - type: integer 
	Parameter OFMBUF_DEPTH bound to: 4096 - type: integer 
	Parameter LINEBUFFER_LEN1 bound to: 15 - type: integer 
	Parameter LINEBUFFER_LEN2 bound to: 13 - type: integer 
	Parameter LINEBUFFER_LEN3 bound to: 26 - type: integer 
	Parameter LINEBUFFER_LEN4 bound to: 52 - type: integer 
	Parameter LINEBUFFER_LEN5 bound to: 104 - type: integer 
	Parameter LINEBUFFER_LEN6 bound to: 208 - type: integer 
	Parameter IFM_RAM_STYLE bound to: block - type: string 
	Parameter WEIGHT_RAM_STYLE bound to: distributed - type: string 
	Parameter BIAS_RAM_STYLE bound to: distributed - type: string 
	Parameter OFM_RAM_STYLE bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'buffer_ifm_1x8' [D:/base/source/buffer_ifm_1x8.v:1]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter ADDR_BIT bound to: 13 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_dual_port_ram' [D:/base/source/com_dual_port_ram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BIT bound to: 13 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_dual_port_ram' (11#1) [D:/base/source/com_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ifm_1x8' (12#1) [D:/base/source/buffer_ifm_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_weight_1x8x8' [D:/base/source/buffer_weight_1x8x8.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'buffer_weight_1x8' [D:/base/source/buffer_weight_1x8.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 72 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram' (13#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_weight_1x8' (14#1) [D:/base/source/buffer_weight_1x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_weight_1x8x8' (15#1) [D:/base/source/buffer_weight_1x8x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_bias' [D:/base/source/buffer_bias.v:1]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram__parameterized0' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter ADDR_BIT bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram__parameterized0' (15#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_bias' (16#1) [D:/base/source/buffer_bias.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_sub_zero_point_1x8' [D:/base/source/module_sub_zero_point_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_sub_zero_point' [D:/base/source/cal_sub_zero_point.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_sub_zero_point' (17#1) [D:/base/source/cal_sub_zero_point.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_sub_zero_point_1x8' (18#1) [D:/base/source/module_sub_zero_point_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'linebuffer_3x3_collect' [D:/base/source/linebuffer_3x3_collect.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linebuffer_3x3_type_x6' [D:/base/source/linebuffer_3x3_type_x6.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized4' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized4' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized5' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized5' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized6' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized6' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized7' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 52 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized7' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized8' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 104 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized8' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_shift_reg__parameterized9' [D:/base/source/com_shift_reg.v:1]
	Parameter DEPTH bound to: 208 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SRL_STYLE_VAL bound to: reg_srl_reg - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_shift_reg__parameterized9' (18#1) [D:/base/source/com_shift_reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'com_mux_int_6sel1' [D:/base/source/com_mux_int8_6sel1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'com_mux_int_6sel1' (19#1) [D:/base/source/com_mux_int8_6sel1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_3x3_type_x6' (20#1) [D:/base/source/linebuffer_3x3_type_x6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_3x3_collect' (21#1) [D:/base/source/linebuffer_3x3_collect.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_conv_kernel_1x2x8x4' [D:/base/source/module_conv_kernel_1x2x8x4.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_conv_kernel_1x2x8' [D:/base/source/module_conv_kernel_1x2x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_conv_kernel_1x2' [D:/base/source/module_conv_kernel_1x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_mult_int8_x2' [D:/base/source/cal_mul_int8_x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_mult_int8_x2_dsp' [D:/base/source/cal_mul_int8_x2_dsp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cal_mult_int8_x2_dsp' (22#1) [D:/base/source/cal_mul_int8_x2_dsp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cal_mult_int8_x2' (23#1) [D:/base/source/cal_mul_int8_x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_addtree_int16_x9' [D:/base/source/cal_addtree_int16_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_addtree_int16_x9' (24#1) [D:/base/source/cal_addtree_int16_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_conv_kernel_1x2' (25#1) [D:/base/source/module_conv_kernel_1x2.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_addtree_int18_x9' [D:/base/source/cal_addtree_int18_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_addtree_int18_x9' (26#1) [D:/base/source/cal_addtree_int18_x9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_conv_kernel_1x2x8' (27#1) [D:/base/source/module_conv_kernel_1x2x8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_conv_kernel_1x2x8x4' (28#1) [D:/base/source/module_conv_kernel_1x2x8x4.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_acc_1x8' [D:/base/source/module_acc_1x8.v:1]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'module_acc' [D:/base/source/module_acc.v:1]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'com_dual_port_ram__parameterized0' [D:/base/source/com_dual_port_ram.v:1]
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_dual_port_ram__parameterized0' (28#1) [D:/base/source/com_dual_port_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_acc' [D:/base/source/cal_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_acc' (29#1) [D:/base/source/cal_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_acc' (30#1) [D:/base/source/module_acc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_acc_1x8' (31#1) [D:/base/source/module_acc_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_quant_1x8' [D:/base/source/module_quant_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_quant' [D:/base/source/module_quant.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_sat_int18_int16' [D:/base/source/cal_sat_int18_int16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_sat_int18_int16' (32#1) [D:/base/source/cal_sat_int18_int16.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_scale' [D:/base/source/cal_scale.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_scale_mul' [D:/base/source/cal_scale_mul.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cal_scale_mul' (33#1) [D:/base/source/cal_scale_mul.v:2]
INFO: [Synth 8-6157] synthesizing module 'cal_scale_shift' [D:/base/source/cal_scale_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_scale_shift' (34#1) [D:/base/source/cal_scale_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_scale' (35#1) [D:/base/source/cal_scale.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_sat_int16_int8' [D:/base/source/cal_sat_int16_int8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_sat_int16_int8' (36#1) [D:/base/source/cal_sat_int16_int8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_quant' (37#1) [D:/base/source/module_quant.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_quant_1x8' (38#1) [D:/base/source/module_quant_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_leaky_relu_1x8' [D:/base/source/module_leaky_relu_1x8.v:1]
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram__parameterized1' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter ADDR_BIT bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter RAM_STYLE_VAL bound to: distributed - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram__parameterized1' (38#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_leaky_relu_1x8' (39#1) [D:/base/source/module_leaky_relu_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_relu_1x8' [D:/base/source/module_relu_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_relu' [D:/base/source/cal_relu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_relu' (40#1) [D:/base/source/cal_relu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_relu_1x8' (41#1) [D:/base/source/module_relu_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'linebuffer_2x2_collect' [D:/base/source/linebuffer_2x2_collect.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'linebuffer_2x2_type_x4' [D:/base/source/linebuffer_2x2_type_x6.v:1]
	Parameter LEN1 bound to: 15 - type: integer 
	Parameter LEN2 bound to: 13 - type: integer 
	Parameter LEN3 bound to: 26 - type: integer 
	Parameter LEN4 bound to: 52 - type: integer 
	Parameter LEN5 bound to: 104 - type: integer 
	Parameter LEN6 bound to: 208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_2x2_type_x4' (42#1) [D:/base/source/linebuffer_2x2_type_x6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer_2x2_collect' (43#1) [D:/base/source/linebuffer_2x2_collect.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_pool_kernel_1x8' [D:/base/source/module_pool_kernel_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'module_pool_kernel' [D:/base/source/module_pool_kernel.v:1]
INFO: [Synth 8-6157] synthesizing module 'cal_max_2x2' [D:/base/source/cal_max_2x2.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cal_comparator' [D:/base/source/cal_comparator.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cal_comparator' (44#1) [D:/base/source/cal_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cal_max_2x2' (45#1) [D:/base/source/cal_max_2x2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_pool_kernel' (46#1) [D:/base/source/module_pool_kernel.v:1]
INFO: [Synth 8-6155] done synthesizing module 'module_pool_kernel_1x8' (47#1) [D:/base/source/module_pool_kernel_1x8.v:1]
INFO: [Synth 8-6157] synthesizing module 'buffer_ofm' [D:/base/source/buffer_ofm.v:1]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6157] synthesizing module 'com_simple_dual_port_ram__parameterized2' [D:/base/source/com_simple_dual_port_ram.v:1]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter ADDR_BIT bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter RAM_STYLE_VAL bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'com_simple_dual_port_ram__parameterized2' (47#1) [D:/base/source/com_simple_dual_port_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'buffer_ofm' (48#1) [D:/base/source/buffer_ofm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'accel_top' (49#1) [D:/base/source/accel_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Accel_Conv' (50#1) [D:/base/source/Accel_Conv.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cam_Accel_Conv_0_0' (51#1) [d:/base/base.srcs/sources_1/bd/cam/ip/cam_Accel_Conv_0_0/synth/cam_Accel_Conv_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1659.312 ; gain = 198.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1673.207 ; gain = 212.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1673.207 ; gain = 212.148
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.930 ; gain = 3.352
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2005.531 ; gain = 1.160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2087.969 ; gain = 82.398
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:02:13 . Memory (MB): peak = 2087.969 ; gain = 626.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:02:13 . Memory (MB): peak = 2087.969 ; gain = 626.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:13 . Memory (MB): peak = 2087.969 ; gain = 626.910
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'com_ctrl_task'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'com_ctrl_task__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'interface_axis_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 RUNNING |                               01 |                               01
                 PENDING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'com_ctrl_task'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 RUNNING |                               01 |                               01
                 PENDING |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'com_ctrl_task__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     SET |                               01 |                               01
                  FINISH |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'interface_axis_slave'
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"com_dual_port_ram:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "com_dual_port_ram:/RAM_reg"
INFO: [Synth 8-3971] The signal "com_dual_port_ram:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"com_dual_port_ram__parameterized0:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "com_dual_port_ram__parameterized0:/RAM_reg"
INFO: [Synth 8-3971] The signal "com_dual_port_ram__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"com_simple_dual_port_ram__parameterized2:/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "com_simple_dual_port_ram__parameterized2:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "com_simple_dual_port_ram__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "com_simple_dual_port_ram__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "com_simple_dual_port_ram__parameterized2:/RAM_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:02:21 . Memory (MB): peak = 2087.969 ; gain = 626.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 288   
	   2 Input   18 Bit       Adders := 8     
	   4 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 303   
	   2 Input    9 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 64    
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 320   
	               16 Bit    Registers := 30    
	               12 Bit    Registers := 13    
	                9 Bit    Registers := 292   
	                8 Bit    Registers := 10289 
	                7 Bit    Registers := 16    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 96    
+---RAMs : 
	             256K Bit	(4096 X 64 bit)          RAMs := 1     
	              72K Bit	(4096 X 18 bit)          RAMs := 8     
	              64K Bit	(8192 X 8 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 24    
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 4     
	   4 Input   12 Bit        Muxes := 2     
	   7 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 40    
	   7 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 19    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP DOUT_reg, operation Mode is: ((D'+A2)*B'')'.
DSP Report: register D_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_PORT_REG_reg is absorbed into DSP DOUT_reg.
DSP Report: register DOUT_reg is absorbed into DSP DOUT_reg.
DSP Report: register MULT_RES_reg is absorbed into DSP DOUT_reg.
DSP Report: register A_Plus_D_reg is absorbed into DSP DOUT_reg.
DSP Report: operator MULT_RES0 is absorbed into DSP DOUT_reg.
DSP Report: operator A_Plus_D0 is absorbed into DSP DOUT_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
DSP Report: Generating DSP dout_reg, operation Mode is: (A2*B2)'.
DSP Report: register scale_d_reg is absorbed into DSP dout_reg.
DSP Report: register val_d_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: register dout_t_reg is absorbed into DSP dout_reg.
DSP Report: operator dout_t0 is absorbed into DSP dout_reg.
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_0/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_0/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_1/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_1/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_2/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_2/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_3/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_3/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_4/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_4/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_5/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_5/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_6/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_6/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_7/u_com_dual_port_ram_ofm/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_module_acc_1x8/u_module_acc_7/u_com_dual_port_ram_ofm/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_0/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_0/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_1/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_1/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_2/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_2/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_3/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_3/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_4/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_4/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_5/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_5/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_6/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_6/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_7/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "cam_Accel_Conv_0_0/u_buffer_ifm_1x8/u_com_dual_port_ram_7/RAM_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"cam_Accel_Conv_0_0/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "cam_Accel_Conv_0_0/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "cam_Accel_Conv_0_0/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "cam_Accel_Conv_0_0/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "cam_Accel_Conv_0_0/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:52 ; elapsed = 00:04:28 . Memory (MB): peak = 2087.969 ; gain = 626.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name        | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_0/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_1/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_2/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_3/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_4/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_5/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_6/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_7/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_0/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_1/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_2/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_3/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_4/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_5/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_6/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_7/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg                 | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
+-------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------------+----------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name        | RTL Object                                                                       | Inference      | Size (Depth x Width) | Primitives                 | 
+-------------------+----------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_0/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_1/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_2/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_3/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_4/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_5/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_6/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_7/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_0/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_1/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_2/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_3/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_4/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_5/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_6/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_7/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
+-------------------+----------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_mult_int8_x2_dsp | ((D'+A2)*B'')' | 9      | 10     | -      | 27     | 37     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cal_scale_mul        | (A2*B2)'       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:30 ; elapsed = 00:05:14 . Memory (MB): peak = 2523.371 ; gain = 1062.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:05:14 . Memory (MB): peak = 2524.066 ; gain = 1063.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name        | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_0/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_1/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_2/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_3/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_4/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_5/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_6/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_module_acc_1x8/u_module_acc_7/u_com_dual_port_ram_ofm/RAM_reg | 4 K x 18(READ_FIRST)   | W |   | 4 K x 18(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_0/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_1/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_2/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_3/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_4/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_5/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_6/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ifm_1x8/u_com_dual_port_ram_7/RAM_reg                  | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 2               | 
|cam_Accel_Conv_0_0 | u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg                 | 4 K x 64(READ_FIRST)   | W |   | 4 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 1      | 7      | 4,2,1,1         | 
+-------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+-------------------+----------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name        | RTL Object                                                                       | Inference      | Size (Depth x Width) | Primitives                 | 
+-------------------+----------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_0/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_1/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_2/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_3/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_4/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_5/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_6/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_bias/u_com_simple_dual_port_ram_7/RAM_reg                               | User Attribute | 128 x 18             | RAM64M8 x 6	               | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_0/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_1/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_2/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_3/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_4/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_5/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_6/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_0/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_1/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_2/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_3/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_4/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_5/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_6/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | u_buffer_weight_1x8x8/u_buffer_weight_1x8_7/u_com_simple_dual_port_ram_7/RAM_reg | User Attribute | 128 x 72             | RAM64X1D x 4	RAM64M8 x 20	 | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_0/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_1/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_2/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_3/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_4/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_5/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_6/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
|cam_Accel_Conv_0_0 | inst_module_leaky_relu_1x8/u_com_simple_dual_port_ram_7/RAM_reg                  | User Attribute | 256 x 8              | RAM64X1D x 4	RAM64M8 x 4	  | 
+-------------------+----------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_0/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_1/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_2/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_3/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_4/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_5/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_6/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_module_acc_1x8/u_module_acc_7/u_com_dual_port_ram_ofm/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_0/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_1/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_2/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_3/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_4/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_5/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_6/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ifm_1x8/u_com_dual_port_ram_7/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_accel_top/u_buffer_ofm/u_com_simple_dual_port_ram/RAM_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:54 ; elapsed = 00:05:39 . Memory (MB): peak = 2599.109 ; gain = 1138.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:14 ; elapsed = 00:06:01 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:14 ; elapsed = 00:06:02 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:38 ; elapsed = 00:06:27 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:40 ; elapsed = 00:06:28 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:42 ; elapsed = 00:06:30 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:43 ; elapsed = 00:06:32 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]                                                       | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]                                                       | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]                                                       | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]                                                       | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7]                                                     | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7]                                                     | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_2_segment_1/genblk1[15].sreg_reg[15][7]                                                       | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_2_segment_2/genblk1[13].sreg_reg[13][7]                                                       | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_2_segment_3/genblk1[26].sreg_reg[26][7]                                                       | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_2_segment_4/genblk1[52].sreg_reg[52][7]                                                       | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_2_segment_5/genblk1[104].sreg_reg[104][7]                                                     | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|linebuffer_3x3_type_x6 | u_com_shift_reg_line_2_segment_6/genblk1[208].sreg_reg[208][7]                                                     | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_0/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_0/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_0/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_0/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_0/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_0/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_1/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_1/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_1/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_1/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_1/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_1/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_2/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_2/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_2/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_2/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_2/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_2/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_3/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_3/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_3/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_3/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_3/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_3/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_4/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_4/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_4/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_4/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_4/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_4/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_5/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_5/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_5/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_5/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_5/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_5/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_6/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_6/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_6/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_6/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_6/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_6/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_7/u_com_shift_reg_line_1_segment_1/genblk1[15].sreg_reg[15][7]   | 15     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_7/u_com_shift_reg_line_1_segment_2/genblk1[13].sreg_reg[13][7]   | 13     | 8     | NO           | YES                | YES               | 8      | 0       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_7/u_com_shift_reg_line_1_segment_3/genblk1[26].sreg_reg[26][7]   | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_7/u_com_shift_reg_line_1_segment_4/genblk1[52].sreg_reg[52][7]   | 52     | 8     | NO           | YES                | YES               | 0      | 16      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_7/u_com_shift_reg_line_1_segment_5/genblk1[104].sreg_reg[104][7] | 104    | 8     | NO           | YES                | YES               | 0      | 32      | 
|accel_top__GCB0        | u_linebuffer_2x2_collect/u_linebuffer_2x2_type_x4_7/u_com_shift_reg_line_1_segment_6/genblk1[208].sreg_reg[208][7] | 208    | 8     | NO           | YES                | YES               | 0      | 56      | 
|Accel_Conv__GC0        | u_global_data_beat/u_com_shift_reg_2/genblk1[9].sreg_reg[9][0]                                                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Accel_Conv__GC0        | u_global_data_beat/u_com_shift_reg_3/genblk1[18].sreg_reg[18][0]                                                   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Accel_Conv__GC0        | u_global_data_beat/u_com_shift_reg_4/genblk1[2].sreg_reg[2][11]                                                    | 2      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|Accel_Conv__GC0        | u_global_data_beat/u_com_shift_reg_5/genblk1[7].sreg_reg[7][11]                                                    | 7      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|Accel_Conv__GC0        | u_global_data_beat/u_com_shift_reg_6/genblk1[10].sreg_reg[10][0]                                                   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam_Accel_Conv_0_0     | inst/u_global_data_beat/pool_valid_d3_s2_reg                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam_Accel_Conv_0_0     | inst/u_global_data_beat/pool_valid_d4_s1_reg                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cam_Accel_Conv_0_0     | inst/u_global_data_beat/pool_zero_d3_s1_reg                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1564|
|2     |DSP_ALU         |   296|
|3     |DSP_A_B_DATA    |   296|
|5     |DSP_C_DATA      |   296|
|6     |DSP_MULTIPLIER  |   296|
|8     |DSP_M_DATA      |   296|
|9     |DSP_OUTPUT      |   296|
|10    |DSP_PREADD      |   296|
|11    |DSP_PREADD_DATA |   296|
|13    |LUT1            |    58|
|14    |LUT2            |   668|
|15    |LUT3            | 10365|
|16    |LUT4            |  5045|
|17    |LUT5            |   460|
|18    |LUT6            |  1177|
|19    |RAM64M8         |  1360|
|20    |RAM64X1D        |   288|
|21    |RAMB18E2        |     1|
|22    |RAMB36E2        |    39|
|30    |SRL16E          |   414|
|31    |SRLC32E         |  2688|
|32    |FDRE            | 14964|
|33    |FDSE            |   243|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:43 ; elapsed = 00:06:32 . Memory (MB): peak = 2629.809 ; gain = 1168.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:08 ; elapsed = 00:05:17 . Memory (MB): peak = 2629.809 ; gain = 753.988
Synthesis Optimization Complete : Time (s): cpu = 00:05:44 ; elapsed = 00:06:32 . Memory (MB): peak = 2629.809 ; gain = 1168.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3508 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 18 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2878.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1944 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 296 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1360 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:21 ; elapsed = 00:08:37 . Memory (MB): peak = 2878.406 ; gain = 1797.816
INFO: [Common 17-1381] The checkpoint 'D:/base/base.runs/cam_Accel_Conv_0_0_synth_1/cam_Accel_Conv_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2878.406 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2878.406 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2878.406 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 1097 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/base/base.runs/cam_Accel_Conv_0_0_synth_1/cam_Accel_Conv_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2878.406 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cam_Accel_Conv_0_0_utilization_synth.rpt -pb cam_Accel_Conv_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2878.406 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2878.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 21 00:07:40 2021...
