Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 09:23:05 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.829        0.000                      0                  878        0.117        0.000                      0                  878        3.750        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.829        0.000                      0                  878        0.117        0.000                      0                  878        3.750        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 player_mode/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_score_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 2.274ns (37.156%)  route 3.846ns (62.844%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    player_mode/clk
    SLICE_X59Y66         FDSE                                         r  player_mode/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDSE (Prop_fdse_C_Q)         0.456     5.657 r  player_mode/D_player_x_pos_q_reg[0]/Q
                         net (fo=16, routed)          1.019     6.676    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22/O
                         net (fo=1, routed)           0.425     7.225    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13/O
                         net (fo=5, routed)           0.647     7.996    player_mode/ram/alu_game/M_alu_game_a1__1
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_3/O
                         net (fo=30, routed)          0.624     8.744    player_mode/ram/alu_game/FSM_sequential_D_fsm_q_reg[0]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.118     8.862 r  player_mode/ram/alu_game/i__carry_i_1/O
                         net (fo=1, routed)           0.524     9.385    player_mode/ram/alu_game/M_alu_game_a[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.094 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.094    player_mode/ram/alu_game/out_sig0_inferred__0/i__carry_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.407 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.608    11.015    player_mode/ram/alu_game/data1[7]
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.306    11.321 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_2/O
                         net (fo=1, routed)           0.000    11.321    player_mode/ram/M_alu_game_out[7]
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.492    14.896    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[7]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.031    15.150    player_mode/ram/D_score_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 player_mode/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_score_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 2.176ns (35.597%)  route 3.937ns (64.403%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    player_mode/clk
    SLICE_X59Y66         FDSE                                         r  player_mode/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDSE (Prop_fdse_C_Q)         0.456     5.657 r  player_mode/D_player_x_pos_q_reg[0]/Q
                         net (fo=16, routed)          1.019     6.676    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22/O
                         net (fo=1, routed)           0.425     7.225    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13/O
                         net (fo=5, routed)           0.647     7.996    player_mode/ram/alu_game/M_alu_game_a1__1
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_3/O
                         net (fo=30, routed)          0.624     8.744    player_mode/ram/alu_game/FSM_sequential_D_fsm_q_reg[0]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.118     8.862 r  player_mode/ram/alu_game/i__carry_i_1/O
                         net (fo=1, routed)           0.524     9.385    player_mode/ram/alu_game/M_alu_game_a[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.094 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.094    player_mode/ram/alu_game/out_sig0_inferred__0/i__carry_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.316 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.699    11.015    player_mode/ram/alu_game/data1[4]
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.299    11.314 r  player_mode/ram/alu_game/D_score_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.314    player_mode/ram/M_alu_game_out[4]
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.492    14.896    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[4]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.029    15.148    player_mode/ram/D_score_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 player_mode/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_score_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.292ns (38.182%)  route 3.711ns (61.818%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    player_mode/clk
    SLICE_X59Y66         FDSE                                         r  player_mode/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDSE (Prop_fdse_C_Q)         0.456     5.657 r  player_mode/D_player_x_pos_q_reg[0]/Q
                         net (fo=16, routed)          1.019     6.676    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22/O
                         net (fo=1, routed)           0.425     7.225    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13/O
                         net (fo=5, routed)           0.647     7.996    player_mode/ram/alu_game/M_alu_game_a1__1
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_3/O
                         net (fo=30, routed)          0.624     8.744    player_mode/ram/alu_game/FSM_sequential_D_fsm_q_reg[0]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.118     8.862 r  player_mode/ram/alu_game/i__carry_i_1/O
                         net (fo=1, routed)           0.524     9.385    player_mode/ram/alu_game/M_alu_game_a[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.094 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.094    player_mode/ram/alu_game/out_sig0_inferred__0/i__carry_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.428 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.473    10.901    player_mode/ram/alu_game/data1[5]
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.303    11.204 r  player_mode/ram/alu_game/D_score_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.204    player_mode/ram/M_alu_game_out[5]
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.492    14.896    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[5]/C
                         clock pessimism              0.258    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X62Y74         FDRE (Setup_fdre_C_D)        0.031    15.150    player_mode/ram/D_score_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.204    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 player_mode/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_score_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.196ns (36.948%)  route 3.748ns (63.052%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    player_mode/clk
    SLICE_X59Y66         FDSE                                         r  player_mode/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDSE (Prop_fdse_C_Q)         0.456     5.657 r  player_mode/D_player_x_pos_q_reg[0]/Q
                         net (fo=16, routed)          1.019     6.676    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22/O
                         net (fo=1, routed)           0.425     7.225    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13/O
                         net (fo=5, routed)           0.647     7.996    player_mode/ram/alu_game/M_alu_game_a1__1
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_3/O
                         net (fo=30, routed)          0.624     8.744    player_mode/ram/alu_game/FSM_sequential_D_fsm_q_reg[0]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.118     8.862 r  player_mode/ram/alu_game/i__carry_i_1/O
                         net (fo=1, routed)           0.524     9.385    player_mode/ram/alu_game/M_alu_game_a[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.094 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.094    player_mode/ram/alu_game/out_sig0_inferred__0/i__carry_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.333 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.509    10.843    player_mode/ram/alu_game/data1[6]
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.302    11.145 r  player_mode/ram/alu_game/D_score_counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000    11.145    player_mode/ram/M_alu_game_out[6]
    SLICE_X62Y73         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.494    14.898    player_mode/ram/clk
    SLICE_X62Y73         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[6]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X62Y73         FDRE (Setup_fdre_C_D)        0.029    15.150    player_mode/ram/D_score_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 player_mode/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_lives_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.786ns (30.146%)  route 4.139ns (69.854%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    player_mode/clk
    SLICE_X59Y66         FDSE                                         r  player_mode/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDSE (Prop_fdse_C_Q)         0.456     5.657 r  player_mode/D_player_x_pos_q_reg[0]/Q
                         net (fo=16, routed)          1.019     6.676    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22/O
                         net (fo=1, routed)           0.425     7.225    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13/O
                         net (fo=5, routed)           0.647     7.996    player_mode/ram/alu_game/M_alu_game_a1__1
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_3/O
                         net (fo=30, routed)          0.403     8.523    player_mode/ram/D_score_counter_d
    SLICE_X62Y74         LUT4 (Prop_lut4_I2_O)        0.124     8.647 r  player_mode/ram/D_score_counter_q[3]_i_6/O
                         net (fo=1, routed)           0.502     9.148    player_mode/ram/M_alu_game_a[0]
    SLICE_X63Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.555 r  player_mode/ram/D_score_counter_q_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.708    10.264    player_mode/ram/alu_game/data0[1]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.303    10.567 r  player_mode/ram/alu_game/D_lives_q[1]_i_2/O
                         net (fo=1, routed)           0.435    11.002    player_mode/ram/alu_game/D_lives_q[1]_i_2_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.126 r  player_mode/ram/alu_game/D_lives_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.126    player_mode/ram/alu_game_n_11
    SLICE_X64Y69         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.498    14.902    player_mode/ram/clk
    SLICE_X64Y69         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X64Y69         FDSE (Setup_fdse_C_D)        0.081    15.206    player_mode/ram/D_lives_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 player_mode/start_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_prev_dot_y_pos_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.247ns (21.953%)  route 4.433ns (78.047%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.539     5.123    player_mode/start_cond/clk
    SLICE_X54Y74         FDRE                                         r  player_mode/start_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_mode/start_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.456    player_mode/start_cond/D_ctr_q_reg[12]
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.580 f  player_mode/start_cond/D_last_q_i_4/O
                         net (fo=4, routed)           0.956     7.536    player_mode/start_cond/D_last_q_i_4_n_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.660 f  player_mode/start_cond/FSM_sequential_D_fsm_q[0]_i_4/O
                         net (fo=15, routed)          1.349     9.009    player_mode/ram/start_button_edge/M_driver_clear
    SLICE_X63Y68         LUT3 (Prop_lut3_I1_O)        0.149     9.158 r  player_mode/ram/start_button_edge/FSM_sequential_D_fsm_q[1]_i_5/O
                         net (fo=12, routed)          0.709     9.867    player_mode/ram/start_button_edge/p_0_in6_out
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.332    10.199 r  player_mode/ram/start_button_edge/D_prev_dot_x_pos_q[2]_i_1/O
                         net (fo=6, routed)           0.604    10.803    player_mode/ram/start_button_edge_n_8
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/D_prev_dot_y_pos_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.503    14.907    player_mode/ram/clk
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/D_prev_dot_y_pos_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.925    player_mode/ram/D_prev_dot_y_pos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 0.610ns (11.020%)  route 4.925ns (88.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    reset_cond/clk
    SLICE_X58Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDPE (Prop_fdpe_C_Q)         0.456     5.657 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=207, routed)         4.302     9.959    player_mode/ram/rng/D_z_q_reg[5]_0[0]
    SLICE_X62Y63         LUT5 (Prop_lut5_I3_O)        0.154    10.113 r  player_mode/ram/rng/D_w_q[30]_i_1/O
                         net (fo=1, routed)           0.623    10.736    player_mode/ram/rng/D_w_d[30]
    SLICE_X62Y63         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504    14.908    player_mode/ram/rng/clk
    SLICE_X62Y63         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[30]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)       -0.250    14.881    player_mode/ram/rng/D_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 player_mode/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_score_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 2.050ns (35.587%)  route 3.711ns (64.413%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.617     5.201    player_mode/clk
    SLICE_X59Y66         FDSE                                         r  player_mode/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDSE (Prop_fdse_C_Q)         0.456     5.657 r  player_mode/D_player_x_pos_q_reg[0]/Q
                         net (fo=16, routed)          1.019     6.676    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.800 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22/O
                         net (fo=1, routed)           0.425     7.225    player_mode/ram/alu_game/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     7.349 r  player_mode/ram/alu_game/mem_reg_0_63_0_1_i_13/O
                         net (fo=5, routed)           0.647     7.996    player_mode/ram/alu_game/M_alu_game_a1__1
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.120 r  player_mode/ram/alu_game/D_score_counter_q[7]_i_3/O
                         net (fo=30, routed)          0.624     8.744    player_mode/ram/alu_game/FSM_sequential_D_fsm_q_reg[0]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.118     8.862 r  player_mode/ram/alu_game/i__carry_i_1/O
                         net (fo=1, routed)           0.524     9.385    player_mode/ram/alu_game/M_alu_game_a[1]
    SLICE_X63Y72         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    10.183 r  player_mode/ram/alu_game/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.472    10.656    player_mode/ram/alu_game/data1[3]
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.306    10.962 r  player_mode/ram/alu_game/D_score_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.962    player_mode/ram/M_alu_game_out[3]
    SLICE_X62Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.495    14.899    player_mode/ram/clk
    SLICE_X62Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[3]/C
                         clock pessimism              0.258    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.031    15.153    player_mode/ram/D_score_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 player_mode/start_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_prev_dot_x_pos_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.247ns (22.254%)  route 4.356ns (77.746%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.539     5.123    player_mode/start_cond/clk
    SLICE_X54Y74         FDRE                                         r  player_mode/start_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_mode/start_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.456    player_mode/start_cond/D_ctr_q_reg[12]
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.580 f  player_mode/start_cond/D_last_q_i_4/O
                         net (fo=4, routed)           0.956     7.536    player_mode/start_cond/D_last_q_i_4_n_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.660 f  player_mode/start_cond/FSM_sequential_D_fsm_q[0]_i_4/O
                         net (fo=15, routed)          1.349     9.009    player_mode/ram/start_button_edge/M_driver_clear
    SLICE_X63Y68         LUT3 (Prop_lut3_I1_O)        0.149     9.158 r  player_mode/ram/start_button_edge/FSM_sequential_D_fsm_q[1]_i_5/O
                         net (fo=12, routed)          0.709     9.867    player_mode/ram/start_button_edge/p_0_in6_out
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.332    10.199 r  player_mode/ram/start_button_edge/D_prev_dot_x_pos_q[2]_i_1/O
                         net (fo=6, routed)           0.527    10.726    player_mode/ram/start_button_edge_n_8
    SLICE_X62Y64         FDRE                                         r  player_mode/ram/D_prev_dot_x_pos_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504    14.908    player_mode/ram/clk
    SLICE_X62Y64         FDRE                                         r  player_mode/ram/D_prev_dot_x_pos_q_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.926    player_mode/ram/D_prev_dot_x_pos_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 player_mode/start_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_prev_dot_y_pos_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.247ns (22.254%)  route 4.356ns (77.746%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.539     5.123    player_mode/start_cond/clk
    SLICE_X54Y74         FDRE                                         r  player_mode/start_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  player_mode/start_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.456    player_mode/start_cond/D_ctr_q_reg[12]
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.580 f  player_mode/start_cond/D_last_q_i_4/O
                         net (fo=4, routed)           0.956     7.536    player_mode/start_cond/D_last_q_i_4_n_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.660 f  player_mode/start_cond/FSM_sequential_D_fsm_q[0]_i_4/O
                         net (fo=15, routed)          1.349     9.009    player_mode/ram/start_button_edge/M_driver_clear
    SLICE_X63Y68         LUT3 (Prop_lut3_I1_O)        0.149     9.158 r  player_mode/ram/start_button_edge/FSM_sequential_D_fsm_q[1]_i_5/O
                         net (fo=12, routed)          0.709     9.867    player_mode/ram/start_button_edge/p_0_in6_out
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.332    10.199 r  player_mode/ram/start_button_edge/D_prev_dot_x_pos_q[2]_i_1/O
                         net (fo=6, routed)           0.527    10.726    player_mode/ram/start_button_edge_n_8
    SLICE_X62Y64         FDRE                                         r  player_mode/ram/D_prev_dot_y_pos_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504    14.908    player_mode/ram/clk
    SLICE_X62Y64         FDRE                                         r  player_mode/ram/D_prev_dot_y_pos_q_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.926    player_mode/ram/D_prev_dot_y_pos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.561     1.505    player_mode/ram/rng/clk
    SLICE_X55Y62         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  player_mode/ram/rng/D_x_q_reg[23]/Q
                         net (fo=2, routed)           0.065     1.711    player_mode/ram/rng/D_x_q[23]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.756 r  player_mode/ram/rng/D_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.756    player_mode/ram/rng/D_w_d[23]
    SLICE_X54Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     2.020    player_mode/ram/rng/clk
    SLICE_X54Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[23]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.121     1.639    player_mode/ram/rng/D_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.590     1.534    player_mode/ram/rng/clk
    SLICE_X61Y61         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  player_mode/ram/rng/D_x_q_reg[5]/Q
                         net (fo=3, routed)           0.066     1.741    player_mode/ram/rng/D_x_q[5]
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  player_mode/ram/rng/D_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    player_mode/ram/rng/D_w_d[5]
    SLICE_X60Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.860     2.049    player_mode/ram/rng/clk
    SLICE_X60Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[5]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.121     1.668    player_mode/ram/rng/D_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.590     1.534    player_mode/ram/rng/clk
    SLICE_X61Y61         FDSE                                         r  player_mode/ram/rng/D_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  player_mode/ram/rng/D_x_q_reg[3]/Q
                         net (fo=3, routed)           0.076     1.751    player_mode/ram/rng/D_x_q[3]
    SLICE_X60Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.796 r  player_mode/ram/rng/D_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.796    player_mode/ram/rng/D_w_d[3]
    SLICE_X60Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.860     2.049    player_mode/ram/rng/clk
    SLICE_X60Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[3]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.121     1.668    player_mode/ram/rng/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.562     1.506    player_mode/ram/clk
    SLICE_X57Y63         FDRE                                         r  player_mode/ram/D_seed_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  player_mode/ram/D_seed_q_reg[20]/Q
                         net (fo=2, routed)           0.099     1.746    player_mode/ram/rng/D_seed_q_reg[20]
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  player_mode/ram/rng/D_w_q[20]_i_1/O
                         net (fo=1, routed)           0.000     1.791    player_mode/ram/rng/D_w_d[20]
    SLICE_X56Y63         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     2.019    player_mode/ram/rng/clk
    SLICE_X56Y63         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[20]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.120     1.639    player_mode/ram/rng/D_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.590     1.534    player_mode/ram/rng/clk
    SLICE_X63Y62         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  player_mode/ram/rng/D_x_q_reg[8]/Q
                         net (fo=4, routed)           0.082     1.756    player_mode/ram/rng/D_x_q[8]
    SLICE_X62Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  player_mode/ram/rng/D_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.801    player_mode/ram/rng/D_w_d[8]
    SLICE_X62Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.859     2.049    player_mode/ram/rng/clk
    SLICE_X62Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[8]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.092     1.639    player_mode/ram/rng/D_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.562     1.506    player_mode/ram/rng/clk
    SLICE_X55Y61         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  player_mode/ram/rng/D_x_q_reg[15]/Q
                         net (fo=4, routed)           0.110     1.757    player_mode/ram/rng/D_x_q[15]
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  player_mode/ram/rng/D_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.802    player_mode/ram/rng/D_w_d[15]
    SLICE_X54Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.832     2.022    player_mode/ram/rng/clk
    SLICE_X54Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[15]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.120     1.639    player_mode/ram/rng/D_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.590     1.534    player_mode/ram/rng/clk
    SLICE_X63Y62         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  player_mode/ram/rng/D_x_q_reg[8]/Q
                         net (fo=4, routed)           0.083     1.758    player_mode/ram/rng/D_x_q[8]
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  player_mode/ram/rng/D_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    player_mode/ram/rng/D_w_d[0]
    SLICE_X62Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.859     2.049    player_mode/ram/rng/clk
    SLICE_X62Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[0]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.092     1.639    player_mode/ram/rng/D_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.561     1.505    player_mode/ram/rng/clk
    SLICE_X55Y62         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  player_mode/ram/rng/D_x_q_reg[1]/Q
                         net (fo=3, routed)           0.114     1.760    player_mode/ram/rng/D_x_q[1]
    SLICE_X54Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  player_mode/ram/rng/D_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    player_mode/ram/rng/D_w_d[1]
    SLICE_X54Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.830     2.020    player_mode/ram/rng/clk
    SLICE_X54Y62         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[1]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X54Y62         FDRE (Hold_fdre_C_D)         0.121     1.639    player_mode/ram/rng/D_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_w_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_z_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.874%)  route 0.131ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.589     1.533    player_mode/ram/rng/clk
    SLICE_X62Y63         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  player_mode/ram/rng/D_w_q_reg[11]/Q
                         net (fo=2, routed)           0.131     1.805    player_mode/ram/rng/D_w_q[11]
    SLICE_X61Y62         FDRE                                         r  player_mode/ram/rng/D_z_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.858     2.047    player_mode/ram/rng/clk
    SLICE_X61Y62         FDRE                                         r  player_mode/ram/rng/D_z_q_reg[11]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.070     1.638    player_mode/ram/rng/D_z_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_w_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_z_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.853%)  route 0.130ns (44.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.590     1.534    player_mode/ram/rng/clk
    SLICE_X60Y61         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  player_mode/ram/rng/D_w_q_reg[3]/Q
                         net (fo=2, routed)           0.130     1.827    player_mode/ram/rng/D_w_q_reg_n_0_[3]
    SLICE_X62Y61         FDRE                                         r  player_mode/ram/rng/D_z_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.861     2.051    player_mode/ram/rng/clk
    SLICE_X62Y61         FDRE                                         r  player_mode/ram/rng/D_z_q_reg[3]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.078     1.650    player_mode/ram/rng/D_z_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69   player_mode/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69   player_mode/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69   player_mode/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y69   player_mode/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69   player_mode/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X55Y67   player_mode/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y67   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X59Y66   player_mode/D_player_x_pos_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/ram/ram/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.422ns (45.035%)  route 5.397ns (54.965%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.616     5.200    player_mode/ram/ram/clk
    SLICE_X60Y67         FDRE                                         r  player_mode/ram/ram/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  player_mode/ram/ram/read_data_reg[0]/Q
                         net (fo=1, routed)           1.246     6.964    player_mode/driver/read_data[0]
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.124     7.088 r  player_mode/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.816     7.904    player_mode/driver/data_OBUF_inst_i_3_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.028 r  player_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     8.461    player_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.585 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.903    11.487    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.020 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.020    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.067ns (53.996%)  route 3.465ns (46.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.614     5.198    player_mode/ram/clk
    SLICE_X64Y69         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDSE (Prop_fdse_C_Q)         0.518     5.716 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=9, routed)           3.465     9.181    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    12.731 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    12.731    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 3.959ns (57.192%)  route 2.963ns (42.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.608     5.192    player_mode/ram/clk
    SLICE_X62Y73         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  player_mode/ram/D_score_counter_q_reg[6]/Q
                         net (fo=4, routed)           2.963     8.611    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.114 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    12.114    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 4.069ns (60.315%)  route 2.677ns (39.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.614     5.198    player_mode/ram/clk
    SLICE_X64Y69         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDSE (Prop_fdse_C_Q)         0.518     5.716 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=8, routed)           2.677     8.393    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.944 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.944    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 3.957ns (61.362%)  route 2.491ns (38.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.606     5.190    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  player_mode/ram/D_score_counter_q_reg[7]/Q
                         net (fo=3, routed)           2.491     8.137    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    11.638 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    11.638    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.006ns (62.649%)  route 2.388ns (37.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.609     5.193    player_mode/ram/clk
    SLICE_X62Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  player_mode/ram/D_score_counter_q_reg[2]/Q
                         net (fo=4, routed)           2.388     8.037    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    11.587 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    11.587    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.015ns (67.188%)  route 1.961ns (32.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.609     5.193    player_mode/ram/clk
    SLICE_X62Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  player_mode/ram/D_score_counter_q_reg[3]/Q
                         net (fo=4, routed)           1.961     7.610    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    11.168 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    11.168    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 4.000ns (67.660%)  route 1.912ns (32.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.606     5.190    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  player_mode/ram/D_score_counter_q_reg[4]/Q
                         net (fo=4, routed)           1.912     7.558    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.544    11.102 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000    11.102    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 4.065ns (69.058%)  route 1.822ns (30.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.609     5.193    player_mode/ram/clk
    SLICE_X64Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.711 r  player_mode/ram/D_score_counter_q_reg[0]/Q
                         net (fo=4, routed)           1.822     7.533    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    11.080 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    11.080    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.785ns  (logic 4.009ns (69.303%)  route 1.776ns (30.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.606     5.190    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  player_mode/ram/D_score_counter_q_reg[5]/Q
                         net (fo=4, routed)           1.776     7.422    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    10.975 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000    10.975    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.391ns (78.833%)  route 0.373ns (21.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.584     1.528    player_mode/ram/clk
    SLICE_X63Y70         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  player_mode/ram/D_score_counter_q_reg[1]/Q
                         net (fo=5, routed)           0.373     2.042    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.292 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.292    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.395ns (77.505%)  route 0.405ns (22.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.580     1.524    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  player_mode/ram/D_score_counter_q_reg[5]/Q
                         net (fo=4, routed)           0.405     2.070    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.324 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.324    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.412ns (77.731%)  route 0.405ns (22.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.527    player_mode/ram/clk
    SLICE_X64Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  player_mode/ram/D_score_counter_q_reg[0]/Q
                         net (fo=4, routed)           0.405     2.095    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.344 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.344    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.386ns (74.837%)  route 0.466ns (25.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.580     1.524    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  player_mode/ram/D_score_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.466     2.131    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.376 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.376    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.400ns (74.606%)  route 0.477ns (25.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.527    player_mode/ram/clk
    SLICE_X62Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  player_mode/ram/D_score_counter_q_reg[3]/Q
                         net (fo=4, routed)           0.477     2.144    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.404 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.404    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.343ns (65.883%)  route 0.695ns (34.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.580     1.524    player_mode/ram/clk
    SLICE_X62Y74         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  player_mode/ram/D_score_counter_q_reg[7]/Q
                         net (fo=3, routed)           0.695     2.360    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.562 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.562    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.391ns (67.952%)  route 0.656ns (32.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.583     1.527    player_mode/ram/clk
    SLICE_X62Y72         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  player_mode/ram/D_score_counter_q_reg[2]/Q
                         net (fo=4, routed)           0.656     2.324    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.574 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.574    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.415ns (65.727%)  route 0.738ns (34.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.585     1.529    player_mode/ram/clk
    SLICE_X64Y69         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDSE (Prop_fdse_C_Q)         0.164     1.693 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=8, routed)           0.738     2.431    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.682 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.682    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_score_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.345ns (59.562%)  route 0.913ns (40.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.581     1.525    player_mode/ram/clk
    SLICE_X62Y73         FDRE                                         r  player_mode/ram/D_score_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  player_mode/ram/D_score_counter_q_reg[6]/Q
                         net (fo=4, routed)           0.913     2.579    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.783 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.783    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.442ns (57.769%)  route 1.054ns (42.231%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.501    player_mode/driver/clk
    SLICE_X52Y68         FDRE                                         r  player_mode/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  player_mode/driver/D_ctr_q_reg[5]/Q
                         net (fo=6, routed)           0.145     1.810    player_mode/driver/D_ctr_q[5]
    SLICE_X53Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.909     2.764    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.997 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.997    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.194ns  (logic 1.634ns (22.712%)  route 5.560ns (77.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.708     6.217    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.341 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.853     7.194    reset_cond/M_reset_cond_in
    SLICE_X58Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.501     4.905    reset_cond/clk
    SLICE_X58Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.985ns  (logic 1.634ns (23.392%)  route 5.351ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.708     6.217    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.341 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     6.985    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.506     4.910    reset_cond/clk
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.985ns  (logic 1.634ns (23.392%)  route 5.351ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.708     6.217    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.341 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     6.985    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.506     4.910    reset_cond/clk
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.985ns  (logic 1.634ns (23.392%)  route 5.351ns (76.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.708     6.217    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.124     6.341 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.643     6.985    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.506     4.910    reset_cond/clk
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.373ns  (logic 1.489ns (44.147%)  route 1.884ns (55.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.884     3.373    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X57Y70         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.432     4.836    player_mode/left_cond/sync/clk
    SLICE_X57Y70         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.356ns  (logic 1.492ns (44.458%)  route 1.864ns (55.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.864     3.356    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X57Y70         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.432     4.836    player_mode/right_cond/sync/clk
    SLICE_X57Y70         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.501ns (49.107%)  route 1.555ns (50.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.555     3.056    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X63Y75         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.492     4.896    player_mode/start_cond/sync/clk
    SLICE_X63Y75         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.268ns (29.698%)  route 0.635ns (70.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.635     0.904    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X63Y75         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.847     2.037    player_mode/start_cond/sync/clk
    SLICE_X63Y75         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.260ns (24.468%)  route 0.802ns (75.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.802     1.062    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X57Y70         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.823     2.013    player_mode/right_cond/sync/clk
    SLICE_X57Y70         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.257ns (23.670%)  route 0.828ns (76.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.828     1.084    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X57Y70         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.823     2.013    player_mode/left_cond/sync/clk
    SLICE_X57Y70         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.710ns  (logic 0.322ns (11.896%)  route 2.388ns (88.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.149     2.426    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.471 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.710    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.861     2.051    reset_cond/clk
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.710ns  (logic 0.322ns (11.896%)  route 2.388ns (88.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.149     2.426    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.471 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.710    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.861     2.051    reset_cond/clk
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.710ns  (logic 0.322ns (11.896%)  route 2.388ns (88.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.149     2.426    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.471 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.710    reset_cond/M_reset_cond_in
    SLICE_X63Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.861     2.051    reset_cond/clk
    SLICE_X63Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.788ns  (logic 0.322ns (11.566%)  route 2.465ns (88.434%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.149     2.426    reset_cond/rst_n_IBUF
    SLICE_X63Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.471 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.317     2.788    reset_cond/M_reset_cond_in
    SLICE_X58Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.855     2.044    reset_cond/clk
    SLICE_X58Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





